//**********************************************************
// Generated by SpectaReg from PDTi (www.productive-eda.com)
// SpectaReg Revision: 579
// Generated from ViewFileTemplate at: comp_mmreg_macro.h.gen
// ViewFileTemplate Revision: 767
// Generation date: Wed Jan 25 19:44:29 GMT 2012
//**********************************************************

/**************************************************************************
 *  This is a GENERATED registerMap C/C++ header file for the
 *  ULMII Component.  Use the Macros in this file
 *  to read and write Registers and BitFields.
 **************************************************************************/

#ifndef __ULMII_MMREG_MACRO_H__
#define __ULMII_MMREG_MACRO_H__

#include "common_mmreg_access.h"

/* CMacroHeaderView.RegOffsetDefVP per Register (and subclasses) */
/**
 * Offset for the Id Register
 */
#define ULMII_ULMII_ID_REG_OFFSET 0  /*0x0*/
/**
 * Offset for the Rev Register
 */
#define ULMII_ULMII_REV_REG_OFFSET 4  /*0x4*/
/**
 * Offset for the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_REG_OFFSET 8  /*0x8*/
/**
 * Offset for the Ctrl Register
 */
#define ULMII_ULMII_CTRL_REG_OFFSET 12  /*0xc*/
/**
 * Offset for the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_REG_OFFSET 16  /*0x10*/
/**
 * Offset for the IntEn Register
 */
#define ULMII_ULMII_INTEN_REG_OFFSET 20  /*0x14*/
/**
 * Offset for the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_REG_OFFSET 24  /*0x18*/
/**
 * Offset for the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_REG_OFFSET 32  /*0x20*/
/**
 * Offset for the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_REG_OFFSET 40  /*0x28*/
/**
 * Offset for the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_REG_OFFSET  44 /*0x2C*/
/**
 * Offset for the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_REG_OFFSET 48  /*0x30*/
/**
 * Offset for the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_REG_OFFSET 52  /*0x34*/
/**
 * Offset for the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_REG_OFFSET 56  /*0x38*/
/**
 * Offset for the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET 60  /*0x3C*/
/**
 * Offset for the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET 64  /*0x40*/

/* CMacroHeaderView.RegArrayOffsetDefVP per Register (and subclasses) */


/* CMacroHeaderView.RegBfDefsVP per Register (and subclasses) */
/***********************************************************
  BitFields defs from the Id Register
***********************************************************/
/**
 * The Shift for Id in the Id Register
 */
#define ULMII_ULMII_ID_ID_BF_SHIFT 0
/**
 * The mask for Id in the Id Register
 * Binary value of mask is 11111111111111111111111111111111
 */
#define ULMII_ULMII_ID_ID_BF_MASK 0xFFFFFFFF



/**
 * Reset value for Id in the Id Register
 */
#define ULMII_ULMII_ID_ID_BF_RESET 0x554C4D32

/***********************************************************
  BitFields defs from the Rev Register
***********************************************************/
/**
 * The Shift for CvsMajor in the Rev Register
 */
#define ULMII_ULMII_REV_CVSMAJOR_BF_SHIFT 8
/**
 * The Shift for CvsMinor in the Rev Register
 */
#define ULMII_ULMII_REV_CVSMINOR_BF_SHIFT 0
/**
 * The mask for CvsMajor in the Rev Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_REV_CVSMAJOR_BF_MASK 0x0000FF00


/**
 * The mask for CvsMinor in the Rev Register
 * Binary value of mask is 00000000000000000000000011111111
 */
#define ULMII_ULMII_REV_CVSMINOR_BF_MASK 0x000000FF



/**
 * Reset value for CvsMajor in the Rev Register
 */
#define ULMII_ULMII_REV_CVSMAJOR_BF_RESET 0x00000001


/**
 * Reset value for CvsMinor in the Rev Register
 */
#define ULMII_ULMII_REV_CVSMINOR_BF_RESET 0x0000000D

/***********************************************************
  BitFields defs from the CnfgSts Register
***********************************************************/
/**
 * The Shift for Irq in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_IRQ_BF_SHIFT 31
/**
 * The Shift for Eco1IgnorePreTimeout in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_SHIFT 17
/**
 * The Shift for Eco1PreTimeoutClearFix in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_SHIFT 16
/**
 * The Shift for SpdDet in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDDET_BF_SHIFT 12
/**
 * The Shift for DrvExtVbus in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_SHIFT 11
/**
 * The Shift for LowPwrEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_BF_SHIFT 10
/**
 * The Shift for PhySelSts in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_SHIFT 8
/**
 * The Shift for HwSwSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_BF_SHIFT 7
/**
 * The Shift for AsyncXcvrTxActState in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_SHIFT 6
/**
 * The Shift for RsmMinEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_BF_SHIFT 4
/**
 * The Shift for SpdSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_BF_SHIFT 2
/**
 * The Shift for ConDis in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_BF_SHIFT 1
/**
 * The Shift for DfpUfp in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_BF_SHIFT 0
/**
 * The mask for Irq in the CnfgSts Register
 * Binary value of mask is 10000000000000000000000000000000
 */
#define ULMII_ULMII_CNFGSTS_IRQ_BF_MASK 0x80000000


/**
 * The mask for Eco1IgnorePreTimeout in the CnfgSts Register
 * Binary value of mask is 00000000000000100000000000000000
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK 0x00020000


/**
 * The mask for Eco1PreTimeoutClearFix in the CnfgSts Register
 * Binary value of mask is 00000000000000010000000000000000
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK 0x00010000


/**
 * The mask for SpdDet in the CnfgSts Register
 * Binary value of mask is 00000000000000000011000000000000
 */
#define ULMII_ULMII_CNFGSTS_SPDDET_BF_MASK 0x00003000


/**
 * The mask for DrvExtVbus in the CnfgSts Register
 * Binary value of mask is 00000000000000000000100000000000
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK 0x00000800


/**
 * The mask for LowPwrEn in the CnfgSts Register
 * Binary value of mask is 00000000000000000000010000000000
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK 0x00000400


/**
 * The mask for PhySelSts in the CnfgSts Register
 * Binary value of mask is 00000000000000000000001100000000
 */
#define ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_MASK 0x00000300


/**
 * The mask for HwSwSel in the CnfgSts Register
 * Binary value of mask is 00000000000000000000000010000000
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK 0x00000080


/**
 * The mask for AsyncXcvrTxActState in the CnfgSts Register
 * Binary value of mask is 00000000000000000000000001000000
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK 0x00000040


/**
 * The mask for RsmMinEn in the CnfgSts Register
 * Binary value of mask is 00000000000000000000000000010000
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK 0x00000010


/**
 * The mask for SpdSel in the CnfgSts Register
 * Binary value of mask is 00000000000000000000000000001100
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK 0x0000000C


/**
 * The mask for ConDis in the CnfgSts Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK 0x00000002


/**
 * The mask for DfpUfp in the CnfgSts Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK 0x00000001



/**
 * Reset value for Irq in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_IRQ_BF_RESET 0x00000000


/**
 * Reset value for Eco1IgnorePreTimeout in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_RESET 0x00000000


/**
 * Reset value for Eco1PreTimeoutClearFix in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_RESET 0x00000001


/**
 * Reset value for SpdDet in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDDET_BF_RESET 0x00000003


/**
 * Reset value for DrvExtVbus in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_RESET 0x00000000


/**
 * Reset value for LowPwrEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_BF_RESET 0x00000000


/**
 * Reset value for PhySelSts in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_RESET 0x00000000


/**
 * Reset value for HwSwSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_BF_RESET 0x00000001


/**
 * Reset value for AsyncXcvrTxActState in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_RESET 0x00000000


/**
 * Reset value for RsmMinEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_BF_RESET 0x00000000


/**
 * Reset value for SpdSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_BF_RESET 0x00000003


/**
 * Reset value for ConDis in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_BF_RESET 0x00000000


/**
 * Reset value for DfpUfp in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the Ctrl Register
***********************************************************/
/**
 * The Shift for GenK in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENK_BF_SHIFT 10
/**
 * The Shift for GenJ in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENJ_BF_SHIFT 9
/**
 * The Shift for GenSe0 in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSE0_BF_SHIFT 8
/**
 * The Shift for GenRmtWkp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_BF_SHIFT 5
/**
 * The Shift for GenSusp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSUSP_BF_SHIFT 4
/**
 * The Shift for ExtRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRSM_BF_SHIFT 3
/**
 * The Shift for GenRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRSM_BF_SHIFT 2
/**
 * The Shift for ExtRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRST_BF_SHIFT 1
/**
 * The Shift for GenRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRST_BF_SHIFT 0
/**
 * The mask for GenK in the Ctrl Register
 * Binary value of mask is 00000000000000000000010000000000
 */
#define ULMII_ULMII_CTRL_GENK_BF_MASK 0x00000400


/**
 * The mask for GenJ in the Ctrl Register
 * Binary value of mask is 00000000000000000000001000000000
 */
#define ULMII_ULMII_CTRL_GENJ_BF_MASK 0x00000200


/**
 * The mask for GenSe0 in the Ctrl Register
 * Binary value of mask is 00000000000000000000000100000000
 */
#define ULMII_ULMII_CTRL_GENSE0_BF_MASK 0x00000100


/**
 * The mask for GenRmtWkp in the Ctrl Register
 * Binary value of mask is 00000000000000000000000000100000
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK 0x00000020


/**
 * The mask for GenSusp in the Ctrl Register
 * Binary value of mask is 00000000000000000000000000010000
 */
#define ULMII_ULMII_CTRL_GENSUSP_BF_MASK 0x00000010


/**
 * The mask for ExtRsm in the Ctrl Register
 * Binary value of mask is 00000000000000000000000000001000
 */
#define ULMII_ULMII_CTRL_EXTRSM_BF_MASK 0x00000008


/**
 * The mask for GenRsm in the Ctrl Register
 * Binary value of mask is 00000000000000000000000000000100
 */
#define ULMII_ULMII_CTRL_GENRSM_BF_MASK 0x00000004


/**
 * The mask for ExtRst in the Ctrl Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_CTRL_EXTRST_BF_MASK 0x00000002


/**
 * The mask for GenRst in the Ctrl Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_CTRL_GENRST_BF_MASK 0x00000001



/**
 * Reset value for GenK in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENK_BF_RESET 0x00000000


/**
 * Reset value for GenJ in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENJ_BF_RESET 0x00000000


/**
 * Reset value for GenSe0 in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSE0_BF_RESET 0x00000000


/**
 * Reset value for GenRmtWkp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_BF_RESET 0x00000000


/**
 * Reset value for GenSusp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSUSP_BF_RESET 0x00000000


/**
 * Reset value for ExtRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRSM_BF_RESET 0x00000000


/**
 * Reset value for GenRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRSM_BF_RESET 0x00000000


/**
 * Reset value for ExtRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRST_BF_RESET 0x00000000


/**
 * Reset value for GenRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRST_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the IntSrc Register
***********************************************************/
/**
 * The Shift for LngPktErr in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_LNGPKTERR_BF_SHIFT 13
/**
 * The Shift for BitStuffErr in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BITSTUFFERR_BF_SHIFT 12
/**
 * The Shift for Discon in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_DISCON_BF_SHIFT 9
/**
 * The Shift for Conn in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_CONN_BF_SHIFT 8
/**
 * The Shift for RsmDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_RSMDONE_BF_SHIFT 7
/**
 * The Shift for RmtWkp in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_RMTWKP_BF_SHIFT 6
/**
 * The Shift for HstRsmDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_HSTRSMDET_BF_SHIFT 5
/**
 * The Shift for SusDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_SUSDET_BF_SHIFT 4
/**
 * The Shift for BusRstDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BUSRSTDONE_BF_SHIFT 2
/**
 * The Shift for NegDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_NEGDONE_BF_SHIFT 1
/**
 * The Shift for BusRstDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BUSRSTDET_BF_SHIFT 0
/**
 * The mask for LngPktErr in the IntSrc Register
 * Binary value of mask is 00000000000000000010000000000000
 */
#define ULMII_ULMII_INTSRC_LNGPKTERR_BF_MASK 0x00002000


/**
 * The mask for BitStuffErr in the IntSrc Register
 * Binary value of mask is 00000000000000000001000000000000
 */
#define ULMII_ULMII_INTSRC_BITSTUFFERR_BF_MASK 0x00001000


/**
 * The mask for Discon in the IntSrc Register
 * Binary value of mask is 00000000000000000000001000000000
 */
#define ULMII_ULMII_INTSRC_DISCON_BF_MASK 0x00000200


/**
 * The mask for Conn in the IntSrc Register
 * Binary value of mask is 00000000000000000000000100000000
 */
#define ULMII_ULMII_INTSRC_CONN_BF_MASK 0x00000100


/**
 * The mask for RsmDone in the IntSrc Register
 * Binary value of mask is 00000000000000000000000010000000
 */
#define ULMII_ULMII_INTSRC_RSMDONE_BF_MASK 0x00000080


/**
 * The mask for RmtWkp in the IntSrc Register
 * Binary value of mask is 00000000000000000000000001000000
 */
#define ULMII_ULMII_INTSRC_RMTWKP_BF_MASK 0x00000040


/**
 * The mask for HstRsmDet in the IntSrc Register
 * Binary value of mask is 00000000000000000000000000100000
 */
#define ULMII_ULMII_INTSRC_HSTRSMDET_BF_MASK 0x00000020


/**
 * The mask for SusDet in the IntSrc Register
 * Binary value of mask is 00000000000000000000000000010000
 */
#define ULMII_ULMII_INTSRC_SUSDET_BF_MASK 0x00000010


/**
 * The mask for BusRstDone in the IntSrc Register
 * Binary value of mask is 00000000000000000000000000000100
 */
#define ULMII_ULMII_INTSRC_BUSRSTDONE_BF_MASK 0x00000004


/**
 * The mask for NegDone in the IntSrc Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_INTSRC_NEGDONE_BF_MASK 0x00000002


/**
 * The mask for BusRstDet in the IntSrc Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_INTSRC_BUSRSTDET_BF_MASK 0x00000001



/**
 * Reset value for LngPktErr in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_LNGPKTERR_BF_RESET 0x00000000


/**
 * Reset value for BitStuffErr in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BITSTUFFERR_BF_RESET 0x00000000


/**
 * Reset value for Discon in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_DISCON_BF_RESET 0x00000000


/**
 * Reset value for Conn in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_CONN_BF_RESET 0x00000000


/**
 * Reset value for RsmDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_RSMDONE_BF_RESET 0x00000000


/**
 * Reset value for RmtWkp in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_RMTWKP_BF_RESET 0x00000000


/**
 * Reset value for HstRsmDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_HSTRSMDET_BF_RESET 0x00000000


/**
 * Reset value for SusDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_SUSDET_BF_RESET 0x00000000


/**
 * Reset value for BusRstDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BUSRSTDONE_BF_RESET 0x00000000


/**
 * Reset value for NegDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_NEGDONE_BF_RESET 0x00000000


/**
 * Reset value for BusRstDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BUSRSTDET_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the IntEn Register
***********************************************************/
/**
 * The Shift for LngPktErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_BF_SHIFT 13
/**
 * The Shift for BitStuffErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_BF_SHIFT 12
/**
 * The Shift for Discon in the IntEn Register
 */
#define ULMII_ULMII_INTEN_DISCON_BF_SHIFT 9
/**
 * The Shift for Conn in the IntEn Register
 */
#define ULMII_ULMII_INTEN_CONN_BF_SHIFT 8
/**
 * The Shift for RsmDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RSMDONE_BF_SHIFT 7
/**
 * The Shift for RmtWkp in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RMTWKP_BF_SHIFT 6
/**
 * The Shift for HstRsmDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_BF_SHIFT 5
/**
 * The Shift for SusDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_SUSDET_BF_SHIFT 4
/**
 * The Shift for BusRstDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_BF_SHIFT 2
/**
 * The Shift for NegDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_NEGDONE_BF_SHIFT 1
/**
 * The Shift for BusRstDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_BF_SHIFT 0
/**
 * The mask for LngPktErr in the IntEn Register
 * Binary value of mask is 00000000000000000010000000000000
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK 0x00002000


/**
 * The mask for BitStuffErr in the IntEn Register
 * Binary value of mask is 00000000000000000001000000000000
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK 0x00001000


/**
 * The mask for Discon in the IntEn Register
 * Binary value of mask is 00000000000000000000001000000000
 */
#define ULMII_ULMII_INTEN_DISCON_BF_MASK 0x00000200


/**
 * The mask for Conn in the IntEn Register
 * Binary value of mask is 00000000000000000000000100000000
 */
#define ULMII_ULMII_INTEN_CONN_BF_MASK 0x00000100


/**
 * The mask for RsmDone in the IntEn Register
 * Binary value of mask is 00000000000000000000000010000000
 */
#define ULMII_ULMII_INTEN_RSMDONE_BF_MASK 0x00000080


/**
 * The mask for RmtWkp in the IntEn Register
 * Binary value of mask is 00000000000000000000000001000000
 */
#define ULMII_ULMII_INTEN_RMTWKP_BF_MASK 0x00000040


/**
 * The mask for HstRsmDet in the IntEn Register
 * Binary value of mask is 00000000000000000000000000100000
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK 0x00000020


/**
 * The mask for SusDet in the IntEn Register
 * Binary value of mask is 00000000000000000000000000010000
 */
#define ULMII_ULMII_INTEN_SUSDET_BF_MASK 0x00000010


/**
 * The mask for BusRstDone in the IntEn Register
 * Binary value of mask is 00000000000000000000000000000100
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK 0x00000004


/**
 * The mask for NegDone in the IntEn Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_INTEN_NEGDONE_BF_MASK 0x00000002


/**
 * The mask for BusRstDet in the IntEn Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK 0x00000001



/**
 * Reset value for LngPktErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_BF_RESET 0x00000000


/**
 * Reset value for BitStuffErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_BF_RESET 0x00000000


/**
 * Reset value for Discon in the IntEn Register
 */
#define ULMII_ULMII_INTEN_DISCON_BF_RESET 0x00000000


/**
 * Reset value for Conn in the IntEn Register
 */
#define ULMII_ULMII_INTEN_CONN_BF_RESET 0x00000000


/**
 * Reset value for RsmDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RSMDONE_BF_RESET 0x00000000


/**
 * Reset value for RmtWkp in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RMTWKP_BF_RESET 0x00000000


/**
 * Reset value for HstRsmDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_BF_RESET 0x00000000


/**
 * Reset value for SusDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_SUSDET_BF_RESET 0x00000000


/**
 * Reset value for BusRstDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_BF_RESET 0x00000000


/**
 * Reset value for NegDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_NEGDONE_BF_RESET 0x00000000


/**
 * Reset value for BusRstDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the IntFlag Register
***********************************************************/
/**
 * The Shift for LngPktErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_BF_SHIFT 13
/**
 * The Shift for BitStuffErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_SHIFT 12
/**
 * The Shift for Discon in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_DISCON_BF_SHIFT 9
/**
 * The Shift for Conn in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_CONN_BF_SHIFT 8
/**
 * The Shift for RsmDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_BF_SHIFT 7
/**
 * The Shift for RmtWkp in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_BF_SHIFT 6
/**
 * The Shift for HstRsmDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_BF_SHIFT 5
/**
 * The Shift for SusDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_SUSDET_BF_SHIFT 4
/**
 * The Shift for BusRstDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_SHIFT 2
/**
 * The Shift for NegDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_BF_SHIFT 1
/**
 * The Shift for BusRstDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_BF_SHIFT 0
/**
 * The mask for LngPktErr in the IntFlag Register
 * Binary value of mask is 00000000000000000010000000000000
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK 0x00002000


/**
 * The mask for BitStuffErr in the IntFlag Register
 * Binary value of mask is 00000000000000000001000000000000
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK 0x00001000


/**
 * The mask for Discon in the IntFlag Register
 * Binary value of mask is 00000000000000000000001000000000
 */
#define ULMII_ULMII_INTFLAG_DISCON_BF_MASK 0x00000200


/**
 * The mask for Conn in the IntFlag Register
 * Binary value of mask is 00000000000000000000000100000000
 */
#define ULMII_ULMII_INTFLAG_CONN_BF_MASK 0x00000100


/**
 * The mask for RsmDone in the IntFlag Register
 * Binary value of mask is 00000000000000000000000010000000
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK 0x00000080


/**
 * The mask for RmtWkp in the IntFlag Register
 * Binary value of mask is 00000000000000000000000001000000
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK 0x00000040


/**
 * The mask for HstRsmDet in the IntFlag Register
 * Binary value of mask is 00000000000000000000000000100000
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK 0x00000020


/**
 * The mask for SusDet in the IntFlag Register
 * Binary value of mask is 00000000000000000000000000010000
 */
#define ULMII_ULMII_INTFLAG_SUSDET_BF_MASK 0x00000010


/**
 * The mask for BusRstDone in the IntFlag Register
 * Binary value of mask is 00000000000000000000000000000100
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK 0x00000004


/**
 * The mask for NegDone in the IntFlag Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK 0x00000002


/**
 * The mask for BusRstDet in the IntFlag Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK 0x00000001



/**
 * Reset value for LngPktErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_BF_RESET 0x00000000


/**
 * Reset value for BitStuffErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_RESET 0x00000000


/**
 * Reset value for Discon in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_DISCON_BF_RESET 0x00000000


/**
 * Reset value for Conn in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_CONN_BF_RESET 0x00000000


/**
 * Reset value for RsmDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_BF_RESET 0x00000000


/**
 * Reset value for RmtWkp in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_BF_RESET 0x00000000


/**
 * Reset value for HstRsmDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_BF_RESET 0x00000000


/**
 * Reset value for SusDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_SUSDET_BF_RESET 0x00000000


/**
 * Reset value for BusRstDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_RESET 0x00000000


/**
 * Reset value for NegDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_BF_RESET 0x00000000


/**
 * Reset value for BusRstDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the PhySts Register
***********************************************************/
/**
 * The Shift for Id in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_ID_BF_SHIFT 8
/**
 * The Shift for SessBvalid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSBVALID_BF_SHIFT 7
/**
 * The Shift for SessAvalid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSAVALID_BF_SHIFT 6
/**
 * The Shift for SessEnd in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSEND_BF_SHIFT 5
/**
 * The Shift for VbusValid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_VBUSVALID_BF_SHIFT 4
/**
 * The Shift for LineState in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_LINESTATE_BF_SHIFT 2
/**
 * The Shift for HostDisconnect in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_SHIFT 1
/**
 * The Shift for Vbus in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_VBUS_BF_SHIFT 0
/**
 * The mask for Id in the PhySts Register
 * Binary value of mask is 00000000000000000000000100000000
 */
#define ULMII_ULMII_PHYSTS_ID_BF_MASK 0x00000100


/**
 * The mask for SessBvalid in the PhySts Register
 * Binary value of mask is 00000000000000000000000010000000
 */
#define ULMII_ULMII_PHYSTS_SESSBVALID_BF_MASK 0x00000080


/**
 * The mask for SessAvalid in the PhySts Register
 * Binary value of mask is 00000000000000000000000001000000
 */
#define ULMII_ULMII_PHYSTS_SESSAVALID_BF_MASK 0x00000040


/**
 * The mask for SessEnd in the PhySts Register
 * Binary value of mask is 00000000000000000000000000100000
 */
#define ULMII_ULMII_PHYSTS_SESSEND_BF_MASK 0x00000020


/**
 * The mask for VbusValid in the PhySts Register
 * Binary value of mask is 00000000000000000000000000010000
 */
#define ULMII_ULMII_PHYSTS_VBUSVALID_BF_MASK 0x00000010


/**
 * The mask for LineState in the PhySts Register
 * Binary value of mask is 00000000000000000000000000001100
 */
#define ULMII_ULMII_PHYSTS_LINESTATE_BF_MASK 0x0000000C


/**
 * The mask for HostDisconnect in the PhySts Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_MASK 0x00000002


/**
 * The mask for Vbus in the PhySts Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_PHYSTS_VBUS_BF_MASK 0x00000001



/**
 * Reset value for Id in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_ID_BF_RESET 0x00000000


/**
 * Reset value for SessBvalid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSBVALID_BF_RESET 0x00000000


/**
 * Reset value for SessAvalid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSAVALID_BF_RESET 0x00000000


/**
 * Reset value for SessEnd in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSEND_BF_RESET 0x00000000


/**
 * Reset value for VbusValid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_VBUSVALID_BF_RESET 0x00000000


/**
 * Reset value for LineState in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_LINESTATE_BF_RESET 0x00000000


/**
 * Reset value for HostDisconnect in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_RESET 0x00000000


/**
 * Reset value for Vbus in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_VBUS_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the UlpiAccess Register
***********************************************************/
/**
 * The Shift for Rdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_RDATA_BF_SHIFT 24
/**
 * The Shift for Wdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_BF_SHIFT 16
/**
 * The Shift for Addr in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_BF_SHIFT 8
/**
 * The Shift for Err in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ERR_BF_SHIFT 2
/**
 * The Shift for WrRdn in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_BF_SHIFT 1
/**
 * The Shift for Go in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_GO_BF_SHIFT 0

/**
 * The mask for Rdata in the UlpiAccess Register
 * Binary value of mask is 11111111000000000000000000000000
 */
#define ULMII_ULMII_ULPIACCESS_RDATA_BF_MASK 0xFF000000


/**
 * The mask for Wdata in the UlpiAccess Register
 * Binary value of mask is 00000000111111110000000000000000
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK 0x00FF0000


/**
 * The mask for Addr in the UlpiAccess Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK 0x0000FF00


/**
 * The mask for Err in the UlpiAccess Register
 * Binary value of mask is 00000000000000000000000000000100
 */
#define ULMII_ULMII_ULPIACCESS_ERR_BF_MASK 0x00000004


/**
 * The mask for WrRdn in the UlpiAccess Register
 * Binary value of mask is 00000000000000000000000000000010
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK 0x00000002


/**
 * The mask for Go in the UlpiAccess Register
 * Binary value of mask is 00000000000000000000000000000001
 */
#define ULMII_ULMII_ULPIACCESS_GO_BF_MASK 0x00000001



/**
 * Reset value for Rdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_RDATA_BF_RESET 0x00000000


/**
 * Reset value for Wdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_BF_RESET 0x00000000


/**
 * Reset value for Addr in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_BF_RESET 0x00000000


/**
 * Reset value for Err in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ERR_BF_RESET 0x00000000


/**
 * Reset value for WrRdn in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_BF_RESET 0x00000000


/**
 * Reset value for Go in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_GO_BF_RESET 0x00000000


/***********************************************************
  BitFields defs from the PhyDbg0 Register
***********************************************************/
/**
 * The Shift for Dbg in the PHYDBG Register
 */
#define ULMII_ULMII_PHYDBG0_DBG_BF_SHIFT 0
/**
 * The Shift for Eco_bypass in the PHYDBG Register
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_SHIFT 28
/**
 * The mask for Dbg in the PHYDBG Register
 * Binary value of mask is 11111111111111111111111111111111
 */
#define ULMII_ULMII_PHYDBG0_DBG_BF_MASK 0x0FFFFFFF
/**
 * The mask for Eco_bypass in the PHYDBG Register
 * Binary value of mask is 11110000000000000000000000000000
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK 0xF0000000
/**
 * Reset value for dbg in the PhyDbg Register
 */
#define ULMII_ULMII_PHYDBG0_DBG_BF_RESET 0x00000104
/**
 * Reset value for Eco_bypass in the PhyDbg Register
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_RESET 0x00000000

/***********************************************************
  BitFields defs from the IpgTmrLs Register
***********************************************************/
/**
 * The Shift for rx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_BF_SHIFT 0
/**
 * The Shift for tx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_BF_SHIFT 8
/**
 * The Shift for rxtimeout in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_SHIFT 16
/**
 * The Shift for linestatefilter in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_SHIFT 28
/**
 * The mask for rx2tx in the IpgTmrLs Register
 * Binary value of mask is 00000000000000000000000011111111
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK 0x000000FF
/**
 * The mask for tx2tx in the IpgTmrLs Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK 0x0000FF00
/**
 * The mask for rxtimeout in the IpgTmrLs Register
 * Binary value of mask is 00001111111111111111111100000000
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK 0x0FFF0000
/**
 * The mask for linestatefilter in the IpgTmrLs Register
 * Binary value of mask is 11110000000000000000000000000000
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK 0xF0000000
/**
 * Reset value for rx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_BF_RESET 0x0000003F
/**
 * Reset value for tx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_BF_RESET 0x0000003F
/**
 * Reset value for rxtimeout in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_RESET 0x000002BF
/**
 * Reset Value for linestatefilter in the IpgTmrLs Register
 * Binary value of mask is 10010000000000000000000000000000
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_RESET 0x90000000


/***********************************************************
  BitFields defs from the IpgTmrFs Register
***********************************************************/
/**
 * The Shift for rx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_BF_SHIFT 0
/**
 * The Shift for tx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_BF_SHIFT 8
/**
 * The Shift for rxtimeout in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_SHIFT 16
/**
 * The Shift for linestatefilter in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_SHIFT 28
/**
 * The mask for rx2tx in the IpgTmrFs Register
 * Binary value of mask is 00000000000000000000000011111111
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK 0x000000FF
/**
 * The mask for tx2tx in the IpgTmrFs Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK 0x0000FF00
/**
 * The mask for rxtimeout in the IpgTmrFs Register
 * Binary value of mask is 00001111111111111111111100000000
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK 0x0FFF0000
/**
 * The mask for linestatefilter in the IpgTmrFs Register
 * Binary value of mask is 11110000000000000000000000000000
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK 0xF0000000
/**
 * Reset value for rx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_BF_RESET 0x0000000E
/**
 * Reset value for tx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_BF_RESET 0x0000000A
/**
 * Reset value for rxtimeout in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_RESET 0x00000055
/**
 * Reset Value for linestatefilter in the IpgTmrFs Register
 * Binary value of mask is 00110000000000000000000000000000
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_RESET 0x30000000


/***********************************************************
  BitFields defs from the IpgTmrHs Register
***********************************************************/
/**
 * The Shift for rx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_BF_SHIFT 0
/**
 * The Shift for tx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_BF_SHIFT 8
/**
 * The Shift for rxtimeout in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_SHIFT 16
/**
 * The mask for rx2tx in the IpgTmrHs Register
 * Binary value of mask is 00000000000000000000000011111111
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK 0x000000FF
/**
 * The mask for tx2tx in the IpgTmrHs Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK 0x0000FF00
/**
 * The mask for rxtimeout in the IpgTmrHs Register
 * Binary value of mask is 00001111111111111111111100000000
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK 0x0FFF0000
/**
 * Reset value for rx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_BF_RESET 0x00000001
/**
 * Reset value for tx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_BF_RESET 0x0000000C
/**
 * Reset value for rxtimeout in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_RESET 0x00000067


/***********************************************************
  BitFields defs from the PhyPipeLineDlys Register
***********************************************************/

/**
 * The Shift for TxSopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_SHIFT 0
/**
 * The Shift for TxDatEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_SHIFT 8
/**
 * The Shift for TxSofEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_SHIFT 16
/**
 * The Shift for RxCmdDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_SHIFT 24


/**
 * The mask for TxSopDly in the PhyPipeLineDlys Register
 * Binary value of mask is 00000000000000000000000011111111
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK 0x000000FF
/**
 * The mask for TxDatEopDly in the PhyPipeLineDlys Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK 0x0000FF00
/**
 * The mask for TxSofEopDly in the PhyPipeLineDlys Register
 * Binary value of mask is 00001111111111111111111100000000
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK 0x00FF0000
/**
 * The mask for RxCmdDly in the PhyPipeLineDlys Register
 * Binary value of mask is 00001111111111111111111100000000
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK 0xFF000000


/**
 * Reset value for TxSopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_RESET 0x00000000
/**
 * Reset value for TxDatEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_RESET 0x00000000
/**
 * Reset value for TxSofEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_RESET 0x00000000
/**
 * Reset value for RxCmdDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_RESET 0x00000000


/**
 * The Shift for ls in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_SHIFT 16
/**
 * The Shift for fs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_SHIFT 8
/**
 * The Shift for hs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_SHIFT 0

/**
 * The mask for ls in the IpgTmrSof2Dat Register
 * Binary value of mask is 00000000111111110000000000000000
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK 0x00FF0000
/**
 * The mask for fs in the IpgTmrSof2Dat Register
 * Binary value of mask is 00000000000000001111111100000000
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK 0x0000FF00
/**
 * The mask for hs in the IpgTmrSof2Dat Register
 * Binary value of mask is 00000000000000000000000011111111
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK 0x000000FF

/**
 * Reset value for ls in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_RESET 0x003f0000
/**
 * Reset value for fs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_RESET 0x00000A00
/**
 * Reset value for hs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_RESET 0x0000000C

/* CMacroHeaderView.RegRWMacroVP per Register (and subclasses) */

/*****************************************************************************
 The Id register is read-only
******************************************************************************/

/**
 * The Read Macro for the Id Register
 */
#define ULMII_ULMII_ID_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_ID_REG_OFFSET,0))

/*****************************************************************************
 The Rev register is read-only
******************************************************************************/

/**
 * The Read Macro for the Rev Register
 */
#define ULMII_ULMII_REV_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_REV_REG_OFFSET,0))

/*****************************************************************************
 The CnfgSts register is read-write
******************************************************************************/

/**
 * The Read Macro for the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0))

/**
 * The Write Macro for the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,(value)))

/*****************************************************************************
 The Ctrl register is read-write
******************************************************************************/

/**
 * The Read Macro for the Ctrl Register
 */
#define ULMII_ULMII_CTRL_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0))

/**
 * The Write Macro for the Ctrl Register
 */
#define ULMII_ULMII_CTRL_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,(value)))

/*****************************************************************************
 The IntSrc register is read-only
******************************************************************************/

/**
 * The Read Macro for the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0))

/*****************************************************************************
 The IntEn register is read-write
******************************************************************************/

/**
 * The Read Macro for the IntEn Register
 */
#define ULMII_ULMII_INTEN_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0))

/**
 * The Write Macro for the IntEn Register
 */
#define ULMII_ULMII_INTEN_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,(value)))

/*****************************************************************************
 The IntFlag register is read-write
******************************************************************************/

/**
 * The Read Macro for the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0))

/**
 * The Write Macro for the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,(value)))

/*****************************************************************************
 The PhySts register is read-only
******************************************************************************/

/**
 * The Read Macro for the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0))

/*****************************************************************************
 The UlpiAccess register is read-write
******************************************************************************/

/**
 * The Read Macro for the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0))

/**
 * The Write Macro for the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,(value)))


/*****************************************************************************
 The PhyDbg0 register is read-write
******************************************************************************/

/**
 * The Read Macro for the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0))

/**
 * The Write Macro for the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,(value)))



/*****************************************************************************
 The IpgTmrLs register is read-write
******************************************************************************/

/**
 * The Read Macro for the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0))

/**
 * The Write Macro for the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,(value)))



/*****************************************************************************
 The IpgTmrFs register is read-write
******************************************************************************/

/**
 * The Read Macro for the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0))

/**
 * The Write Macro for the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,(value)))



/*****************************************************************************
 The IpgTmrHs register is read-write
******************************************************************************/

/**
 * The Read Macro for the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_READ_REG(baseAddress) \
	(READ_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0))

/**
 * The Write Macro for the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_WRITE_REG(baseAddress, value) \
	(WRITE_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,(value)))


/*****************************************************************************
 The PhyPipeLineDlys register is read-write
******************************************************************************/

/**
 * The Read Macro for the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_READ_REG(baseAddress) \
  (READ_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0))

/**
 * The Write Macro for the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_WRITE_REG(baseAddress, value) \
        (WRITE_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,(value)))

/*****************************************************************************
 The IpgTmrSof2Dat register is read-write
******************************************************************************/

/**
 * The Read Macro for the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_READ_REG(baseAddress) \
  (READ_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0))

/**
 * The Write Macro for the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_WRITE_REG(baseAddress, value) \
        (WRITE_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,(value)))


/* CMacroHeaderView.BfROMacroVP per ReadOnlyBitField (and subclasses) */

/******************************************************************************
 The Id ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Id in the Id Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_ID_ID_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ID_REG_OFFSET,0,ULMII_ULMII_ID_ID_BF_MASK,ULMII_ULMII_ID_ID_BF_SHIFT))

/**
 * The Read then Mask Macro for Id in the Id Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ID_ID_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ID_REG_OFFSET,0,ULMII_ULMII_ID_ID_BF_MASK))

/**
 * The Get Macro for Id in the Id Register
 */
#define ULMII_ULMII_ID_ID_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ID_ID_BF_MASK,ULMII_ULMII_ID_ID_BF_SHIFT,(regValue)))

/******************************************************************************
 The CvsMinor ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for CvsMinor in the Rev Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_REV_CVSMINOR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_REV_REG_OFFSET,0,ULMII_ULMII_REV_CVSMINOR_BF_MASK,ULMII_ULMII_REV_CVSMINOR_BF_SHIFT))

/**
 * The Read then Mask Macro for CvsMinor in the Rev Register
 * This does not do a shift.
 */
#define ULMII_ULMII_REV_CVSMINOR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_REV_REG_OFFSET,0,ULMII_ULMII_REV_CVSMINOR_BF_MASK))

/**
 * The Get Macro for CvsMinor in the Rev Register
 */
#define ULMII_ULMII_REV_CVSMINOR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_REV_CVSMINOR_BF_MASK,ULMII_ULMII_REV_CVSMINOR_BF_SHIFT,(regValue)))

/******************************************************************************
 The CvsMajor ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for CvsMajor in the Rev Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_REV_CVSMAJOR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_REV_REG_OFFSET,0,ULMII_ULMII_REV_CVSMAJOR_BF_MASK,ULMII_ULMII_REV_CVSMAJOR_BF_SHIFT))

/**
 * The Read then Mask Macro for CvsMajor in the Rev Register
 * This does not do a shift.
 */
#define ULMII_ULMII_REV_CVSMAJOR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_REV_REG_OFFSET,0,ULMII_ULMII_REV_CVSMAJOR_BF_MASK))

/**
 * The Get Macro for CvsMajor in the Rev Register
 */
#define ULMII_ULMII_REV_CVSMAJOR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_REV_CVSMAJOR_BF_MASK,ULMII_ULMII_REV_CVSMAJOR_BF_SHIFT,(regValue)))

/******************************************************************************
 The Irq ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Irq in the CnfgSts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_CNFGSTS_IRQ_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_IRQ_BF_MASK,ULMII_ULMII_CNFGSTS_IRQ_BF_SHIFT))

/**
 * The Read then Mask Macro for Irq in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_IRQ_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_IRQ_BF_MASK))

/**
 * The Get Macro for Irq in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_IRQ_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_IRQ_BF_MASK,ULMII_ULMII_CNFGSTS_IRQ_BF_SHIFT,(regValue)))

/******************************************************************************
 The Eco1IgnorePreTimeout ReadWriteBitField
******************************************************************************/
/**
 * The Read Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_SHIFT))

/**
 * The Write Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK))

/**
 * The Read Modify Write Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK,(value)))

/**
 * The Toggle Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK))
/**
 * The Get Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Eco1IgnorePreTimeout in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1IGNOREPRETIMEOUT_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Eco1PreTimeoutClearFix ReadWriteBitField
******************************************************************************/
/**
 * The Read Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_SHIFT))

/**
 * The Write Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK))

/**
 * The Read Modify Write Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK,(value)))

/**
 * The Toggle Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK))
/**
 * The Get Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Eco1PreTimeoutClearFix in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_MASK,ULMII_ULMII_CNFGSTS_ECO1PRETIMEOUTCLEARFIX_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The PhySelSts ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for PhySelSts in the CnfgSts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_CNFGSTS_PHYSELSTS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_MASK,ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_SHIFT))

/**
 * The Read then Mask Macro for PhySelSts in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_PHYSELSTS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_MASK))

/**
 * The Get Macro for PhySelSts in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_PHYSELSTS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_MASK,ULMII_ULMII_CNFGSTS_PHYSELSTS_BF_SHIFT,(regValue)))

/******************************************************************************
 The SpdDet ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for SpdDet in the CnfgSts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_CNFGSTS_SPDDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDDET_BF_MASK,ULMII_ULMII_CNFGSTS_SPDDET_BF_SHIFT))

/**
 * The Read then Mask Macro for SpdDet in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_SPDDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDDET_BF_MASK))

/**
 * The Get Macro for SpdDet in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_SPDDET_BF_MASK,ULMII_ULMII_CNFGSTS_SPDDET_BF_SHIFT,(regValue)))

/******************************************************************************
 The BusRstDet ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for BusRstDet in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_BUSRSTDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_BUSRSTDET_BF_MASK,ULMII_ULMII_INTSRC_BUSRSTDET_BF_SHIFT))

/**
 * The Read then Mask Macro for BusRstDet in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_BUSRSTDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_BUSRSTDET_BF_MASK))

/**
 * The Get Macro for BusRstDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BUSRSTDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_BUSRSTDET_BF_MASK,ULMII_ULMII_INTSRC_BUSRSTDET_BF_SHIFT,(regValue)))

/******************************************************************************
 The NegDone ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for NegDone in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_NEGDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_NEGDONE_BF_MASK,ULMII_ULMII_INTSRC_NEGDONE_BF_SHIFT))

/**
 * The Read then Mask Macro for NegDone in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_NEGDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_NEGDONE_BF_MASK))

/**
 * The Get Macro for NegDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_NEGDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_NEGDONE_BF_MASK,ULMII_ULMII_INTSRC_NEGDONE_BF_SHIFT,(regValue)))

/******************************************************************************
 The BusRstDone ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for BusRstDone in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_BUSRSTDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTSRC_BUSRSTDONE_BF_SHIFT))

/**
 * The Read then Mask Macro for BusRstDone in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_BUSRSTDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_BUSRSTDONE_BF_MASK))

/**
 * The Get Macro for BusRstDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BUSRSTDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTSRC_BUSRSTDONE_BF_SHIFT,(regValue)))

/******************************************************************************
 The SusDet ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for SusDet in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_SUSDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_SUSDET_BF_MASK,ULMII_ULMII_INTSRC_SUSDET_BF_SHIFT))

/**
 * The Read then Mask Macro for SusDet in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_SUSDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_SUSDET_BF_MASK))

/**
 * The Get Macro for SusDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_SUSDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_SUSDET_BF_MASK,ULMII_ULMII_INTSRC_SUSDET_BF_SHIFT,(regValue)))

/******************************************************************************
 The HstRsmDet ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for HstRsmDet in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_HSTRSMDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_HSTRSMDET_BF_MASK,ULMII_ULMII_INTSRC_HSTRSMDET_BF_SHIFT))

/**
 * The Read then Mask Macro for HstRsmDet in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_HSTRSMDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_HSTRSMDET_BF_MASK))

/**
 * The Get Macro for HstRsmDet in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_HSTRSMDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_HSTRSMDET_BF_MASK,ULMII_ULMII_INTSRC_HSTRSMDET_BF_SHIFT,(regValue)))

/******************************************************************************
 The RmtWkp ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for RmtWkp in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_RMTWKP_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_RMTWKP_BF_MASK,ULMII_ULMII_INTSRC_RMTWKP_BF_SHIFT))

/**
 * The Read then Mask Macro for RmtWkp in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_RMTWKP_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_RMTWKP_BF_MASK))

/**
 * The Get Macro for RmtWkp in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_RMTWKP_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_RMTWKP_BF_MASK,ULMII_ULMII_INTSRC_RMTWKP_BF_SHIFT,(regValue)))

/******************************************************************************
 The RsmDone ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for RsmDone in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_RSMDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_RSMDONE_BF_MASK,ULMII_ULMII_INTSRC_RSMDONE_BF_SHIFT))

/**
 * The Read then Mask Macro for RsmDone in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_RSMDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_RSMDONE_BF_MASK))

/**
 * The Get Macro for RsmDone in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_RSMDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_RSMDONE_BF_MASK,ULMII_ULMII_INTSRC_RSMDONE_BF_SHIFT,(regValue)))

/******************************************************************************
 The Conn ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Conn in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_CONN_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_CONN_BF_MASK,ULMII_ULMII_INTSRC_CONN_BF_SHIFT))

/**
 * The Read then Mask Macro for Conn in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_CONN_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_CONN_BF_MASK))

/**
 * The Get Macro for Conn in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_CONN_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_CONN_BF_MASK,ULMII_ULMII_INTSRC_CONN_BF_SHIFT,(regValue)))

/******************************************************************************
 The Discon ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Discon in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_DISCON_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_DISCON_BF_MASK,ULMII_ULMII_INTSRC_DISCON_BF_SHIFT))

/**
 * The Read then Mask Macro for Discon in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_DISCON_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_DISCON_BF_MASK))

/**
 * The Get Macro for Discon in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_DISCON_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_DISCON_BF_MASK,ULMII_ULMII_INTSRC_DISCON_BF_SHIFT,(regValue)))

/******************************************************************************
 The BitStuffErr ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for BitStuffErr in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_BITSTUFFERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTSRC_BITSTUFFERR_BF_SHIFT))

/**
 * The Read then Mask Macro for BitStuffErr in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_BITSTUFFERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_BITSTUFFERR_BF_MASK))

/**
 * The Get Macro for BitStuffErr in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_BITSTUFFERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTSRC_BITSTUFFERR_BF_SHIFT,(regValue)))

/******************************************************************************
 The LngPktErr ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for LngPktErr in the IntSrc Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_INTSRC_LNGPKTERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_LNGPKTERR_BF_MASK,ULMII_ULMII_INTSRC_LNGPKTERR_BF_SHIFT))

/**
 * The Read then Mask Macro for LngPktErr in the IntSrc Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTSRC_LNGPKTERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTSRC_REG_OFFSET,0,ULMII_ULMII_INTSRC_LNGPKTERR_BF_MASK))

/**
 * The Get Macro for LngPktErr in the IntSrc Register
 */
#define ULMII_ULMII_INTSRC_LNGPKTERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTSRC_LNGPKTERR_BF_MASK,ULMII_ULMII_INTSRC_LNGPKTERR_BF_SHIFT,(regValue)))

/******************************************************************************
 The Vbus ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Vbus in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_VBUS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_VBUS_BF_MASK,ULMII_ULMII_PHYSTS_VBUS_BF_SHIFT))

/**
 * The Read then Mask Macro for Vbus in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_VBUS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_VBUS_BF_MASK))

/**
 * The Get Macro for Vbus in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_VBUS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_VBUS_BF_MASK,ULMII_ULMII_PHYSTS_VBUS_BF_SHIFT,(regValue)))

/******************************************************************************
 The HostDisconnect ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for HostDisconnect in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_HOSTDISCONNECT_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_MASK,ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_SHIFT))

/**
 * The Read then Mask Macro for HostDisconnect in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_HOSTDISCONNECT_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_MASK))

/**
 * The Get Macro for HostDisconnect in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_HOSTDISCONNECT_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_MASK,ULMII_ULMII_PHYSTS_HOSTDISCONNECT_BF_SHIFT,(regValue)))

/******************************************************************************
 The LineState ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for LineState in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_LINESTATE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_LINESTATE_BF_MASK,ULMII_ULMII_PHYSTS_LINESTATE_BF_SHIFT))

/**
 * The Read then Mask Macro for LineState in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_LINESTATE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_LINESTATE_BF_MASK))

/**
 * The Get Macro for LineState in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_LINESTATE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_LINESTATE_BF_MASK,ULMII_ULMII_PHYSTS_LINESTATE_BF_SHIFT,(regValue)))

/******************************************************************************
 The VbusValid ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for VbusValid in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_VBUSVALID_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_VBUSVALID_BF_MASK,ULMII_ULMII_PHYSTS_VBUSVALID_BF_SHIFT))

/**
 * The Read then Mask Macro for VbusValid in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_VBUSVALID_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_VBUSVALID_BF_MASK))

/**
 * The Get Macro for VbusValid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_VBUSVALID_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_VBUSVALID_BF_MASK,ULMII_ULMII_PHYSTS_VBUSVALID_BF_SHIFT,(regValue)))

/******************************************************************************
 The SessEnd ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for SessEnd in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_SESSEND_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_SESSEND_BF_MASK,ULMII_ULMII_PHYSTS_SESSEND_BF_SHIFT))

/**
 * The Read then Mask Macro for SessEnd in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_SESSEND_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_SESSEND_BF_MASK))

/**
 * The Get Macro for SessEnd in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSEND_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_SESSEND_BF_MASK,ULMII_ULMII_PHYSTS_SESSEND_BF_SHIFT,(regValue)))

/******************************************************************************
 The SessAvalid ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for SessAvalid in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_SESSAVALID_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_SESSAVALID_BF_MASK,ULMII_ULMII_PHYSTS_SESSAVALID_BF_SHIFT))

/**
 * The Read then Mask Macro for SessAvalid in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_SESSAVALID_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_SESSAVALID_BF_MASK))

/**
 * The Get Macro for SessAvalid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSAVALID_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_SESSAVALID_BF_MASK,ULMII_ULMII_PHYSTS_SESSAVALID_BF_SHIFT,(regValue)))

/******************************************************************************
 The SessBvalid ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for SessBvalid in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_SESSBVALID_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_SESSBVALID_BF_MASK,ULMII_ULMII_PHYSTS_SESSBVALID_BF_SHIFT))

/**
 * The Read then Mask Macro for SessBvalid in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_SESSBVALID_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_SESSBVALID_BF_MASK))

/**
 * The Get Macro for SessBvalid in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_SESSBVALID_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_SESSBVALID_BF_MASK,ULMII_ULMII_PHYSTS_SESSBVALID_BF_SHIFT,(regValue)))

/******************************************************************************
 The Id ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Id in the PhySts Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_PHYSTS_ID_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_ID_BF_MASK,ULMII_ULMII_PHYSTS_ID_BF_SHIFT))

/**
 * The Read then Mask Macro for Id in the PhySts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYSTS_ID_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYSTS_REG_OFFSET,0,ULMII_ULMII_PHYSTS_ID_BF_MASK))

/**
 * The Get Macro for Id in the PhySts Register
 */
#define ULMII_ULMII_PHYSTS_ID_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYSTS_ID_BF_MASK,ULMII_ULMII_PHYSTS_ID_BF_SHIFT,(regValue)))

/******************************************************************************
 The Err ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Err in the UlpiAccess Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_ULPIACCESS_ERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ERR_BF_MASK,ULMII_ULMII_ULPIACCESS_ERR_BF_SHIFT))

/**
 * The Read then Mask Macro for Err in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_ERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ERR_BF_MASK))

/**
 * The Get Macro for Err in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ULPIACCESS_ERR_BF_MASK,ULMII_ULMII_ULPIACCESS_ERR_BF_SHIFT,(regValue)))

/******************************************************************************
 The Rdata ReadOnlyBitField
******************************************************************************/
/**
 * The Read Macro for Rdata in the UlpiAccess Register
 * This does a read, mask, then shift.
 */
#define ULMII_ULMII_ULPIACCESS_RDATA_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_RDATA_BF_MASK,ULMII_ULMII_ULPIACCESS_RDATA_BF_SHIFT))

/**
 * The Read then Mask Macro for Rdata in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_RDATA_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_RDATA_BF_MASK))

/**
 * The Get Macro for Rdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_RDATA_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ULPIACCESS_RDATA_BF_MASK,ULMII_ULMII_ULPIACCESS_RDATA_BF_SHIFT,(regValue)))


/* CMacroHeaderView.BfRWMacroVP per ReadWriteBitField (and subclasses) */

/******************************************************************************
 The BusRstDet ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for BusRstDet in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDET_BF_SHIFT))

/**
 * The Write Macro for BusRstDet in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDET_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for BusRstDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK))

/**
 * The Read Modify Write Macro for BusRstDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK,(value)))

/**
 * The Toggle Macro for BusRstDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK))
/**
 * The Get Macro for BusRstDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDET_BF_SHIFT,(regValue)))
/**
 * The Set Macro for BusRstDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDET_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_BUSRSTDET_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDET_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The NegDone ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for NegDone in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_NEGDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_NEGDONE_BF_MASK,ULMII_ULMII_INTEN_NEGDONE_BF_SHIFT))

/**
 * The Write Macro for NegDone in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_NEGDONE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_NEGDONE_BF_MASK,ULMII_ULMII_INTEN_NEGDONE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for NegDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_NEGDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_NEGDONE_BF_MASK))

/**
 * The Read Modify Write Macro for NegDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_NEGDONE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_NEGDONE_BF_MASK,(value)))

/**
 * The Toggle Macro for NegDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_NEGDONE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_NEGDONE_BF_MASK))
/**
 * The Get Macro for NegDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_NEGDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_NEGDONE_BF_MASK,ULMII_ULMII_INTEN_NEGDONE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for NegDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_NEGDONE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_NEGDONE_BF_MASK,ULMII_ULMII_INTEN_NEGDONE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The BusRstDone ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for BusRstDone in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDONE_BF_SHIFT))

/**
 * The Write Macro for BusRstDone in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDONE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for BusRstDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK))

/**
 * The Read Modify Write Macro for BusRstDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK,(value)))

/**
 * The Toggle Macro for BusRstDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK))
/**
 * The Get Macro for BusRstDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDONE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for BusRstDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BUSRSTDONE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTEN_BUSRSTDONE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The SusDet ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for SusDet in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_SUSDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_SUSDET_BF_MASK,ULMII_ULMII_INTEN_SUSDET_BF_SHIFT))

/**
 * The Write Macro for SusDet in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_SUSDET_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_SUSDET_BF_MASK,ULMII_ULMII_INTEN_SUSDET_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for SusDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_SUSDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_SUSDET_BF_MASK))

/**
 * The Read Modify Write Macro for SusDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_SUSDET_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_SUSDET_BF_MASK,(value)))

/**
 * The Toggle Macro for SusDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_SUSDET_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_SUSDET_BF_MASK))
/**
 * The Get Macro for SusDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_SUSDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_SUSDET_BF_MASK,ULMII_ULMII_INTEN_SUSDET_BF_SHIFT,(regValue)))
/**
 * The Set Macro for SusDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_SUSDET_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_SUSDET_BF_MASK,ULMII_ULMII_INTEN_SUSDET_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The HstRsmDet ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for HstRsmDet in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK,ULMII_ULMII_INTEN_HSTRSMDET_BF_SHIFT))

/**
 * The Write Macro for HstRsmDet in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK,ULMII_ULMII_INTEN_HSTRSMDET_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for HstRsmDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK))

/**
 * The Read Modify Write Macro for HstRsmDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK,(value)))

/**
 * The Toggle Macro for HstRsmDet in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK))
/**
 * The Get Macro for HstRsmDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK,ULMII_ULMII_INTEN_HSTRSMDET_BF_SHIFT,(regValue)))
/**
 * The Set Macro for HstRsmDet in the IntEn Register
 */
#define ULMII_ULMII_INTEN_HSTRSMDET_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_HSTRSMDET_BF_MASK,ULMII_ULMII_INTEN_HSTRSMDET_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The RmtWkp ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for RmtWkp in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_RMTWKP_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RMTWKP_BF_MASK,ULMII_ULMII_INTEN_RMTWKP_BF_SHIFT))

/**
 * The Write Macro for RmtWkp in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_RMTWKP_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RMTWKP_BF_MASK,ULMII_ULMII_INTEN_RMTWKP_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for RmtWkp in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_RMTWKP_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RMTWKP_BF_MASK))

/**
 * The Read Modify Write Macro for RmtWkp in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_RMTWKP_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RMTWKP_BF_MASK,(value)))

/**
 * The Toggle Macro for RmtWkp in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_RMTWKP_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RMTWKP_BF_MASK))
/**
 * The Get Macro for RmtWkp in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RMTWKP_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_RMTWKP_BF_MASK,ULMII_ULMII_INTEN_RMTWKP_BF_SHIFT,(regValue)))
/**
 * The Set Macro for RmtWkp in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RMTWKP_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_RMTWKP_BF_MASK,ULMII_ULMII_INTEN_RMTWKP_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The RsmDone ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for RsmDone in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_RSMDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RSMDONE_BF_MASK,ULMII_ULMII_INTEN_RSMDONE_BF_SHIFT))

/**
 * The Write Macro for RsmDone in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_RSMDONE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RSMDONE_BF_MASK,ULMII_ULMII_INTEN_RSMDONE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for RsmDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_RSMDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RSMDONE_BF_MASK))

/**
 * The Read Modify Write Macro for RsmDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_RSMDONE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RSMDONE_BF_MASK,(value)))

/**
 * The Toggle Macro for RsmDone in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_RSMDONE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_RSMDONE_BF_MASK))
/**
 * The Get Macro for RsmDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RSMDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_RSMDONE_BF_MASK,ULMII_ULMII_INTEN_RSMDONE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for RsmDone in the IntEn Register
 */
#define ULMII_ULMII_INTEN_RSMDONE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_RSMDONE_BF_MASK,ULMII_ULMII_INTEN_RSMDONE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Conn ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Conn in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_CONN_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_CONN_BF_MASK,ULMII_ULMII_INTEN_CONN_BF_SHIFT))

/**
 * The Write Macro for Conn in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_CONN_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_CONN_BF_MASK,ULMII_ULMII_INTEN_CONN_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Conn in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_CONN_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_CONN_BF_MASK))

/**
 * The Read Modify Write Macro for Conn in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_CONN_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_CONN_BF_MASK,(value)))

/**
 * The Toggle Macro for Conn in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_CONN_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_CONN_BF_MASK))
/**
 * The Get Macro for Conn in the IntEn Register
 */
#define ULMII_ULMII_INTEN_CONN_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_CONN_BF_MASK,ULMII_ULMII_INTEN_CONN_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Conn in the IntEn Register
 */
#define ULMII_ULMII_INTEN_CONN_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_CONN_BF_MASK,ULMII_ULMII_INTEN_CONN_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Discon ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Discon in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_DISCON_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_DISCON_BF_MASK,ULMII_ULMII_INTEN_DISCON_BF_SHIFT))

/**
 * The Write Macro for Discon in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_DISCON_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_DISCON_BF_MASK,ULMII_ULMII_INTEN_DISCON_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Discon in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_DISCON_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_DISCON_BF_MASK))

/**
 * The Read Modify Write Macro for Discon in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_DISCON_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_DISCON_BF_MASK,(value)))

/**
 * The Toggle Macro for Discon in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_DISCON_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_DISCON_BF_MASK))
/**
 * The Get Macro for Discon in the IntEn Register
 */
#define ULMII_ULMII_INTEN_DISCON_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_DISCON_BF_MASK,ULMII_ULMII_INTEN_DISCON_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Discon in the IntEn Register
 */
#define ULMII_ULMII_INTEN_DISCON_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_DISCON_BF_MASK,ULMII_ULMII_INTEN_DISCON_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The BitStuffErr ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for BitStuffErr in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTEN_BITSTUFFERR_BF_SHIFT))

/**
 * The Write Macro for BitStuffErr in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTEN_BITSTUFFERR_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for BitStuffErr in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK))

/**
 * The Read Modify Write Macro for BitStuffErr in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK,(value)))

/**
 * The Toggle Macro for BitStuffErr in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK))
/**
 * The Get Macro for BitStuffErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTEN_BITSTUFFERR_BF_SHIFT,(regValue)))
/**
 * The Set Macro for BitStuffErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_BITSTUFFERR_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTEN_BITSTUFFERR_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The LngPktErr ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for LngPktErr in the IntEn Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK,ULMII_ULMII_INTEN_LNGPKTERR_BF_SHIFT))

/**
 * The Write Macro for LngPktErr in the IntEn Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK,ULMII_ULMII_INTEN_LNGPKTERR_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for LngPktErr in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK))

/**
 * The Read Modify Write Macro for LngPktErr in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK,(value)))

/**
 * The Toggle Macro for LngPktErr in the IntEn Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTEN_REG_OFFSET,0,ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK))
/**
 * The Get Macro for LngPktErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK,ULMII_ULMII_INTEN_LNGPKTERR_BF_SHIFT,(regValue)))
/**
 * The Set Macro for LngPktErr in the IntEn Register
 */
#define ULMII_ULMII_INTEN_LNGPKTERR_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTEN_LNGPKTERR_BF_MASK,ULMII_ULMII_INTEN_LNGPKTERR_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The BusRstDet ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for BusRstDet in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_SHIFT))

/**
 * The Write Macro for BusRstDet in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for BusRstDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK))

/**
 * The Read Modify Write Macro for BusRstDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK,(value)))

/**
 * The Toggle Macro for BusRstDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK))
/**
 * The Get Macro for BusRstDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_SHIFT,(regValue)))
/**
 * The Set Macro for BusRstDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDET_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_BUSRSTDET_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDET_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The NegDone ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for NegDone in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK,ULMII_ULMII_INTFLAG_NEGDONE_BF_SHIFT))

/**
 * The Write Macro for NegDone in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK,ULMII_ULMII_INTFLAG_NEGDONE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for NegDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK))

/**
 * The Read Modify Write Macro for NegDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK,(value)))

/**
 * The Toggle Macro for NegDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK))
/**
 * The Get Macro for NegDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK,ULMII_ULMII_INTFLAG_NEGDONE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for NegDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_NEGDONE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_NEGDONE_BF_MASK,ULMII_ULMII_INTFLAG_NEGDONE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The BusRstDone ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for BusRstDone in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_SHIFT))

/**
 * The Write Macro for BusRstDone in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for BusRstDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK))

/**
 * The Read Modify Write Macro for BusRstDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK,(value)))

/**
 * The Toggle Macro for BusRstDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK))
/**
 * The Get Macro for BusRstDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for BusRstDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BUSRSTDONE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_MASK,ULMII_ULMII_INTFLAG_BUSRSTDONE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The SusDet ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for SusDet in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_SUSDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_SUSDET_BF_MASK,ULMII_ULMII_INTFLAG_SUSDET_BF_SHIFT))

/**
 * The Write Macro for SusDet in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_SUSDET_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_SUSDET_BF_MASK,ULMII_ULMII_INTFLAG_SUSDET_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for SusDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_SUSDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_SUSDET_BF_MASK))

/**
 * The Read Modify Write Macro for SusDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_SUSDET_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_SUSDET_BF_MASK,(value)))

/**
 * The Toggle Macro for SusDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_SUSDET_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_SUSDET_BF_MASK))
/**
 * The Get Macro for SusDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_SUSDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_SUSDET_BF_MASK,ULMII_ULMII_INTFLAG_SUSDET_BF_SHIFT,(regValue)))
/**
 * The Set Macro for SusDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_SUSDET_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_SUSDET_BF_MASK,ULMII_ULMII_INTFLAG_SUSDET_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The HstRsmDet ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for HstRsmDet in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_SHIFT))

/**
 * The Write Macro for HstRsmDet in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for HstRsmDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK))

/**
 * The Read Modify Write Macro for HstRsmDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK,(value)))

/**
 * The Toggle Macro for HstRsmDet in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK))
/**
 * The Get Macro for HstRsmDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_SHIFT,(regValue)))
/**
 * The Set Macro for HstRsmDet in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_HSTRSMDET_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_HSTRSMDET_BF_MASK,ULMII_ULMII_INTFLAG_HSTRSMDET_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The RmtWkp ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for RmtWkp in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK,ULMII_ULMII_INTFLAG_RMTWKP_BF_SHIFT))

/**
 * The Write Macro for RmtWkp in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK,ULMII_ULMII_INTFLAG_RMTWKP_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for RmtWkp in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK))

/**
 * The Read Modify Write Macro for RmtWkp in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK,(value)))

/**
 * The Toggle Macro for RmtWkp in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK))
/**
 * The Get Macro for RmtWkp in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK,ULMII_ULMII_INTFLAG_RMTWKP_BF_SHIFT,(regValue)))
/**
 * The Set Macro for RmtWkp in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RMTWKP_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_RMTWKP_BF_MASK,ULMII_ULMII_INTFLAG_RMTWKP_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The RsmDone ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for RsmDone in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK,ULMII_ULMII_INTFLAG_RSMDONE_BF_SHIFT))

/**
 * The Write Macro for RsmDone in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK,ULMII_ULMII_INTFLAG_RSMDONE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for RsmDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK))

/**
 * The Read Modify Write Macro for RsmDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK,(value)))

/**
 * The Toggle Macro for RsmDone in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK))
/**
 * The Get Macro for RsmDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK,ULMII_ULMII_INTFLAG_RSMDONE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for RsmDone in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_RSMDONE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_RSMDONE_BF_MASK,ULMII_ULMII_INTFLAG_RSMDONE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Conn ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Conn in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_CONN_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_CONN_BF_MASK,ULMII_ULMII_INTFLAG_CONN_BF_SHIFT))

/**
 * The Write Macro for Conn in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_CONN_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_CONN_BF_MASK,ULMII_ULMII_INTFLAG_CONN_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Conn in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_CONN_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_CONN_BF_MASK))

/**
 * The Read Modify Write Macro for Conn in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_CONN_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_CONN_BF_MASK,(value)))

/**
 * The Toggle Macro for Conn in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_CONN_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_CONN_BF_MASK))
/**
 * The Get Macro for Conn in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_CONN_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_CONN_BF_MASK,ULMII_ULMII_INTFLAG_CONN_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Conn in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_CONN_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_CONN_BF_MASK,ULMII_ULMII_INTFLAG_CONN_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Discon ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Discon in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_DISCON_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_DISCON_BF_MASK,ULMII_ULMII_INTFLAG_DISCON_BF_SHIFT))

/**
 * The Write Macro for Discon in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_DISCON_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_DISCON_BF_MASK,ULMII_ULMII_INTFLAG_DISCON_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Discon in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_DISCON_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_DISCON_BF_MASK))

/**
 * The Read Modify Write Macro for Discon in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_DISCON_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_DISCON_BF_MASK,(value)))

/**
 * The Toggle Macro for Discon in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_DISCON_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_DISCON_BF_MASK))
/**
 * The Get Macro for Discon in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_DISCON_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_DISCON_BF_MASK,ULMII_ULMII_INTFLAG_DISCON_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Discon in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_DISCON_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_DISCON_BF_MASK,ULMII_ULMII_INTFLAG_DISCON_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The BitStuffErr ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for BitStuffErr in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_SHIFT))

/**
 * The Write Macro for BitStuffErr in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for BitStuffErr in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK))

/**
 * The Read Modify Write Macro for BitStuffErr in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK,(value)))

/**
 * The Toggle Macro for BitStuffErr in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK))
/**
 * The Get Macro for BitStuffErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_SHIFT,(regValue)))
/**
 * The Set Macro for BitStuffErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_BITSTUFFERR_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_MASK,ULMII_ULMII_INTFLAG_BITSTUFFERR_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The LngPktErr ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for LngPktErr in the IntFlag Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_SHIFT))

/**
 * The Write Macro for LngPktErr in the IntFlag Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for LngPktErr in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK))

/**
 * The Read Modify Write Macro for LngPktErr in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK,(value)))

/**
 * The Toggle Macro for LngPktErr in the IntFlag Register
 * This does not do a shift.
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_INTFLAG_REG_OFFSET,0,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK))
/**
 * The Get Macro for LngPktErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_SHIFT,(regValue)))
/**
 * The Set Macro for LngPktErr in the IntFlag Register
 */
#define ULMII_ULMII_INTFLAG_LNGPKTERR_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_INTFLAG_LNGPKTERR_BF_MASK,ULMII_ULMII_INTFLAG_LNGPKTERR_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The DfpUfp ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for DfpUfp in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK,ULMII_ULMII_CNFGSTS_DFPUFP_BF_SHIFT))

/**
 * The Write Macro for DfpUfp in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK,ULMII_ULMII_CNFGSTS_DFPUFP_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for DfpUfp in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK))

/**
 * The Read Modify Write Macro for DfpUfp in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK,(value)))

/**
 * The Toggle Macro for DfpUfp in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK))
/**
 * The Get Macro for DfpUfp in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK,ULMII_ULMII_CNFGSTS_DFPUFP_BF_SHIFT,(regValue)))
/**
 * The Set Macro for DfpUfp in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DFPUFP_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_DFPUFP_BF_MASK,ULMII_ULMII_CNFGSTS_DFPUFP_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The ConDis ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for ConDis in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK,ULMII_ULMII_CNFGSTS_CONDIS_BF_SHIFT))

/**
 * The Write Macro for ConDis in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK,ULMII_ULMII_CNFGSTS_CONDIS_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for ConDis in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK))

/**
 * The Read Modify Write Macro for ConDis in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK,(value)))

/**
 * The Toggle Macro for ConDis in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK))
/**
 * The Get Macro for ConDis in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK,ULMII_ULMII_CNFGSTS_CONDIS_BF_SHIFT,(regValue)))
/**
 * The Set Macro for ConDis in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_CONDIS_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_CONDIS_BF_MASK,ULMII_ULMII_CNFGSTS_CONDIS_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The SpdSel ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for SpdSel in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK,ULMII_ULMII_CNFGSTS_SPDSEL_BF_SHIFT))

/**
 * The Write Macro for SpdSel in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK,ULMII_ULMII_CNFGSTS_SPDSEL_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for SpdSel in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK))

/**
 * The Read Modify Write Macro for SpdSel in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK,(value)))

/**
 * The Toggle Macro for SpdSel in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK))
/**
 * The Get Macro for SpdSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK,ULMII_ULMII_CNFGSTS_SPDSEL_BF_SHIFT,(regValue)))
/**
 * The Set Macro for SpdSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_SPDSEL_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_SPDSEL_BF_MASK,ULMII_ULMII_CNFGSTS_SPDSEL_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The RsmMinEn ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for RsmMinEn in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_SHIFT))

/**
 * The Write Macro for RsmMinEn in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for RsmMinEn in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK))

/**
 * The Read Modify Write Macro for RsmMinEn in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK,(value)))

/**
 * The Toggle Macro for RsmMinEn in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK))
/**
 * The Get Macro for RsmMinEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_SHIFT,(regValue)))
/**
 * The Set Macro for RsmMinEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_RSMMINEN_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_RSMMINEN_BF_MASK,ULMII_ULMII_CNFGSTS_RSMMINEN_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The AsyncXcvrTxActState ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for AsyncXcvrTxActState in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_SHIFT))

/**
 * The Write Macro for AsyncXcvrTxActState in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for AsyncXcvrTxActState in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK))

/**
 * The Read Modify Write Macro for AsyncXcvrTxActState in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK,(value)))

/**
 * The Toggle Macro for AsyncXcvrTxActState in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK))
/**
 * The Get Macro for AsyncXcvrTxActState in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_SHIFT,(regValue)))
/**
 * The Set Macro for AsyncXcvrTxActState in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_MASK,ULMII_ULMII_CNFGSTS_ASYNCXCVRTXACTSTATE_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The HwSwSel ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for HwSwSel in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_SHIFT))

/**
 * The Write Macro for HwSwSel in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for HwSwSel in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK))

/**
 * The Read Modify Write Macro for HwSwSel in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK,(value)))

/**
 * The Toggle Macro for HwSwSel in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK))
/**
 * The Get Macro for HwSwSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_SHIFT,(regValue)))
/**
 * The Set Macro for HwSwSel in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_HWSWSEL_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_HWSWSEL_BF_MASK,ULMII_ULMII_CNFGSTS_HWSWSEL_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The LowPwrEn ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for LowPwrEn in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_SHIFT))

/**
 * The Write Macro for LowPwrEn in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for LowPwrEn in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK))

/**
 * The Read Modify Write Macro for LowPwrEn in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK,(value)))

/**
 * The Toggle Macro for LowPwrEn in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK))
/**
 * The Get Macro for LowPwrEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_SHIFT,(regValue)))
/**
 * The Set Macro for LowPwrEn in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_LOWPWREN_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_LOWPWREN_BF_MASK,ULMII_ULMII_CNFGSTS_LOWPWREN_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The DrvExtVbus ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for DrvExtVbus in the CnfgSts Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_SHIFT))

/**
 * The Write Macro for DrvExtVbus in the CnfgSts Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for DrvExtVbus in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK))

/**
 * The Read Modify Write Macro for DrvExtVbus in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK,(value)))

/**
 * The Toggle Macro for DrvExtVbus in the CnfgSts Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CNFGSTS_REG_OFFSET,0,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK))
/**
 * The Get Macro for DrvExtVbus in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_SHIFT,(regValue)))
/**
 * The Set Macro for DrvExtVbus in the CnfgSts Register
 */
#define ULMII_ULMII_CNFGSTS_DRVEXTVBUS_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_MASK,ULMII_ULMII_CNFGSTS_DRVEXTVBUS_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The ExtRst ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for ExtRst in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_EXTRST_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRST_BF_MASK,ULMII_ULMII_CTRL_EXTRST_BF_SHIFT))

/**
 * The Write Macro for ExtRst in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_EXTRST_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRST_BF_MASK,ULMII_ULMII_CTRL_EXTRST_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for ExtRst in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_EXTRST_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRST_BF_MASK))

/**
 * The Read Modify Write Macro for ExtRst in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_EXTRST_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRST_BF_MASK,(value)))

/**
 * The Toggle Macro for ExtRst in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_EXTRST_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRST_BF_MASK))
/**
 * The Get Macro for ExtRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRST_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_EXTRST_BF_MASK,ULMII_ULMII_CTRL_EXTRST_BF_SHIFT,(regValue)))
/**
 * The Set Macro for ExtRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRST_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_EXTRST_BF_MASK,ULMII_ULMII_CTRL_EXTRST_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The ExtRsm ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for ExtRsm in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_EXTRSM_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRSM_BF_MASK,ULMII_ULMII_CTRL_EXTRSM_BF_SHIFT))

/**
 * The Write Macro for ExtRsm in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_EXTRSM_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRSM_BF_MASK,ULMII_ULMII_CTRL_EXTRSM_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for ExtRsm in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_EXTRSM_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRSM_BF_MASK))

/**
 * The Read Modify Write Macro for ExtRsm in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_EXTRSM_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRSM_BF_MASK,(value)))

/**
 * The Toggle Macro for ExtRsm in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_EXTRSM_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_EXTRSM_BF_MASK))
/**
 * The Get Macro for ExtRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRSM_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_EXTRSM_BF_MASK,ULMII_ULMII_CTRL_EXTRSM_BF_SHIFT,(regValue)))
/**
 * The Set Macro for ExtRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_EXTRSM_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_EXTRSM_BF_MASK,ULMII_ULMII_CTRL_EXTRSM_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenSe0 ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenSe0 in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENSE0_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSE0_BF_MASK,ULMII_ULMII_CTRL_GENSE0_BF_SHIFT))

/**
 * The Write Macro for GenSe0 in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENSE0_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSE0_BF_MASK,ULMII_ULMII_CTRL_GENSE0_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenSe0 in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENSE0_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSE0_BF_MASK))

/**
 * The Read Modify Write Macro for GenSe0 in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENSE0_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSE0_BF_MASK,(value)))

/**
 * The Toggle Macro for GenSe0 in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENSE0_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSE0_BF_MASK))
/**
 * The Get Macro for GenSe0 in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSE0_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENSE0_BF_MASK,ULMII_ULMII_CTRL_GENSE0_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenSe0 in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSE0_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENSE0_BF_MASK,ULMII_ULMII_CTRL_GENSE0_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenJ ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenJ in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENJ_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENJ_BF_MASK,ULMII_ULMII_CTRL_GENJ_BF_SHIFT))

/**
 * The Write Macro for GenJ in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENJ_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENJ_BF_MASK,ULMII_ULMII_CTRL_GENJ_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenJ in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENJ_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENJ_BF_MASK))

/**
 * The Read Modify Write Macro for GenJ in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENJ_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENJ_BF_MASK,(value)))

/**
 * The Toggle Macro for GenJ in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENJ_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENJ_BF_MASK))
/**
 * The Get Macro for GenJ in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENJ_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENJ_BF_MASK,ULMII_ULMII_CTRL_GENJ_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenJ in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENJ_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENJ_BF_MASK,ULMII_ULMII_CTRL_GENJ_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenK ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenK in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENK_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENK_BF_MASK,ULMII_ULMII_CTRL_GENK_BF_SHIFT))

/**
 * The Write Macro for GenK in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENK_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENK_BF_MASK,ULMII_ULMII_CTRL_GENK_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenK in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENK_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENK_BF_MASK))

/**
 * The Read Modify Write Macro for GenK in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENK_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENK_BF_MASK,(value)))

/**
 * The Toggle Macro for GenK in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENK_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENK_BF_MASK))
/**
 * The Get Macro for GenK in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENK_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENK_BF_MASK,ULMII_ULMII_CTRL_GENK_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenK in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENK_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENK_BF_MASK,ULMII_ULMII_CTRL_GENK_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The WrRdn ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for WrRdn in the UlpiAccess Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK,ULMII_ULMII_ULPIACCESS_WRRDN_BF_SHIFT))

/**
 * The Write Macro for WrRdn in the UlpiAccess Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK,ULMII_ULMII_ULPIACCESS_WRRDN_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for WrRdn in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK))

/**
 * The Read Modify Write Macro for WrRdn in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK,(value)))

/**
 * The Toggle Macro for WrRdn in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK))
/**
 * The Get Macro for WrRdn in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK,ULMII_ULMII_ULPIACCESS_WRRDN_BF_SHIFT,(regValue)))
/**
 * The Set Macro for WrRdn in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WRRDN_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_ULPIACCESS_WRRDN_BF_MASK,ULMII_ULMII_ULPIACCESS_WRRDN_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Addr ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Addr in the UlpiAccess Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK,ULMII_ULMII_ULPIACCESS_ADDR_BF_SHIFT))

/**
 * The Write Macro for Addr in the UlpiAccess Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK,ULMII_ULMII_ULPIACCESS_ADDR_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Addr in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK))

/**
 * The Read Modify Write Macro for Addr in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK,(value)))

/**
 * The Toggle Macro for Addr in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK))
/**
 * The Get Macro for Addr in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK,ULMII_ULMII_ULPIACCESS_ADDR_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Addr in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_ADDR_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_ULPIACCESS_ADDR_BF_MASK,ULMII_ULMII_ULPIACCESS_ADDR_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Wdata ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Wdata in the UlpiAccess Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK,ULMII_ULMII_ULPIACCESS_WDATA_BF_SHIFT))

/**
 * The Write Macro for Wdata in the UlpiAccess Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK,ULMII_ULMII_ULPIACCESS_WDATA_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Wdata in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK))

/**
 * The Read Modify Write Macro for Wdata in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK,(value)))

/**
 * The Toggle Macro for Wdata in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK))
/**
 * The Get Macro for Wdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK,ULMII_ULMII_ULPIACCESS_WDATA_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Wdata in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_WDATA_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_ULPIACCESS_WDATA_BF_MASK,ULMII_ULMII_ULPIACCESS_WDATA_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenRst ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenRst in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENRST_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRST_BF_MASK,ULMII_ULMII_CTRL_GENRST_BF_SHIFT))

/**
 * The Write Macro for GenRst in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENRST_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRST_BF_MASK,ULMII_ULMII_CTRL_GENRST_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenRst in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRST_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRST_BF_MASK))

/**
 * The Read Modify Write Macro for GenRst in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRST_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRST_BF_MASK,(value)))

/**
 * The Toggle Macro for GenRst in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRST_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRST_BF_MASK))
/**
 * The Get Macro for GenRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRST_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENRST_BF_MASK,ULMII_ULMII_CTRL_GENRST_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenRst in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRST_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENRST_BF_MASK,ULMII_ULMII_CTRL_GENRST_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenRsm ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenRsm in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENRSM_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRSM_BF_MASK,ULMII_ULMII_CTRL_GENRSM_BF_SHIFT))

/**
 * The Write Macro for GenRsm in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENRSM_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRSM_BF_MASK,ULMII_ULMII_CTRL_GENRSM_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenRsm in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRSM_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRSM_BF_MASK))

/**
 * The Read Modify Write Macro for GenRsm in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRSM_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRSM_BF_MASK,(value)))

/**
 * The Toggle Macro for GenRsm in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRSM_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRSM_BF_MASK))
/**
 * The Get Macro for GenRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRSM_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENRSM_BF_MASK,ULMII_ULMII_CTRL_GENRSM_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenRsm in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRSM_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENRSM_BF_MASK,ULMII_ULMII_CTRL_GENRSM_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenSusp ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenSusp in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENSUSP_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSUSP_BF_MASK,ULMII_ULMII_CTRL_GENSUSP_BF_SHIFT))

/**
 * The Write Macro for GenSusp in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENSUSP_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSUSP_BF_MASK,ULMII_ULMII_CTRL_GENSUSP_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenSusp in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENSUSP_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSUSP_BF_MASK))

/**
 * The Read Modify Write Macro for GenSusp in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENSUSP_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSUSP_BF_MASK,(value)))

/**
 * The Toggle Macro for GenSusp in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENSUSP_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENSUSP_BF_MASK))
/**
 * The Get Macro for GenSusp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSUSP_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENSUSP_BF_MASK,ULMII_ULMII_CTRL_GENSUSP_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenSusp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENSUSP_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENSUSP_BF_MASK,ULMII_ULMII_CTRL_GENSUSP_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The GenRmtWkp ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for GenRmtWkp in the Ctrl Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK,ULMII_ULMII_CTRL_GENRMTWKP_BF_SHIFT))

/**
 * The Write Macro for GenRmtWkp in the Ctrl Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK,ULMII_ULMII_CTRL_GENRMTWKP_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for GenRmtWkp in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK))

/**
 * The Read Modify Write Macro for GenRmtWkp in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK,(value)))

/**
 * The Toggle Macro for GenRmtWkp in the Ctrl Register
 * This does not do a shift.
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_CTRL_REG_OFFSET,0,ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK))
/**
 * The Get Macro for GenRmtWkp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK,ULMII_ULMII_CTRL_GENRMTWKP_BF_SHIFT,(regValue)))
/**
 * The Set Macro for GenRmtWkp in the Ctrl Register
 */
#define ULMII_ULMII_CTRL_GENRMTWKP_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_CTRL_GENRMTWKP_BF_MASK,ULMII_ULMII_CTRL_GENRMTWKP_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The Go ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for Go in the UlpiAccess Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_ULPIACCESS_GO_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_GO_BF_MASK,ULMII_ULMII_ULPIACCESS_GO_BF_SHIFT))

/**
 * The Write Macro for Go in the UlpiAccess Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_ULPIACCESS_GO_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_GO_BF_MASK,ULMII_ULMII_ULPIACCESS_GO_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for Go in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_GO_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_GO_BF_MASK))

/**
 * The Read Modify Write Macro for Go in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_GO_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_GO_BF_MASK,(value)))

/**
 * The Toggle Macro for Go in the UlpiAccess Register
 * This does not do a shift.
 */
#define ULMII_ULMII_ULPIACCESS_GO_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_ULPIACCESS_REG_OFFSET,0,ULMII_ULMII_ULPIACCESS_GO_BF_MASK))
/**
 * The Get Macro for Go in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_GO_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_ULPIACCESS_GO_BF_MASK,ULMII_ULMII_ULPIACCESS_GO_BF_SHIFT,(regValue)))
/**
 * The Set Macro for Go in the UlpiAccess Register
 */
#define ULMII_ULMII_ULPIACCESS_GO_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_ULPIACCESS_GO_BF_MASK,ULMII_ULMII_ULPIACCESS_GO_BF_SHIFT,(regValue),(bfValue)))
/******************************************************************************
 The eco_bypass ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for eco_bypass in the PhyDbg0 Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_SHIFT))

/**
 * The Write Macro for eco_bypass in the PhyDbg0 Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for eco_bypass in the PhyDbg0 Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK))

/**
 * The Read Modify Write Macro for eco_bypass in the PhyDbg0 Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK,(value)))

/**
 * The Toggle Macro for eco_bypass in the PhyDbg0 Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK))
/**
 * The Get Macro for eco_bypass in the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_SHIFT,(regValue)))
/**
 * The Set Macro for eco_bypass in the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_ECO_BYPASS_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_MASK,ULMII_ULMII_PHYDBG0_ECO_BYPASS_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The dbg ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for dbg in the PhyDbg0 Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_PHYDBG0_DBG_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_DBG_BF_MASK,ULMII_ULMII_PHYDBG0_DBG_BF_SHIFT))

/**
 * The Write Macro for dbg in the PhyDbg0 Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_PHYDBG0_DBG_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_DBG_BF_MASK,ULMII_ULMII_PHYDBG0_DBG_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for dbg in the PhyDbg0 Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYDBG0_DBG_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_DBG_BF_MASK))

/**
 * The Read Modify Write Macro for dbg in the PhyDbg0 Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYDBG0_DBG_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_DBG_BF_MASK,(value)))

/**
 * The Toggle Macro for dbg in the PhyDbg0 Register
 * This does not do a shift.
 */
#define ULMII_ULMII_PHYDBG0_DBG_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_PHYDBG0_REG_OFFSET,0,ULMII_ULMII_PHYDBG0_DBG_BF_MASK))
/**
 * The Get Macro for dbg in the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_DBG_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_PHYDBG0_DBG_BF_MASK,ULMII_ULMII_PHYDBG0_DBG_BF_SHIFT,(regValue)))
/**
 * The Set Macro for dbg in the PhyDbg0 Register
 */
#define ULMII_ULMII_PHYDBG0_DBG_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_PHYDBG0_DBG_BF_MASK,ULMII_ULMII_PHYDBG0_DBG_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The rx2tx ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for rx2tx in the IpgTmrLs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_RX2TX_BF_SHIFT))

/**
 * The Write Macro for rx2tx in the IpgTmrLs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_RX2TX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for rx2tx in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK))

/**
 * The Read Modify Write Macro for rx2tx in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK,(value)))

/**
 * The Toggle Macro for rx2tx in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK))
/**
 * The Get Macro for rx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_RX2TX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for rx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RX2TX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRLS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_RX2TX_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The tx2tx ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for tx2tx in the IpgTmrLs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_TX2TX_BF_SHIFT))

/**
 * The Write Macro for tx2tx in the IpgTmrLs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_TX2TX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for tx2tx in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK))

/**
 * The Read Modify Write Macro for tx2tx in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK,(value)))

/**
 * The Toggle Macro for tx2tx in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK))
/**
 * The Get Macro for tx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_TX2TX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for tx2tx in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_TX2TX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRLS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRLS_TX2TX_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The rxtimeout ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for rxtimeout in the IpgTmrLs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_SHIFT))

/**
 * The Write Macro for rxtimeout in the IpgTmrLs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for rxtimeout in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK))

/**
 * The Read Modify Write Macro for rxtimeout in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK,(value)))

/**
 * The Toggle Macro for rxtimeout in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK))
/**
 * The Get Macro for rxtimeout in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_SHIFT,(regValue)))
/**
 * The Set Macro for rxtimeout in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_RXTIMEOUT_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRLS_RXTIMEOUT_BF_SHIFT,(regValue),(bfValue)))
/******************************************************************************
 The linestatefilter ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for linestatefilter in the IpgTmrLs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_SHIFT))

/**
 * The Write Macro for linestatefilter in the IpgTmrLs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for linestatefilter in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK))

/**
 * The Read Modify Write Macro for linestatefilter in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK,(value)))

/**
 * The Toggle Macro for linestatefilter in the IpgTmrLs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRLS_REG_OFFSET,0,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK))
/**
 * The Get Macro for linestatefilter in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_SHIFT,(regValue)))
/**
 * The Set Macro for linestatefilter in the IpgTmrLs Register
 */
#define ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRLS_LINESTATEFILTER_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The rx2tx ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for rx2tx in the IpgTmrFs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_RX2TX_BF_SHIFT))

/**
 * The Write Macro for rx2tx in the IpgTmrFs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_RX2TX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for rx2tx in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK))

/**
 * The Read Modify Write Macro for rx2tx in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK,(value)))

/**
 * The Toggle Macro for rx2tx in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK))
/**
 * The Get Macro for rx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_RX2TX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for rx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RX2TX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRFS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_RX2TX_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The tx2tx ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for tx2tx in the IpgTmrFs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_TX2TX_BF_SHIFT))

/**
 * The Write Macro for tx2tx in the IpgTmrFs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_TX2TX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for tx2tx in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK))

/**
 * The Read Modify Write Macro for tx2tx in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK,(value)))

/**
 * The Toggle Macro for tx2tx in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK))
/**
 * The Get Macro for tx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_TX2TX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for tx2tx in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_TX2TX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRFS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRFS_TX2TX_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The rxtimeout ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for rxtimeout in the IpgTmrFs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_SHIFT))

/**
 * The Write Macro for rxtimeout in the IpgTmrFs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for rxtimeout in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK))

/**
 * The Read Modify Write Macro for rxtimeout in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK,(value)))

/**
 * The Toggle Macro for rxtimeout in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK))
/**
 * The Get Macro for rxtimeout in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_SHIFT,(regValue)))
/**
 * The Set Macro for rxtimeout in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_RXTIMEOUT_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRFS_RXTIMEOUT_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The linestatefilter ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for linestatefilter in the IpgTmrFs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_SHIFT))

/**
 * The Write Macro for linestatefilter in the IpgTmrFs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for linestatefilter in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK))

/**
 * The Read Modify Write Macro for linestatefilter in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK,(value)))

/**
 * The Toggle Macro for linestatefilter in the IpgTmrFs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRFS_REG_OFFSET,0,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK))
/**
 * The Get Macro for linestatefilter in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_SHIFT,(regValue)))
/**
 * The Set Macro for linestatefilter in the IpgTmrFs Register
 */
#define ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_MASK,ULMII_ULMII_IPGTMRFS_LINESTATEFILTER_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The rx2tx ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for rx2tx in the IpgTmrHs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_RX2TX_BF_SHIFT))

/**
 * The Write Macro for rx2tx in the IpgTmrHs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_RX2TX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for rx2tx in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK))

/**
 * The Read Modify Write Macro for rx2tx in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK,(value)))

/**
 * The Toggle Macro for rx2tx in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK))
/**
 * The Get Macro for rx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_RX2TX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for rx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RX2TX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRHS_RX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_RX2TX_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The tx2tx ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for tx2tx in the IpgTmrHs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_TX2TX_BF_SHIFT))

/**
 * The Write Macro for tx2tx in the IpgTmrHs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_TX2TX_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for tx2tx in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK))

/**
 * The Read Modify Write Macro for tx2tx in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK,(value)))

/**
 * The Toggle Macro for tx2tx in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK))
/**
 * The Get Macro for tx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_TX2TX_BF_SHIFT,(regValue)))
/**
 * The Set Macro for tx2tx in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_TX2TX_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRHS_TX2TX_BF_MASK,ULMII_ULMII_IPGTMRHS_TX2TX_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The rxtimeout ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for rxtimeout in the IpgTmrHs Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_SHIFT))

/**
 * The Write Macro for rxtimeout in the IpgTmrHs Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for rxtimeout in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK))

/**
 * The Read Modify Write Macro for rxtimeout in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK,(value)))

/**
 * The Toggle Macro for rxtimeout in the IpgTmrHs Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRHS_REG_OFFSET,0,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK))
/**
 * The Get Macro for rxtimeout in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_SHIFT,(regValue)))
/**
 * The Set Macro for rxtimeout in the IpgTmrHs Register
 */
#define ULMII_ULMII_IPGTMRHS_RXTIMEOUT_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_MASK,ULMII_ULMII_IPGTMRHS_RXTIMEOUT_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The TxSopDly ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for TxSopDly in the PhyPipeLineDlys Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_SHIFT))

/**
 * The Write Macro for TxSopDly in the PhyPipeLineDlys Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for TxSopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK))

/**
 * The Read Modify Write Macro for TxSopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK,(value)))

/**
 * The Toggle Macro for TxSopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK))
/**
 * The Get Macro for TxSopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_SHIFT,(regValue)))
/**
 * The Set Macro for TxSopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOPDLY_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The TxDatEopDly ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for TxDatEopDly in the PhyPipeLineDlys Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_SHIFT))

/**
 * The Write Macro for TxDatEopDly in the PhyPipeLineDlys Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for TxDatEopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK))

/**
 * The Read Modify Write Macro for TxDatEopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK,(value)))

/**
 * The Toggle Macro for TxDatEopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK))
/**
 * The Get Macro for TxDatEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_SHIFT,(regValue)))
/**
 * The Set Macro for TxDatEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXDATEOPDLY_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The TxSofEopDly ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for TxSofEopDly in the PhyPipeLineDlys Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_SHIFT))

/**
 * The Write Macro for TxSofEopDly in the PhyPipeLineDlys Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for TxSofEopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK))

/**
 * The Read Modify Write Macro for TxSofEopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK,(value)))

/**
 * The Toggle Macro for TxSofEopDly in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK))
/**
 * The Get Macro for TxSofEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_SHIFT,(regValue)))
/**
 * The Set Macro for TxSofEopDly in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_TXSOFEOPDLY_BF_SHIFT,(regValue),(bfValue)))

/******************************************************************************
 The RXCMDDLY ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for RXCMDDLY in the PhyPipeLineDlys Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_SHIFT))

/**
 * The Write Macro for RXCMDDLY in the PhyPipeLineDlys Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for RXCMDDLY in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK))

/**
 * The Read Modify Write Macro for RXCMDDLY in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK,(value)))

/**
 * The Toggle Macro for RXCMDDLY in the PhyPipeLineDlys Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_PHYPIPELINEDLYS_REG_OFFSET,0,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK))
/**
 * The Get Macro for RXCMDDLY in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_SHIFT,(regValue)))
/**
 * The Set Macro for RXCMDDLY in the PhyPipeLineDlys Register
 */
#define ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_MASK,ULMII_ULMII_IPGPIPELINEDLYS_RXCMDDLY_BF_SHIFT,(regValue),(bfValue)))



/******************************************************************************
 The ls ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for ls in the IpgTmrSof2Dat Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_SHIFT))

/**
 * The Write Macro for ls in the IpgTmrSof2Dat Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for ls in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK))

/**
 * The Read Modify Write Macro for ls in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK,(value)))

/**
 * The Toggle Macro for ls in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK))
/**
 * The Get Macro for ls in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_SHIFT,(regValue)))
/**
 * The Set Macro for ls in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_LS_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_LS_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The fs ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for fs in the IpgTmrSof2Dat Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_SHIFT))

/**
 * The Write Macro for fs in the IpgTmrSof2Dat Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for fs in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK))

/**
 * The Read Modify Write Macro for fs in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK,(value)))

/**
 * The Toggle Macro for fs in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFFSET,0,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK))
/**
 * The Get Macro for fs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_SHIFT,(regValue)))
/**
 * The Set Macro for fs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_FS_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_FS_BF_SHIFT,(regValue),(bfValue)))


/******************************************************************************
 The hs ReadWriteBitField
******************************************************************************/

/**
 * The Read Macro for hs in the IpgTmrSof2Dat Register
 * This does a mask and shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_READ_BF(baseAddress) \
	(READ_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFHSET,0,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_SHIFT))

/**
 * The Write Macro for hs in the IpgTmrSof2Dat Register
 * This shifts the value and does a read, mask, then write.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_WRITE_BF(baseAddress, value) \
	(WRITE_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFHSET,0,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_SHIFT,(value)))

/**
 * The Read then Mask Macro for hs in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_READMASK_BF(baseAddress) \
	(READMASK_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFHSET,0,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK))

/**
 * The Read Modify Write Macro for hs in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_READMODWRITE_BF(baseAddress,value) \
	(READMODWRITE_REG((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFHSET,0,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK,(value)))

/**
 * The Toggle Macro for hs in the IpgTmrSof2Dat Register
 * This does not do a shift.
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_TOGGLE_BF(baseAddress) \
	(TOGGLE_BF((baseAddress),ULMII_ULMII_IPGTMRSOF2DAT_REG_OFHSET,0,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK))
/**
 * The Get Macro for hs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_GET_BF(regValue) \
	(GET_BF(ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_SHIFT,(regValue)))
/**
 * The Set Macro for hs in the IpgTmrSof2Dat Register
 */
#define ULMII_ULMII_IPGTMRSOF2DAT_HS_SET_BF(regValue,bfValue) \
	(SET_BF(ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_MASK,ULMII_ULMII_IPGTMRSOF2DAT_HS_BF_SHIFT,(regValue),(bfValue)))


#endif
