// Seed: 2880892297
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    inout tri0 id_1
);
  wire id_3;
  module_0();
endmodule
module module_2;
  always_comb @(posedge id_1)
    #1 begin
      assert (id_1);
    end
  id_2(
      .id_0(1 * id_1 - 1 == 1 - 1),
      .id_1((1)),
      .id_2(1 == 1),
      .id_3(1),
      .id_4(id_3),
      .id_5(1 - 1'b0)
  ); module_0();
  wire id_4;
endmodule
