Loading plugins phase: Elapsed time ==> 0s.252ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -d CY8C5868AXI-LP035 -s C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.633ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.094ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Hummingbird Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -dcpsoc3 Hummingbird Test.v -verilog
======================================================================

======================================================================
Compiling:  Hummingbird Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -dcpsoc3 Hummingbird Test.v -verilog
======================================================================

======================================================================
Compiling:  Hummingbird Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -dcpsoc3 -verilog Hummingbird Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Feb 26 18:36:49 2017


======================================================================
Compiling:  Hummingbird Test.v
Program  :   vpp
Options  :    -yv2 -q10 Hummingbird Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Feb 26 18:36:49 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Hummingbird Test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Hummingbird Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -dcpsoc3 -verilog Hummingbird Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Feb 26 18:36:49 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\codegentemp\Hummingbird Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\codegentemp\Hummingbird Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Hummingbird Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -dcpsoc3 -verilog Hummingbird Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Feb 26 18:36:50 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\codegentemp\Hummingbird Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\codegentemp\Hummingbird Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:Net_260\
	Net_64
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_81
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\SDCard:SPI0:BSPIM:mosi_after_ld\
	\SDCard:SPI0:BSPIM:so_send\
	\SDCard:SPI0:BSPIM:mosi_cpha_1\
	\SDCard:SPI0:BSPIM:pre_mosi\
	\SDCard:SPI0:BSPIM:dpcounter_zero\
	\SDCard:SPI0:BSPIM:control_7\
	\SDCard:SPI0:BSPIM:control_6\
	\SDCard:SPI0:BSPIM:control_5\
	\SDCard:SPI0:BSPIM:control_4\
	\SDCard:SPI0:BSPIM:control_3\
	\SDCard:SPI0:BSPIM:control_2\
	\SDCard:SPI0:BSPIM:control_1\
	\SDCard:SPI0:BSPIM:control_0\
	\SDCard:SPI0:Net_253\
	\SDCard:Net_2\


Deleted 27 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_SAR_1:vp_ctl_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:soc\ to \ADC_SAR_1:vp_ctl_0\
Aliasing zero to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:Net_381\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__MIC_IN_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_1:TimerUDB:status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Timer_1:TimerUDB:status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Timer_1:TimerUDB:status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing Net_12 to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:pol_supprt\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:tx_status_3\ to \SDCard:SPI0:BSPIM:load_rx_data\
Aliasing \SDCard:SPI0:BSPIM:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:rx_status_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:rx_status_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:rx_status_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:Net_274\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:tmpOE__mosi0_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \SDCard:tmpOE__miso0_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \SDCard:tmpOE__sclk0_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \SDCard:tmpOE__SPI0_CS_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__MIC_GND_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \SDCard:SPI0:BSPIM:so_send_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \SDCard:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SDCard:SPI0:BSPIM:load_rx_data\
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[6] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[7] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[8] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[9] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[10] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[11] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[12] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Rhs of wire \ADC_SAR_1:Net_188\[15] = \ADC_SAR_1:Net_221\[16]
Removing Lhs of wire \ADC_SAR_1:soc\[22] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Rhs of wire zero[23] = \ADC_SAR_1:vp_ctl_0\[5]
Removing Lhs of wire \ADC_SAR_1:Net_381\[49] = zero[23]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[52] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[53] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[54] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[55] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[56] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[57] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Rhs of wire one[73] = \LCD:tmpOE__LCDPort_net_6\[51]
Removing Lhs of wire tmpOE__MIC_IN_net_0[76] = one[73]
Removing Rhs of wire Net_82[84] = \Timer_1:Net_53\[85]
Removing Rhs of wire Net_82[84] = \Timer_1:TimerUDB:tc_reg_i\[118]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[100] = \Timer_1:TimerUDB:control_7\[92]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[102] = zero[23]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[111] = \Timer_1:TimerUDB:runmode_enable\[123]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[112] = \Timer_1:TimerUDB:hwEnable\[113]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[112] = \Timer_1:TimerUDB:control_7\[92]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[115] = one[73]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[117] = \Timer_1:TimerUDB:status_tc\[114]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[122] = \Timer_1:TimerUDB:capt_fifo_load\[110]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[125] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[126] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[127] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[128] = \Timer_1:TimerUDB:status_tc\[114]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[129] = \Timer_1:TimerUDB:capt_fifo_load\[110]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[130] = \Timer_1:TimerUDB:fifo_full\[131]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[132] = \Timer_1:TimerUDB:fifo_nempty\[133]
Removing Lhs of wire Net_12[135] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[136] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[137] = \Timer_1:TimerUDB:trig_reg\[124]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[138] = \Timer_1:TimerUDB:per_zero\[116]
Removing Lhs of wire \SDCard:SPI0:Net_276\[270] = \SDCard:Net_19\[271]
Removing Rhs of wire \SDCard:SPI0:BSPIM:load_rx_data\[274] = \SDCard:SPI0:BSPIM:dpcounter_one\[275]
Removing Lhs of wire \SDCard:SPI0:BSPIM:pol_supprt\[276] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:miso_to_dp\[277] = \SDCard:SPI0:Net_244\[278]
Removing Lhs of wire \SDCard:SPI0:Net_244\[278] = \SDCard:Net_16\[371]
Removing Rhs of wire \SDCard:Net_10\[282] = \SDCard:SPI0:BSPIM:mosi_fin\[283]
Removing Rhs of wire \SDCard:Net_10\[282] = \SDCard:SPI0:BSPIM:mosi_cpha_0\[284]
Removing Rhs of wire \SDCard:SPI0:BSPIM:tx_status_1\[305] = \SDCard:SPI0:BSPIM:dpMOSI_fifo_empty\[306]
Removing Rhs of wire \SDCard:SPI0:BSPIM:tx_status_2\[307] = \SDCard:SPI0:BSPIM:dpMOSI_fifo_not_full\[308]
Removing Lhs of wire \SDCard:SPI0:BSPIM:tx_status_3\[309] = \SDCard:SPI0:BSPIM:load_rx_data\[274]
Removing Rhs of wire \SDCard:SPI0:BSPIM:rx_status_4\[311] = \SDCard:SPI0:BSPIM:dpMISO_fifo_full\[312]
Removing Rhs of wire \SDCard:SPI0:BSPIM:rx_status_5\[313] = \SDCard:SPI0:BSPIM:dpMISO_fifo_not_empty\[314]
Removing Lhs of wire \SDCard:SPI0:BSPIM:tx_status_6\[316] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:tx_status_5\[317] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:rx_status_3\[318] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:rx_status_2\[319] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:rx_status_1\[320] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:rx_status_0\[321] = zero[23]
Removing Lhs of wire \SDCard:SPI0:Net_273\[331] = zero[23]
Removing Lhs of wire \SDCard:SPI0:Net_274\[372] = zero[23]
Removing Lhs of wire \SDCard:tmpOE__mosi0_net_0\[374] = one[73]
Removing Lhs of wire \SDCard:tmpOE__miso0_net_0\[381] = one[73]
Removing Lhs of wire \SDCard:tmpOE__sclk0_net_0\[387] = one[73]
Removing Lhs of wire \SDCard:tmpOE__SPI0_CS_net_0\[393] = one[73]
Removing Lhs of wire tmpOE__MIC_GND_net_0[399] = one[73]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[404] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[405] = \Timer_1:TimerUDB:status_tc\[114]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[406] = \Timer_1:TimerUDB:control_7\[92]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[407] = \Timer_1:TimerUDB:capt_fifo_load\[110]
Removing Lhs of wire \SDCard:SPI0:BSPIM:so_send_reg\\D\[408] = zero[23]
Removing Lhs of wire \SDCard:SPI0:BSPIM:mosi_reg\\D\[415] = \SDCard:SPI0:BSPIM:mosi_pre_reg\[298]
Removing Lhs of wire \SDCard:SPI0:BSPIM:dpcounter_one_reg\\D\[417] = \SDCard:SPI0:BSPIM:load_rx_data\[274]
Removing Lhs of wire \SDCard:SPI0:BSPIM:mosi_from_dp_reg\\D\[418] = \SDCard:SPI0:BSPIM:mosi_from_dp\[288]

------------------------------------------------------
Aliased 0 equations, 73 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SDCard:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SDCard:SPI0:BSPIM:load_rx_data\ <= ((not \SDCard:SPI0:BSPIM:count_4\ and not \SDCard:SPI0:BSPIM:count_3\ and not \SDCard:SPI0:BSPIM:count_2\ and not \SDCard:SPI0:BSPIM:count_1\ and \SDCard:SPI0:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \ADC_SAR_1:Net_188\[15] = \ADC_SAR_1:Net_376\[14]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[110] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[124] = \Timer_1:TimerUDB:control_7\[92]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj" -dcpsoc3 "Hummingbird Test.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.838ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Sunday, 26 February 2017 18:36:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test.cyprj -d CY8C5868AXI-LP035 Hummingbird Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SDCard:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SDCard_Clock_1'. Fanout=1, Signal=\SDCard:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SDCard:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SDCard_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SDCard_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MIC_GND(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIC_GND(0)__PA ,
            analog_term => \ADC_SAR_1:Net_126\ ,
            pad => MIC_GND(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIC_IN(0)__PA ,
            analog_term => Net_15 ,
            pad => MIC_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SDCard:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SDCard:SPI0_CS(0)\__PA ,
            pad => \SDCard:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SDCard:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SDCard:miso0(0)\__PA ,
            fb => \SDCard:Net_16\ ,
            pad => \SDCard:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SDCard:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SDCard:mosi0(0)\__PA ,
            input => \SDCard:Net_10\ ,
            pad => \SDCard:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SDCard:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SDCard:sclk0(0)\__PA ,
            input => \SDCard:Net_22\ ,
            pad => \SDCard:sclk0(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_82, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_82 (fanout=1)

    MacroCell: Name=\SDCard:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:Net_1\ * 
              \SDCard:SPI0:BSPIM:mosi_hs_reg\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:Net_1\ * 
              \SDCard:SPI0:BSPIM:mosi_hs_reg\
            + !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:Net_1\ * 
              \SDCard:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:Net_10\ (fanout=1)

    MacroCell: Name=\SDCard:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:Net_1\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:Net_1\
        );
        Output = \SDCard:Net_1\ (fanout=2)

    MacroCell: Name=\SDCard:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:Net_22\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:Net_22\ (fanout=2)

    MacroCell: Name=\SDCard:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:cnt_enable\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:cnt_enable\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:cnt_enable\
        );
        Output = \SDCard:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SDCard:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * \SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:ld_ident\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:ld_ident\
        );
        Output = \SDCard:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SDCard:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:load_cond\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:load_cond\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:load_cond\
            + \SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:load_cond\
        );
        Output = \SDCard:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SDCard:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_1\ * 
              \SDCard:SPI0:BSPIM:count_0\
        );
        Output = \SDCard:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * 
              \SDCard:SPI0:BSPIM:mosi_from_dp_reg\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\
            + !\SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:mosi_hs_reg\
            + !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_4\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_3\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_2\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_1\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              !\SDCard:SPI0:BSPIM:count_0\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_pre_reg\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_1\ * 
              \SDCard:SPI0:BSPIM:count_0\ * \SDCard:SPI0:BSPIM:mosi_pre_reg\
            + \SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:state_0\ * 
              \SDCard:SPI0:BSPIM:mosi_from_dp\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:ld_ident\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:ld_ident\
            + !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_0\
            + !\SDCard:SPI0:BSPIM:state_2\ * 
              !\SDCard:SPI0:BSPIM:mosi_pre_reg\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:mosi_from_dp\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\SDCard:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_1\ * 
              \SDCard:SPI0:BSPIM:count_0\ * \SDCard:SPI0:BSPIM:rx_status_4\
        );
        Output = \SDCard:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SDCard:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:tx_status_1\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * \SDCard:SPI0:BSPIM:count_1\ * 
              !\SDCard:SPI0:BSPIM:count_0\ * !\SDCard:SPI0:BSPIM:ld_ident\
        );
        Output = \SDCard:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SDCard:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              \SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:ld_ident\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * \SDCard:SPI0:BSPIM:count_2\ * 
              \SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:tx_status_1\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SDCard:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * \SDCard:SPI0:BSPIM:count_1\ * 
              !\SDCard:SPI0:BSPIM:count_0\ * !\SDCard:SPI0:BSPIM:ld_ident\
            + \SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              \SDCard:SPI0:BSPIM:count_2\ * \SDCard:SPI0:BSPIM:count_1\ * 
              !\SDCard:SPI0:BSPIM:count_0\ * !\SDCard:SPI0:BSPIM:tx_status_1\
        );
        Output = \SDCard:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SDCard:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SDCard:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SDCard:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SDCard:Net_19\ ,
            cs_addr_2 => \SDCard:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SDCard:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SDCard:SPI0:BSPIM:state_0\ ,
            route_si => \SDCard:Net_16\ ,
            f1_load => \SDCard:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SDCard:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SDCard:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SDCard:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SDCard:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SDCard:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SDCard:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SDCard:Net_19\ ,
            status_6 => \SDCard:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SDCard:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SDCard:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SDCard:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SDCard:Net_19\ ,
            status_4 => \SDCard:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SDCard:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SDCard:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SDCard:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SDCard:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SDCard:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SDCard:Net_19\ ,
            enable => \SDCard:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SDCard:SPI0:BSPIM:count_6\ ,
            count_5 => \SDCard:SPI0:BSPIM:count_5\ ,
            count_4 => \SDCard:SPI0:BSPIM:count_4\ ,
            count_3 => \SDCard:SPI0:BSPIM:count_3\ ,
            count_2 => \SDCard:SPI0:BSPIM:count_2\ ,
            count_1 => \SDCard:SPI0:BSPIM:count_1\ ,
            count_0 => \SDCard:SPI0:BSPIM:count_0\ ,
            tc => \SDCard:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_82 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   16 :   56 :   72 :  22.22%
UDB Macrocells                :   20 :  172 :  192 :  10.42%
UDB Unique Pterms             :   48 :  336 :  384 :  12.50%
UDB Total Pterms              :   55 :      :      : 
UDB Datapath Cells            :    4 :   20 :   24 :  16.67%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
            StatusI Registers :    3 
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    1 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.745ms
Tech mapping phase: Elapsed time ==> 0s.885ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : MIC_GND(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : MIC_IN(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \SDCard:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(6)][IoId=(6)] : \SDCard:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SDCard:mosi0(0)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \SDCard:sclk0(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : MIC_GND(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : MIC_IN(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)] : \SDCard:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(6)][IoId=(6)] : \SDCard:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SDCard:mosi0(0)\ (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \SDCard:sclk0(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\

Analog Placement phase: Elapsed time ==> 1s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vminus
    agl4_x_sar_0_vminus
    agl4
    agl4_x_p4_0
    p4_0
  }
  Net: Net_15 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p4_1
    p4_1
  }
  Net: \ADC_SAR_1:Net_215\ {
  }
  Net: \ADC_SAR_1:Net_248\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: \ADC_SAR_1:Net_257\ {
  }
}
Map of item to net {
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  agl4_x_sar_0_vminus                              -> \ADC_SAR_1:Net_126\
  agl4                                             -> \ADC_SAR_1:Net_126\
  agl4_x_p4_0                                      -> \ADC_SAR_1:Net_126\
  p4_0                                             -> \ADC_SAR_1:Net_126\
  sar_0_vplus                                      -> Net_15
  agl5_x_sar_0_vplus                               -> Net_15
  agl5                                             -> Net_15
  agl5_x_p4_1                                      -> Net_15
  p4_1                                             -> Net_15
  common_vref_1024                                 -> \ADC_SAR_1:Net_248\
  sar_0_vref_1024                                  -> \ADC_SAR_1:Net_248\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_1:Net_248\
  sar_0_vref                                       -> \ADC_SAR_1:Net_248\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.448ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.50
                   Pterms :            6.25
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 158, final cost is 158 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       6.71 :       2.86
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_1\ * 
              \SDCard:SPI0:BSPIM:count_0\ * \SDCard:SPI0:BSPIM:rx_status_4\
        );
        Output = \SDCard:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_1\ * 
              \SDCard:SPI0:BSPIM:count_0\
        );
        Output = \SDCard:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:load_cond\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:load_cond\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:load_cond\
            + \SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:load_cond\
        );
        Output = \SDCard:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SDCard:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SDCard:Net_19\ ,
        cs_addr_2 => \SDCard:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \SDCard:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \SDCard:SPI0:BSPIM:state_0\ ,
        route_si => \SDCard:Net_16\ ,
        f1_load => \SDCard:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \SDCard:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SDCard:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SDCard:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SDCard:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SDCard:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SDCard:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SDCard:Net_19\ ,
        status_6 => \SDCard:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \SDCard:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \SDCard:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              \SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:ld_ident\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * \SDCard:SPI0:BSPIM:count_2\ * 
              \SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:tx_status_1\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SDCard:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:ld_ident\
            + !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_0\
            + !\SDCard:SPI0:BSPIM:state_2\ * 
              !\SDCard:SPI0:BSPIM:mosi_pre_reg\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:mosi_from_dp\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:Net_22\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:Net_22\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:state_0\
        );
        Output = \SDCard:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SDCard:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SDCard:Net_19\ ,
        status_4 => \SDCard:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \SDCard:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \SDCard:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \SDCard:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \SDCard:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * 
              \SDCard:SPI0:BSPIM:mosi_from_dp_reg\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\
            + !\SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:mosi_hs_reg\
            + !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:Net_10\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:Net_1\ * 
              \SDCard:SPI0:BSPIM:mosi_hs_reg\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:Net_1\ * 
              \SDCard:SPI0:BSPIM:mosi_hs_reg\
            + !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:Net_1\ * 
              \SDCard:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SDCard:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:cnt_enable\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:cnt_enable\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:cnt_enable\
        );
        Output = \SDCard:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:Net_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:Net_1\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:Net_1\
        );
        Output = \SDCard:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SDCard:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \SDCard:Net_19\ ,
        enable => \SDCard:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \SDCard:SPI0:BSPIM:count_6\ ,
        count_5 => \SDCard:SPI0:BSPIM:count_5\ ,
        count_4 => \SDCard:SPI0:BSPIM:count_4\ ,
        count_3 => \SDCard:SPI0:BSPIM:count_3\ ,
        count_2 => \SDCard:SPI0:BSPIM:count_2\ ,
        count_1 => \SDCard:SPI0:BSPIM:count_1\ ,
        count_0 => \SDCard:SPI0:BSPIM:count_0\ ,
        tc => \SDCard:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_4\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_3\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_2\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              \SDCard:SPI0:BSPIM:count_1\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_from_dp\ * 
              !\SDCard:SPI0:BSPIM:count_0\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * \SDCard:SPI0:BSPIM:mosi_pre_reg\
            + \SDCard:SPI0:BSPIM:state_1\ * !\SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * !\SDCard:SPI0:BSPIM:count_1\ * 
              \SDCard:SPI0:BSPIM:count_0\ * \SDCard:SPI0:BSPIM:mosi_pre_reg\
            + \SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:state_0\ * 
              \SDCard:SPI0:BSPIM:mosi_from_dp\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * !\SDCard:SPI0:BSPIM:count_0\ * 
              !\SDCard:SPI0:BSPIM:ld_ident\
        );
        Output = \SDCard:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + \SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * \SDCard:SPI0:BSPIM:count_1\ * 
              !\SDCard:SPI0:BSPIM:count_0\ * !\SDCard:SPI0:BSPIM:ld_ident\
            + \SDCard:SPI0:BSPIM:state_1\ * \SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              \SDCard:SPI0:BSPIM:count_2\ * \SDCard:SPI0:BSPIM:count_1\ * 
              !\SDCard:SPI0:BSPIM:count_0\ * !\SDCard:SPI0:BSPIM:tx_status_1\
        );
        Output = \SDCard:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:state_0\
            + !\SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              \SDCard:SPI0:BSPIM:tx_status_1\
            + !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_0\ * 
              !\SDCard:SPI0:BSPIM:count_4\ * !\SDCard:SPI0:BSPIM:count_3\ * 
              !\SDCard:SPI0:BSPIM:count_2\ * \SDCard:SPI0:BSPIM:count_1\ * 
              !\SDCard:SPI0:BSPIM:count_0\ * !\SDCard:SPI0:BSPIM:ld_ident\
        );
        Output = \SDCard:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SDCard:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:SPI0:BSPIM:state_2\ * \SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:count_4\ * 
              !\SDCard:SPI0:BSPIM:count_3\ * !\SDCard:SPI0:BSPIM:count_2\ * 
              !\SDCard:SPI0:BSPIM:count_1\ * \SDCard:SPI0:BSPIM:count_0\ * 
              \SDCard:SPI0:BSPIM:ld_ident\
            + \SDCard:SPI0:BSPIM:state_2\ * !\SDCard:SPI0:BSPIM:state_1\ * 
              !\SDCard:SPI0:BSPIM:state_0\ * !\SDCard:SPI0:BSPIM:ld_ident\
        );
        Output = \SDCard:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_82, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_82 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_82 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = \SDCard:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SDCard:mosi0(0)\__PA ,
        input => \SDCard:Net_10\ ,
        pad => \SDCard:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SDCard:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SDCard:SPI0_CS(0)\__PA ,
        pad => \SDCard:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = MIC_GND(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIC_GND(0)__PA ,
        analog_term => \ADC_SAR_1:Net_126\ ,
        pad => MIC_GND(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MIC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIC_IN(0)__PA ,
        analog_term => Net_15 ,
        pad => MIC_IN(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SDCard:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SDCard:sclk0(0)\__PA ,
        input => \SDCard:Net_22\ ,
        pad => \SDCard:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SDCard:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SDCard:miso0(0)\__PA ,
        fb => \SDCard:Net_16\ ,
        pad => \SDCard:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SDCard:Net_19\ ,
            dclk_0 => \SDCard:Net_19_local\ ,
            dclk_glb_1 => \ADC_SAR_1:Net_376\ ,
            dclk_1 => \ADC_SAR_1:Net_376_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: 
    SAR Block @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_15 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_257\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_32 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_29 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+----------------------------
   0 |   6 |     * |      NONE |         CMOS_OUT |   \SDCard:mosi0(0)\ | In(\SDCard:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT | \SDCard:SPI0_CS(0)\ | 
-----+-----+-------+-----------+------------------+---------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------+----------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |          MIC_GND(0) | Analog(\ADC_SAR_1:Net_126\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           MIC_IN(0) | Analog(Net_15)
-----+-----+-------+-----------+------------------+---------------------+----------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |   \SDCard:sclk0(0)\ | In(\SDCard:Net_22\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   \SDCard:miso0(0)\ | FB(\SDCard:Net_16\)
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.565ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.917ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Hummingbird Test_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\jason\Documents\PSoC Creator\Hummingbird Test\Hummingbird Test.cydsn\Hummingbird Test_timing.html)
Timing report is in Hummingbird Test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.176ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.263ms
API generation phase: Elapsed time ==> 1s.101ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.002ms
