
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cafc  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b8  0800ccc0  0800ccc0  0000dcc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d278  0800d278  0000f260  2**0
                  CONTENTS
  4 .ARM          00000008  0800d278  0800d278  0000e278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d280  0800d280  0000f260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d280  0800d280  0000e280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d284  0800d284  0000e284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  0800d288  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001358  20000260  0800d4e8  0000f260  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015b8  0800d4e8  0000f5b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f260  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f7c2  00000000  00000000  0000f290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047e6  00000000  00000000  0002ea52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001be8  00000000  00000000  00033238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000158f  00000000  00000000  00034e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002faa8  00000000  00000000  000363af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022eeb  00000000  00000000  00065e57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011c6ba  00000000  00000000  00088d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a53fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087e8  00000000  00000000  001a5440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001adc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000260 	.word	0x20000260
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800cca4 	.word	0x0800cca4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000264 	.word	0x20000264
 80001fc:	0800cca4 	.word	0x0800cca4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a0 	b.w	8001010 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	460c      	mov	r4, r1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d14e      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d60:	4694      	mov	ip, r2
 8000d62:	458c      	cmp	ip, r1
 8000d64:	4686      	mov	lr, r0
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	d962      	bls.n	8000e32 <__udivmoddi4+0xde>
 8000d6c:	b14a      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	4091      	lsls	r1, r2
 8000d74:	fa20 f303 	lsr.w	r3, r0, r3
 8000d78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f f68c 	uxth.w	r6, ip
 8000d8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb07 1114 	mls	r1, r7, r4, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb04 f106 	mul.w	r1, r4, r6
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000daa:	f080 8112 	bcs.w	8000fd2 <__udivmoddi4+0x27e>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 810f 	bls.w	8000fd2 <__udivmoddi4+0x27e>
 8000db4:	3c02      	subs	r4, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a59      	subs	r1, r3, r1
 8000dba:	fa1f f38e 	uxth.w	r3, lr
 8000dbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb00 f606 	mul.w	r6, r0, r6
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x94>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dda:	f080 80fc 	bcs.w	8000fd6 <__udivmoddi4+0x282>
 8000dde:	429e      	cmp	r6, r3
 8000de0:	f240 80f9 	bls.w	8000fd6 <__udivmoddi4+0x282>
 8000de4:	4463      	add	r3, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa6>
 8000df2:	40d3      	lsrs	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xba>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb4>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x150>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xcc>
 8000e1a:	4290      	cmp	r0, r2
 8000e1c:	f0c0 80f0 	bcc.w	8001000 <__udivmoddi4+0x2ac>
 8000e20:	1a86      	subs	r6, r0, r2
 8000e22:	eb64 0303 	sbc.w	r3, r4, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d0e6      	beq.n	8000dfa <__udivmoddi4+0xa6>
 8000e2c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e30:	e7e3      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	f040 8090 	bne.w	8000f58 <__udivmoddi4+0x204>
 8000e38:	eba1 040c 	sub.w	r4, r1, ip
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa1f f78c 	uxth.w	r7, ip
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb07 f006 	mul.w	r0, r7, r6
 8000e5a:	4298      	cmp	r0, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x11c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x11a>
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	f200 80cd 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e6e:	4626      	mov	r6, r4
 8000e70:	1a1c      	subs	r4, r3, r0
 8000e72:	fa1f f38e 	uxth.w	r3, lr
 8000e76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e82:	fb00 f707 	mul.w	r7, r0, r7
 8000e86:	429f      	cmp	r7, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x148>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x146>
 8000e94:	429f      	cmp	r7, r3
 8000e96:	f200 80b0 	bhi.w	8000ffa <__udivmoddi4+0x2a6>
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	1bdb      	subs	r3, r3, r7
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x9c>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb4:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb8:	ea43 030c 	orr.w	r3, r3, ip
 8000ebc:	40f4      	lsrs	r4, r6
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	0c38      	lsrs	r0, r7, #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ecc:	fa1f fc87 	uxth.w	ip, r7
 8000ed0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb0e f90c 	mul.w	r9, lr, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d90a      	bls.n	8000efa <__udivmoddi4+0x1a6>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eea:	f080 8084 	bcs.w	8000ff6 <__udivmoddi4+0x2a2>
 8000eee:	45a1      	cmp	r9, r4
 8000ef0:	f240 8081 	bls.w	8000ff6 <__udivmoddi4+0x2a2>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	eba4 0409 	sub.w	r4, r4, r9
 8000efe:	fa1f f983 	uxth.w	r9, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1d2>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	d267      	bcs.n	8000fee <__udivmoddi4+0x29a>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d965      	bls.n	8000fee <__udivmoddi4+0x29a>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f2e:	eba4 040c 	sub.w	r4, r4, ip
 8000f32:	429c      	cmp	r4, r3
 8000f34:	46ce      	mov	lr, r9
 8000f36:	469c      	mov	ip, r3
 8000f38:	d351      	bcc.n	8000fde <__udivmoddi4+0x28a>
 8000f3a:	d04e      	beq.n	8000fda <__udivmoddi4+0x286>
 8000f3c:	b155      	cbz	r5, 8000f54 <__udivmoddi4+0x200>
 8000f3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f42:	eb64 040c 	sbc.w	r4, r4, ip
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	40cb      	lsrs	r3, r1
 8000f4c:	431e      	orrs	r6, r3
 8000f4e:	40cc      	lsrs	r4, r1
 8000f50:	e9c5 6400 	strd	r6, r4, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	e750      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f64:	fa24 f303 	lsr.w	r3, r4, r3
 8000f68:	4094      	lsls	r4, r2
 8000f6a:	430c      	orrs	r4, r1
 8000f6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f74:	fa1f f78c 	uxth.w	r7, ip
 8000f78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f80:	0c23      	lsrs	r3, r4, #16
 8000f82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f86:	fb00 f107 	mul.w	r1, r0, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0x24c>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f96:	d22c      	bcs.n	8000ff2 <__udivmoddi4+0x29e>
 8000f98:	4299      	cmp	r1, r3
 8000f9a:	d92a      	bls.n	8000ff2 <__udivmoddi4+0x29e>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b2a4      	uxth	r4, r4
 8000fa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb0:	fb01 f307 	mul.w	r3, r1, r7
 8000fb4:	42a3      	cmp	r3, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x276>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc0:	d213      	bcs.n	8000fea <__udivmoddi4+0x296>
 8000fc2:	42a3      	cmp	r3, r4
 8000fc4:	d911      	bls.n	8000fea <__udivmoddi4+0x296>
 8000fc6:	3902      	subs	r1, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	1ae4      	subs	r4, r4, r3
 8000fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd0:	e739      	b.n	8000e46 <__udivmoddi4+0xf2>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	e6f0      	b.n	8000db8 <__udivmoddi4+0x64>
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	e706      	b.n	8000de8 <__udivmoddi4+0x94>
 8000fda:	45c8      	cmp	r8, r9
 8000fdc:	d2ae      	bcs.n	8000f3c <__udivmoddi4+0x1e8>
 8000fde:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7a8      	b.n	8000f3c <__udivmoddi4+0x1e8>
 8000fea:	4631      	mov	r1, r6
 8000fec:	e7ed      	b.n	8000fca <__udivmoddi4+0x276>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	e799      	b.n	8000f26 <__udivmoddi4+0x1d2>
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	e7d4      	b.n	8000fa0 <__udivmoddi4+0x24c>
 8000ff6:	46d6      	mov	lr, sl
 8000ff8:	e77f      	b.n	8000efa <__udivmoddi4+0x1a6>
 8000ffa:	4463      	add	r3, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e74d      	b.n	8000e9c <__udivmoddi4+0x148>
 8001000:	4606      	mov	r6, r0
 8001002:	4623      	mov	r3, r4
 8001004:	4608      	mov	r0, r1
 8001006:	e70f      	b.n	8000e28 <__udivmoddi4+0xd4>
 8001008:	3e02      	subs	r6, #2
 800100a:	4463      	add	r3, ip
 800100c:	e730      	b.n	8000e70 <__udivmoddi4+0x11c>
 800100e:	bf00      	nop

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	4a07      	ldr	r2, [pc, #28]	@ (8001040 <vApplicationGetIdleTaskMemory+0x2c>)
 8001024:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	4a06      	ldr	r2, [pc, #24]	@ (8001044 <vApplicationGetIdleTaskMemory+0x30>)
 800102a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2280      	movs	r2, #128	@ 0x80
 8001030:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	2000027c 	.word	0x2000027c
 8001044:	200002d0 	.word	0x200002d0

08001048 <HAL_GPIO_EXTI_Callback>:
void showPressure(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	80fb      	strh	r3, [r7, #6]
//		currentSensor = (currentSensor + 1) % 4;
        changeMode = true; // Cycle through 4 sensors
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <HAL_GPIO_EXTI_Callback+0x48>)
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
        LEDState = !LEDState;
 8001058:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <HAL_GPIO_EXTI_Callback+0x4c>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	bf14      	ite	ne
 8001060:	2301      	movne	r3, #1
 8001062:	2300      	moveq	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	f083 0301 	eor.w	r3, r3, #1
 800106a:	b2db      	uxtb	r3, r3
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001074:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, LEDState);
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	461a      	mov	r2, r3
 800107c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001080:	4805      	ldr	r0, [pc, #20]	@ (8001098 <HAL_GPIO_EXTI_Callback+0x50>)
 8001082:	f001 ff5d 	bl	8002f40 <HAL_GPIO_WritePin>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200005c5 	.word	0x200005c5
 8001094:	20000000 	.word	0x20000000
 8001098:	48000400 	.word	0x48000400

0800109c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800109c:	b5b0      	push	{r4, r5, r7, lr}
 800109e:	b096      	sub	sp, #88	@ 0x58
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a2:	f001 faf3 	bl	800268c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a6:	f000 f84d 	bl	8001144 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010aa:	f000 f91d 	bl	80012e8 <MX_GPIO_Init>
  MX_I2C2_Init();
 80010ae:	f000 f88f 	bl	80011d0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80010b2:	f000 f8cd 	bl	8001250 <MX_USART1_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of changeMode */
  osThreadDef(changeMode, changeModeTask, osPriorityNormal, 0, 128);
 80010b6:	4b1d      	ldr	r3, [pc, #116]	@ (800112c <main+0x90>)
 80010b8:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80010bc:	461d      	mov	r5, r3
 80010be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  changeModeHandle = osThreadCreate(osThread(changeMode), NULL);
 80010ca:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010ce:	2100      	movs	r1, #0
 80010d0:	4618      	mov	r0, r3
 80010d2:	f006 f840 	bl	8007156 <osThreadCreate>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4a15      	ldr	r2, [pc, #84]	@ (8001130 <main+0x94>)
 80010da:	6013      	str	r3, [r2, #0]

  /* definition and creation of readSensorData */
  osThreadDef(readSensorData, readSensorDataTask, osPriorityNormal, 0, 128);
 80010dc:	4b15      	ldr	r3, [pc, #84]	@ (8001134 <main+0x98>)
 80010de:	f107 0420 	add.w	r4, r7, #32
 80010e2:	461d      	mov	r5, r3
 80010e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readSensorDataHandle = osThreadCreate(osThread(readSensorData), NULL);
 80010f0:	f107 0320 	add.w	r3, r7, #32
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f006 f82d 	bl	8007156 <osThreadCreate>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001138 <main+0x9c>)
 8001100:	6013      	str	r3, [r2, #0]

  /* definition and creation of outputData */
  osThreadDef(outputData, outputDataTask, osPriorityIdle, 0, 128);
 8001102:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <main+0xa0>)
 8001104:	1d3c      	adds	r4, r7, #4
 8001106:	461d      	mov	r5, r3
 8001108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800110c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001110:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  outputDataHandle = osThreadCreate(osThread(outputData), NULL);
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f006 f81c 	bl	8007156 <osThreadCreate>
 800111e:	4603      	mov	r3, r0
 8001120:	4a07      	ldr	r2, [pc, #28]	@ (8001140 <main+0xa4>)
 8001122:	6013      	str	r3, [r2, #0]
//  /* USER CODE BEGIN RTOS_THREADS */
////  /* add threads, ... */
//  /* USER CODE END RTOS_THREADS */
//
//  /* Start scheduler */
  osKernelStart();
 8001124:	f006 f810 	bl	8007148 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <main+0x8c>
 800112c:	0800cccc 	.word	0x0800cccc
 8001130:	200005b8 	.word	0x200005b8
 8001134:	0800ccf8 	.word	0x0800ccf8
 8001138:	200005bc 	.word	0x200005bc
 800113c:	0800cd20 	.word	0x0800cd20
 8001140:	200005c0 	.word	0x200005c0

08001144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b096      	sub	sp, #88	@ 0x58
 8001148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	2244      	movs	r2, #68	@ 0x44
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f008 f9cf 	bl	80094f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001158:	463b      	mov	r3, r7
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001166:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800116a:	f002 fd8b 	bl	8003c84 <HAL_PWREx_ControlVoltageScaling>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001174:	f000 fa0a 	bl	800158c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001178:	2310      	movs	r3, #16
 800117a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800117c:	2301      	movs	r3, #1
 800117e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001184:	2360      	movs	r3, #96	@ 0x60
 8001186:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001188:	2300      	movs	r3, #0
 800118a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	4618      	mov	r0, r3
 8001192:	f002 fe1b 	bl	8003dcc <HAL_RCC_OscConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800119c:	f000 f9f6 	bl	800158c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a0:	230f      	movs	r3, #15
 80011a2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011b4:	463b      	mov	r3, r7
 80011b6:	2100      	movs	r1, #0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f003 fa21 	bl	8004600 <HAL_RCC_ClockConfig>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011c4:	f000 f9e2 	bl	800158c <Error_Handler>
  }
}
 80011c8:	bf00      	nop
 80011ca:	3758      	adds	r7, #88	@ 0x58
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001248 <MX_I2C2_Init+0x78>)
 80011d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00100D14;
 80011da:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011dc:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <MX_I2C2_Init+0x7c>)
 80011de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80011e0:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e6:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ec:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <MX_I2C2_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <MX_I2C2_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <MX_I2C2_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800120a:	480e      	ldr	r0, [pc, #56]	@ (8001244 <MX_I2C2_Init+0x74>)
 800120c:	f001 fec8 	bl	8002fa0 <HAL_I2C_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001216:	f000 f9b9 	bl	800158c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800121a:	2100      	movs	r1, #0
 800121c:	4809      	ldr	r0, [pc, #36]	@ (8001244 <MX_I2C2_Init+0x74>)
 800121e:	f002 fc79 	bl	8003b14 <HAL_I2CEx_ConfigAnalogFilter>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001228:	f000 f9b0 	bl	800158c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800122c:	2100      	movs	r1, #0
 800122e:	4805      	ldr	r0, [pc, #20]	@ (8001244 <MX_I2C2_Init+0x74>)
 8001230:	f002 fcbb 	bl	8003baa <HAL_I2CEx_ConfigDigitalFilter>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800123a:	f000 f9a7 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200004d0 	.word	0x200004d0
 8001248:	40005800 	.word	0x40005800
 800124c:	00100d14 	.word	0x00100d14

08001250 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001254:	4b22      	ldr	r3, [pc, #136]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001256:	4a23      	ldr	r2, [pc, #140]	@ (80012e4 <MX_USART1_UART_Init+0x94>)
 8001258:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800125a:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 800125c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001260:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001262:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800126e:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001274:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001276:	220c      	movs	r2, #12
 8001278:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800127a:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001286:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001288:	2200      	movs	r2, #0
 800128a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 800128e:	2200      	movs	r2, #0
 8001290:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 8001294:	2200      	movs	r2, #0
 8001296:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001298:	4811      	ldr	r0, [pc, #68]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 800129a:	f004 fc7f 	bl	8005b9c <HAL_UART_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80012a4:	f000 f972 	bl	800158c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012a8:	2100      	movs	r1, #0
 80012aa:	480d      	ldr	r0, [pc, #52]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 80012ac:	f005 fe69 	bl	8006f82 <HAL_UARTEx_SetTxFifoThreshold>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012b6:	f000 f969 	bl	800158c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ba:	2100      	movs	r1, #0
 80012bc:	4808      	ldr	r0, [pc, #32]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 80012be:	f005 fe9e 	bl	8006ffe <HAL_UARTEx_SetRxFifoThreshold>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012c8:	f000 f960 	bl	800158c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <MX_USART1_UART_Init+0x90>)
 80012ce:	f005 fe1f 	bl	8006f10 <HAL_UARTEx_DisableFifoMode>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012d8:	f000 f958 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000524 	.word	0x20000524
 80012e4:	40013800 	.word	0x40013800

080012e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	4b23      	ldr	r3, [pc, #140]	@ (800138c <MX_GPIO_Init+0xa4>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a22      	ldr	r2, [pc, #136]	@ (800138c <MX_GPIO_Init+0xa4>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b20      	ldr	r3, [pc, #128]	@ (800138c <MX_GPIO_Init+0xa4>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001316:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <MX_GPIO_Init+0xa4>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	4a1c      	ldr	r2, [pc, #112]	@ (800138c <MX_GPIO_Init+0xa4>)
 800131c:	f043 0302 	orr.w	r3, r3, #2
 8001320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <MX_GPIO_Init+0xa4>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001334:	4816      	ldr	r0, [pc, #88]	@ (8001390 <MX_GPIO_Init+0xa8>)
 8001336:	f001 fe03 	bl	8002f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : btn_Pin */
  GPIO_InitStruct.Pin = btn_Pin;
 800133a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800133e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001340:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001344:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	4619      	mov	r1, r3
 8001350:	4810      	ldr	r0, [pc, #64]	@ (8001394 <MX_GPIO_Init+0xac>)
 8001352:	f001 fb71 	bl	8002a38 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 8001356:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800135a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	4619      	mov	r1, r3
 800136e:	4808      	ldr	r0, [pc, #32]	@ (8001390 <MX_GPIO_Init+0xa8>)
 8001370:	f001 fb62 	bl	8002a38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001374:	2200      	movs	r2, #0
 8001376:	2105      	movs	r1, #5
 8001378:	2028      	movs	r0, #40	@ 0x28
 800137a:	f001 fa77 	bl	800286c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800137e:	2028      	movs	r0, #40	@ 0x28
 8001380:	f001 fa90 	bl	80028a4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001384:	bf00      	nop
 8001386:	3720      	adds	r7, #32
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40021000 	.word	0x40021000
 8001390:	48000400 	.word	0x48000400
 8001394:	48000800 	.word	0x48000800

08001398 <changeModeTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_changeModeTask */
void changeModeTask(void const * argument)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 80013a0:	2064      	movs	r0, #100	@ 0x64
 80013a2:	f005 ff24 	bl	80071ee <osDelay>
    if(changeMode==true){
 80013a6:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <changeModeTask+0x38>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f8      	beq.n	80013a0 <changeModeTask+0x8>
    	currentSensor = (currentSensor+1)%4;
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <changeModeTask+0x3c>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	3301      	adds	r3, #1
 80013b4:	425a      	negs	r2, r3
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	f002 0203 	and.w	r2, r2, #3
 80013be:	bf58      	it	pl
 80013c0:	4253      	negpl	r3, r2
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	4b03      	ldr	r3, [pc, #12]	@ (80013d4 <changeModeTask+0x3c>)
 80013c6:	701a      	strb	r2, [r3, #0]
    	changeMode = false;
 80013c8:	4b01      	ldr	r3, [pc, #4]	@ (80013d0 <changeModeTask+0x38>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
    osDelay(100);
 80013ce:	e7e7      	b.n	80013a0 <changeModeTask+0x8>
 80013d0:	200005c5 	.word	0x200005c5
 80013d4:	200005c4 	.word	0x200005c4

080013d8 <readSensorDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorDataTask */
void readSensorDataTask(void const * argument)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorDataTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 80013e0:	2064      	movs	r0, #100	@ 0x64
 80013e2:	f005 ff04 	bl	80071ee <osDelay>

	switch (currentSensor) {
 80013e6:	4b25      	ldr	r3, [pc, #148]	@ (800147c <readSensorDataTask+0xa4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d8f8      	bhi.n	80013e0 <readSensorDataTask+0x8>
 80013ee:	a201      	add	r2, pc, #4	@ (adr r2, 80013f4 <readSensorDataTask+0x1c>)
 80013f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f4:	08001405 	.word	0x08001405
 80013f8:	08001429 	.word	0x08001429
 80013fc:	0800144d 	.word	0x0800144d
 8001400:	08001463 	.word	0x08001463
				  case 0:
					  if(BSP_TSENSOR_Init() != TSENSOR_OK)Error_Handler();
 8001404:	f000 fae0 	bl	80019c8 <BSP_TSENSOR_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <readSensorDataTask+0x3a>
 800140e:	f000 f8bd 	bl	800158c <Error_Handler>
					  temp = (int)  BSP_TSENSOR_ReadTemp();
 8001412:	f000 faf5 	bl	8001a00 <BSP_TSENSOR_ReadTemp>
 8001416:	eef0 7a40 	vmov.f32	s15, s0
 800141a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800141e:	ee17 2a90 	vmov	r2, s15
 8001422:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <readSensorDataTask+0xa8>)
 8001424:	601a      	str	r2, [r3, #0]
					  break;
 8001426:	e028      	b.n	800147a <readSensorDataTask+0xa2>

				  case 1:
					  if(BSP_PSENSOR_Init() != PSENSOR_OK)Error_Handler();
 8001428:	f000 faa0 	bl	800196c <BSP_PSENSOR_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <readSensorDataTask+0x5e>
 8001432:	f000 f8ab 	bl	800158c <Error_Handler>
					  pressure = (int) BSP_PSENSOR_ReadPressure();
 8001436:	f000 fab9 	bl	80019ac <BSP_PSENSOR_ReadPressure>
 800143a:	eef0 7a40 	vmov.f32	s15, s0
 800143e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001442:	ee17 2a90 	vmov	r2, s15
 8001446:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <readSensorDataTask+0xac>)
 8001448:	601a      	str	r2, [r3, #0]
					  break;
 800144a:	e016      	b.n	800147a <readSensorDataTask+0xa2>
				  case 2:
					  if(BSP_MAGNETO_Init() != MAGNETO_OK)Error_Handler();
 800144c:	f000 fa4a 	bl	80018e4 <BSP_MAGNETO_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <readSensorDataTask+0x82>
 8001456:	f000 f899 	bl	800158c <Error_Handler>
					  BSP_MAGNETO_GetXYZ(mag);
 800145a:	480b      	ldr	r0, [pc, #44]	@ (8001488 <readSensorDataTask+0xb0>)
 800145c:	f000 fa6e 	bl	800193c <BSP_MAGNETO_GetXYZ>
					  break;
 8001460:	e00b      	b.n	800147a <readSensorDataTask+0xa2>
				  case 3:
					  if(BSP_ACCELERO_Init() != ACCELERO_OK)Error_Handler();
 8001462:	f000 f9e9 	bl	8001838 <BSP_ACCELERO_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <readSensorDataTask+0x98>
 800146c:	f000 f88e 	bl	800158c <Error_Handler>
					  BSP_ACCELERO_AccGetXYZ(acc);
 8001470:	4806      	ldr	r0, [pc, #24]	@ (800148c <readSensorDataTask+0xb4>)
 8001472:	f000 fa1f 	bl	80018b4 <BSP_ACCELERO_AccGetXYZ>
					  break;
 8001476:	bf00      	nop
 8001478:	e7b2      	b.n	80013e0 <readSensorDataTask+0x8>
    osDelay(100);
 800147a:	e7b1      	b.n	80013e0 <readSensorDataTask+0x8>
 800147c:	200005c4 	.word	0x200005c4
 8001480:	20000690 	.word	0x20000690
 8001484:	20000694 	.word	0x20000694
 8001488:	20000698 	.word	0x20000698
 800148c:	200006a0 	.word	0x200006a0

08001490 <outputDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_outputDataTask */
void outputDataTask(void const * argument)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af02      	add	r7, sp, #8
 8001496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN outputDataTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8001498:	2064      	movs	r0, #100	@ 0x64
 800149a:	f005 fea8 	bl	80071ee <osDelay>
    switch (currentSensor) {
 800149e:	4b27      	ldr	r3, [pc, #156]	@ (800153c <outputDataTask+0xac>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b03      	cmp	r3, #3
 80014a4:	d83e      	bhi.n	8001524 <outputDataTask+0x94>
 80014a6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ac <outputDataTask+0x1c>)
 80014a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ac:	080014bd 	.word	0x080014bd
 80014b0:	080014cd 	.word	0x080014cd
 80014b4:	080014dd 	.word	0x080014dd
 80014b8:	08001501 	.word	0x08001501
				  case 0:
					  sprintf(output, "Temperature: %.2d %\r\n", temp);
 80014bc:	4b20      	ldr	r3, [pc, #128]	@ (8001540 <outputDataTask+0xb0>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	4920      	ldr	r1, [pc, #128]	@ (8001544 <outputDataTask+0xb4>)
 80014c4:	4820      	ldr	r0, [pc, #128]	@ (8001548 <outputDataTask+0xb8>)
 80014c6:	f007 ffb3 	bl	8009430 <siprintf>
					  break;
 80014ca:	e02b      	b.n	8001524 <outputDataTask+0x94>
				  case 1:
					  sprintf(output, "Pressure: %.2d %\r\n", pressure);
 80014cc:	4b1f      	ldr	r3, [pc, #124]	@ (800154c <outputDataTask+0xbc>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	491f      	ldr	r1, [pc, #124]	@ (8001550 <outputDataTask+0xc0>)
 80014d4:	481c      	ldr	r0, [pc, #112]	@ (8001548 <outputDataTask+0xb8>)
 80014d6:	f007 ffab 	bl	8009430 <siprintf>
					  break;
 80014da:	e023      	b.n	8001524 <outputDataTask+0x94>
				  case 2:
					  sprintf(output, "Magnetometer: X=%d Y=%d Z=%d\r\n",(int) mag[0], (int) mag[1], (int) mag[2]);
 80014dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001554 <outputDataTask+0xc4>)
 80014de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <outputDataTask+0xc4>)
 80014e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014ea:	4619      	mov	r1, r3
 80014ec:	4b19      	ldr	r3, [pc, #100]	@ (8001554 <outputDataTask+0xc4>)
 80014ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	460b      	mov	r3, r1
 80014f6:	4918      	ldr	r1, [pc, #96]	@ (8001558 <outputDataTask+0xc8>)
 80014f8:	4813      	ldr	r0, [pc, #76]	@ (8001548 <outputDataTask+0xb8>)
 80014fa:	f007 ff99 	bl	8009430 <siprintf>
					  break;
 80014fe:	e011      	b.n	8001524 <outputDataTask+0x94>
				  case 3:
					  sprintf(output, "Accelerator: X=%d Y=%d Z=%d\r\n", (int) acc[0], (int) acc[1], (int) acc[2]);
 8001500:	4b16      	ldr	r3, [pc, #88]	@ (800155c <outputDataTask+0xcc>)
 8001502:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001506:	461a      	mov	r2, r3
 8001508:	4b14      	ldr	r3, [pc, #80]	@ (800155c <outputDataTask+0xcc>)
 800150a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800150e:	4619      	mov	r1, r3
 8001510:	4b12      	ldr	r3, [pc, #72]	@ (800155c <outputDataTask+0xcc>)
 8001512:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	460b      	mov	r3, r1
 800151a:	4911      	ldr	r1, [pc, #68]	@ (8001560 <outputDataTask+0xd0>)
 800151c:	480a      	ldr	r0, [pc, #40]	@ (8001548 <outputDataTask+0xb8>)
 800151e:	f007 ff87 	bl	8009430 <siprintf>
					  break;
 8001522:	bf00      	nop
	}
    HAL_UART_Transmit(&huart1, (uint8_t*)output,  (uint16_t)strlen(output), HAL_MAX_DELAY);
 8001524:	4808      	ldr	r0, [pc, #32]	@ (8001548 <outputDataTask+0xb8>)
 8001526:	f7fe febb 	bl	80002a0 <strlen>
 800152a:	4603      	mov	r3, r0
 800152c:	b29a      	uxth	r2, r3
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	4905      	ldr	r1, [pc, #20]	@ (8001548 <outputDataTask+0xb8>)
 8001534:	480b      	ldr	r0, [pc, #44]	@ (8001564 <outputDataTask+0xd4>)
 8001536:	f004 fb81 	bl	8005c3c <HAL_UART_Transmit>
    osDelay(100);
 800153a:	e7ad      	b.n	8001498 <outputDataTask+0x8>
 800153c:	200005c4 	.word	0x200005c4
 8001540:	20000690 	.word	0x20000690
 8001544:	0800cda8 	.word	0x0800cda8
 8001548:	200005c8 	.word	0x200005c8
 800154c:	20000694 	.word	0x20000694
 8001550:	0800cdc0 	.word	0x0800cdc0
 8001554:	20000698 	.word	0x20000698
 8001558:	0800cd68 	.word	0x0800cd68
 800155c:	200006a0 	.word	0x200006a0
 8001560:	0800cd88 	.word	0x0800cd88
 8001564:	20000524 	.word	0x20000524

08001568 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a04      	ldr	r2, [pc, #16]	@ (8001588 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d101      	bne.n	800157e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800157a:	f001 f89f 	bl	80026bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40014800 	.word	0x40014800

0800158c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001590:	b672      	cpsid	i
}
 8001592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <Error_Handler+0x8>

08001598 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	@ 0x28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80015a0:	4b27      	ldr	r3, [pc, #156]	@ (8001640 <I2Cx_MspInit+0xa8>)
 80015a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a4:	4a26      	ldr	r2, [pc, #152]	@ (8001640 <I2Cx_MspInit+0xa8>)
 80015a6:	f043 0302 	orr.w	r3, r3, #2
 80015aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ac:	4b24      	ldr	r3, [pc, #144]	@ (8001640 <I2Cx_MspInit+0xa8>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80015b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015bc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80015be:	2312      	movs	r3, #18
 80015c0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80015ca:	2304      	movs	r3, #4
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	4619      	mov	r1, r3
 80015d4:	481b      	ldr	r0, [pc, #108]	@ (8001644 <I2Cx_MspInit+0xac>)
 80015d6:	f001 fa2f 	bl	8002a38 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4818      	ldr	r0, [pc, #96]	@ (8001644 <I2Cx_MspInit+0xac>)
 80015e2:	f001 fa29 	bl	8002a38 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80015e6:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <I2Cx_MspInit+0xa8>)
 80015e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <I2Cx_MspInit+0xa8>)
 80015ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80015f2:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <I2Cx_MspInit+0xa8>)
 80015f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <I2Cx_MspInit+0xa8>)
 8001600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001602:	4a0f      	ldr	r2, [pc, #60]	@ (8001640 <I2Cx_MspInit+0xa8>)
 8001604:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001608:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800160a:	4b0d      	ldr	r3, [pc, #52]	@ (8001640 <I2Cx_MspInit+0xa8>)
 800160c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800160e:	4a0c      	ldr	r2, [pc, #48]	@ (8001640 <I2Cx_MspInit+0xa8>)
 8001610:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001614:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	210f      	movs	r1, #15
 800161a:	2021      	movs	r0, #33	@ 0x21
 800161c:	f001 f926 	bl	800286c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001620:	2021      	movs	r0, #33	@ 0x21
 8001622:	f001 f93f 	bl	80028a4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	210f      	movs	r1, #15
 800162a:	2022      	movs	r0, #34	@ 0x22
 800162c:	f001 f91e 	bl	800286c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001630:	2022      	movs	r0, #34	@ 0x22
 8001632:	f001 f937 	bl	80028a4 <HAL_NVIC_EnableIRQ>
}
 8001636:	bf00      	nop
 8001638:	3728      	adds	r7, #40	@ 0x28
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40021000 	.word	0x40021000
 8001644:	48000400 	.word	0x48000400

08001648 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a12      	ldr	r2, [pc, #72]	@ (800169c <I2Cx_Init+0x54>)
 8001654:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a11      	ldr	r2, [pc, #68]	@ (80016a0 <I2Cx_Init+0x58>)
 800165a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2201      	movs	r2, #1
 8001666:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ff89 	bl	8001598 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f001 fc8a 	bl	8002fa0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800168c:	2100      	movs	r1, #0
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f002 fa40 	bl	8003b14 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40005800 	.word	0x40005800
 80016a0:	00702681 	.word	0x00702681

080016a4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	@ 0x28
 80016a8:	af04      	add	r7, sp, #16
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	4608      	mov	r0, r1
 80016ae:	4611      	mov	r1, r2
 80016b0:	461a      	mov	r2, r3
 80016b2:	4603      	mov	r3, r0
 80016b4:	72fb      	strb	r3, [r7, #11]
 80016b6:	460b      	mov	r3, r1
 80016b8:	813b      	strh	r3, [r7, #8]
 80016ba:	4613      	mov	r3, r2
 80016bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80016be:	2300      	movs	r3, #0
 80016c0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80016c2:	7afb      	ldrb	r3, [r7, #11]
 80016c4:	b299      	uxth	r1, r3
 80016c6:	88f8      	ldrh	r0, [r7, #6]
 80016c8:	893a      	ldrh	r2, [r7, #8]
 80016ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ce:	9302      	str	r3, [sp, #8]
 80016d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	4603      	mov	r3, r0
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f001 fe3e 	bl	800335c <HAL_I2C_Mem_Read>
 80016e0:	4603      	mov	r3, r0
 80016e2:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80016e4:	7dfb      	ldrb	r3, [r7, #23]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d004      	beq.n	80016f4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80016ea:	7afb      	ldrb	r3, [r7, #11]
 80016ec:	4619      	mov	r1, r3
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f000 f832 	bl	8001758 <I2Cx_Error>
  }
  return status;
 80016f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b08a      	sub	sp, #40	@ 0x28
 8001702:	af04      	add	r7, sp, #16
 8001704:	60f8      	str	r0, [r7, #12]
 8001706:	4608      	mov	r0, r1
 8001708:	4611      	mov	r1, r2
 800170a:	461a      	mov	r2, r3
 800170c:	4603      	mov	r3, r0
 800170e:	72fb      	strb	r3, [r7, #11]
 8001710:	460b      	mov	r3, r1
 8001712:	813b      	strh	r3, [r7, #8]
 8001714:	4613      	mov	r3, r2
 8001716:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800171c:	7afb      	ldrb	r3, [r7, #11]
 800171e:	b299      	uxth	r1, r3
 8001720:	88f8      	ldrh	r0, [r7, #6]
 8001722:	893a      	ldrh	r2, [r7, #8]
 8001724:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	6a3b      	ldr	r3, [r7, #32]
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	4603      	mov	r3, r0
 8001734:	68f8      	ldr	r0, [r7, #12]
 8001736:	f001 fcfd 	bl	8003134 <HAL_I2C_Mem_Write>
 800173a:	4603      	mov	r3, r0
 800173c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800173e:	7dfb      	ldrb	r3, [r7, #23]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d004      	beq.n	800174e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001744:	7afb      	ldrb	r3, [r7, #11]
 8001746:	4619      	mov	r1, r3
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f000 f805 	bl	8001758 <I2Cx_Error>
  }
  return status;
 800174e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	460b      	mov	r3, r1
 8001762:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f001 fcb6 	bl	80030d6 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff ff6c 	bl	8001648 <I2Cx_Init>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <SENSOR_IO_Init+0x10>)
 800177e:	f7ff ff63 	bl	8001648 <I2Cx_Init>
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	200006a8 	.word	0x200006a8

0800178c <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af02      	add	r7, sp, #8
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
 8001796:	460b      	mov	r3, r1
 8001798:	71bb      	strb	r3, [r7, #6]
 800179a:	4613      	mov	r3, r2
 800179c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800179e:	79bb      	ldrb	r3, [r7, #6]
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	79f9      	ldrb	r1, [r7, #7]
 80017a4:	2301      	movs	r3, #1
 80017a6:	9301      	str	r3, [sp, #4]
 80017a8:	1d7b      	adds	r3, r7, #5
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	2301      	movs	r3, #1
 80017ae:	4803      	ldr	r0, [pc, #12]	@ (80017bc <SENSOR_IO_Write+0x30>)
 80017b0:	f7ff ffa5 	bl	80016fe <I2Cx_WriteMultiple>
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200006a8 	.word	0x200006a8

080017c0 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af02      	add	r7, sp, #8
 80017c6:	4603      	mov	r3, r0
 80017c8:	460a      	mov	r2, r1
 80017ca:	71fb      	strb	r3, [r7, #7]
 80017cc:	4613      	mov	r3, r2
 80017ce:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80017d4:	79bb      	ldrb	r3, [r7, #6]
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	79f9      	ldrb	r1, [r7, #7]
 80017da:	2301      	movs	r3, #1
 80017dc:	9301      	str	r3, [sp, #4]
 80017de:	f107 030f 	add.w	r3, r7, #15
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2301      	movs	r3, #1
 80017e6:	4804      	ldr	r0, [pc, #16]	@ (80017f8 <SENSOR_IO_Read+0x38>)
 80017e8:	f7ff ff5c 	bl	80016a4 <I2Cx_ReadMultiple>

  return read_value;
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200006a8 	.word	0x200006a8

080017fc <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af02      	add	r7, sp, #8
 8001802:	603a      	str	r2, [r7, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
 800180a:	460b      	mov	r3, r1
 800180c:	71bb      	strb	r3, [r7, #6]
 800180e:	4613      	mov	r3, r2
 8001810:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001812:	79bb      	ldrb	r3, [r7, #6]
 8001814:	b29a      	uxth	r2, r3
 8001816:	79f9      	ldrb	r1, [r7, #7]
 8001818:	88bb      	ldrh	r3, [r7, #4]
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	2301      	movs	r3, #1
 8001822:	4804      	ldr	r0, [pc, #16]	@ (8001834 <SENSOR_IO_ReadMultiple+0x38>)
 8001824:	f7ff ff3e 	bl	80016a4 <I2Cx_ReadMultiple>
 8001828:	4603      	mov	r3, r0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200006a8 	.word	0x200006a8

08001838 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001842:	2300      	movs	r3, #0
 8001844:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001846:	4b19      	ldr	r3, [pc, #100]	@ (80018ac <BSP_ACCELERO_Init+0x74>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	4798      	blx	r3
 800184c:	4603      	mov	r3, r0
 800184e:	2b6a      	cmp	r3, #106	@ 0x6a
 8001850:	d002      	beq.n	8001858 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	73fb      	strb	r3, [r7, #15]
 8001856:	e024      	b.n	80018a2 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <BSP_ACCELERO_Init+0x78>)
 800185a:	4a14      	ldr	r2, [pc, #80]	@ (80018ac <BSP_ACCELERO_Init+0x74>)
 800185c:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800185e:	2330      	movs	r3, #48	@ 0x30
 8001860:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001866:	2300      	movs	r3, #0
 8001868:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800186a:	2340      	movs	r3, #64	@ 0x40
 800186c:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001876:	797a      	ldrb	r2, [r7, #5]
 8001878:	7abb      	ldrb	r3, [r7, #10]
 800187a:	4313      	orrs	r3, r2
 800187c:	b2db      	uxtb	r3, r3
 800187e:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001880:	7a3b      	ldrb	r3, [r7, #8]
 8001882:	f043 0304 	orr.w	r3, r3, #4
 8001886:	b2db      	uxtb	r3, r3
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	b21a      	sxth	r2, r3
 800188c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001890:	4313      	orrs	r3, r2
 8001892:	b21b      	sxth	r3, r3
 8001894:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <BSP_ACCELERO_Init+0x78>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	89ba      	ldrh	r2, [r7, #12]
 800189e:	4610      	mov	r0, r2
 80018a0:	4798      	blx	r3
  }  

  return ret;
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20000058 	.word	0x20000058
 80018b0:	200006fc 	.word	0x200006fc

080018b4 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80018bc:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d009      	beq.n	80018d8 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d004      	beq.n	80018d8 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80018ce:	4b04      	ldr	r3, [pc, #16]	@ (80018e0 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	4798      	blx	r3
    }
  }
}
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200006fc 	.word	0x200006fc

080018e4 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 80018ea:	2300      	movs	r3, #0
 80018ec:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 80018ee:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <BSP_MAGNETO_Init+0x50>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	4798      	blx	r3
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b3d      	cmp	r3, #61	@ 0x3d
 80018f8:	d002      	beq.n	8001900 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	71fb      	strb	r3, [r7, #7]
 80018fe:	e013      	b.n	8001928 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8001900:	4b0d      	ldr	r3, [pc, #52]	@ (8001938 <BSP_MAGNETO_Init+0x54>)
 8001902:	4a0c      	ldr	r2, [pc, #48]	@ (8001934 <BSP_MAGNETO_Init+0x50>)
 8001904:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001906:	2358      	movs	r3, #88	@ 0x58
 8001908:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 800190a:	2300      	movs	r3, #0
 800190c:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800190e:	2300      	movs	r3, #0
 8001910:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001912:	2308      	movs	r3, #8
 8001914:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001916:	2340      	movs	r3, #64	@ 0x40
 8001918:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 800191a:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <BSP_MAGNETO_Init+0x54>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	463a      	mov	r2, r7
 8001922:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001926:	4798      	blx	r3
  } 

  return ret;  
 8001928:	79fb      	ldrb	r3, [r7, #7]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000018 	.word	0x20000018
 8001938:	20000700 	.word	0x20000700

0800193c <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <BSP_MAGNETO_GetXYZ+0x2c>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d009      	beq.n	8001960 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <BSP_MAGNETO_GetXYZ+0x2c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	2b00      	cmp	r3, #0
 8001954:	d004      	beq.n	8001960 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8001956:	4b04      	ldr	r3, [pc, #16]	@ (8001968 <BSP_MAGNETO_GetXYZ+0x2c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	4798      	blx	r3
    }
  }
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000700 	.word	0x20000700

0800196c <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001972:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <BSP_PSENSOR_Init+0x38>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	20ba      	movs	r0, #186	@ 0xba
 8001978:	4798      	blx	r3
 800197a:	4603      	mov	r3, r0
 800197c:	2bb1      	cmp	r3, #177	@ 0xb1
 800197e:	d002      	beq.n	8001986 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	e009      	b.n	800199a <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <BSP_PSENSOR_Init+0x3c>)
 8001988:	4a06      	ldr	r2, [pc, #24]	@ (80019a4 <BSP_PSENSOR_Init+0x38>)
 800198a:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <BSP_PSENSOR_Init+0x3c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	20ba      	movs	r0, #186	@ 0xba
 8001994:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800199a:	687b      	ldr	r3, [r7, #4]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	2000004c 	.word	0x2000004c
 80019a8:	20000704 	.word	0x20000704

080019ac <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80019b0:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <BSP_PSENSOR_ReadPressure+0x18>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	20ba      	movs	r0, #186	@ 0xba
 80019b8:	4798      	blx	r3
 80019ba:	eef0 7a40 	vmov.f32	s15, s0
}
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000704 	.word	0x20000704

080019c8 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <BSP_TSENSOR_Init+0x30>)
 80019d4:	4a09      	ldr	r2, [pc, #36]	@ (80019fc <BSP_TSENSOR_Init+0x34>)
 80019d6:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80019d8:	f7ff fece 	bl	8001778 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80019dc:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <BSP_TSENSOR_Init+0x30>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2100      	movs	r1, #0
 80019e4:	20be      	movs	r0, #190	@ 0xbe
 80019e6:	4798      	blx	r3

  ret = TSENSOR_OK;
 80019e8:	2300      	movs	r3, #0
 80019ea:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80019ec:	79fb      	ldrb	r3, [r7, #7]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000708 	.word	0x20000708
 80019fc:	20000008 	.word	0x20000008

08001a00 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001a04:	4b04      	ldr	r3, [pc, #16]	@ (8001a18 <BSP_TSENSOR_ReadTemp+0x18>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	20be      	movs	r0, #190	@ 0xbe
 8001a0c:	4798      	blx	r3
 8001a0e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a12:	eeb0 0a67 	vmov.f32	s0, s15
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20000708 	.word	0x20000708

08001a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <HAL_MspInit+0x4c>)
 8001a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a26:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <HAL_MspInit+0x4c>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_MspInit+0x4c>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <HAL_MspInit+0x4c>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a68 <HAL_MspInit+0x4c>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a46:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <HAL_MspInit+0x4c>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	210f      	movs	r1, #15
 8001a56:	f06f 0001 	mvn.w	r0, #1
 8001a5a:	f000 ff07 	bl	800286c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40021000 	.word	0x40021000

08001a6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b0ae      	sub	sp, #184	@ 0xb8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	2294      	movs	r2, #148	@ 0x94
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f007 fd32 	bl	80094f6 <memset>
  if(hi2c->Instance==I2C2)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a21      	ldr	r2, [pc, #132]	@ (8001b1c <HAL_I2C_MspInit+0xb0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d13b      	bne.n	8001b14 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa4:	f107 0310 	add.w	r3, r7, #16
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f003 f899 	bl	8004be0 <HAL_RCCEx_PeriphCLKConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ab4:	f7ff fd6a 	bl	800158c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab8:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <HAL_I2C_MspInit+0xb4>)
 8001aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001abc:	4a18      	ldr	r2, [pc, #96]	@ (8001b20 <HAL_I2C_MspInit+0xb4>)
 8001abe:	f043 0302 	orr.w	r3, r3, #2
 8001ac2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac4:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <HAL_I2C_MspInit+0xb4>)
 8001ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ad0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ad4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad8:	2312      	movs	r3, #18
 8001ada:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001aea:	2304      	movs	r3, #4
 8001aec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001af4:	4619      	mov	r1, r3
 8001af6:	480b      	ldr	r0, [pc, #44]	@ (8001b24 <HAL_I2C_MspInit+0xb8>)
 8001af8:	f000 ff9e 	bl	8002a38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <HAL_I2C_MspInit+0xb4>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b00:	4a07      	ldr	r2, [pc, #28]	@ (8001b20 <HAL_I2C_MspInit+0xb4>)
 8001b02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b08:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <HAL_I2C_MspInit+0xb4>)
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001b14:	bf00      	nop
 8001b16:	37b8      	adds	r7, #184	@ 0xb8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40005800 	.word	0x40005800
 8001b20:	40021000 	.word	0x40021000
 8001b24:	48000400 	.word	0x48000400

08001b28 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0b      	ldr	r2, [pc, #44]	@ (8001b64 <HAL_I2C_MspDeInit+0x3c>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d10f      	bne.n	8001b5a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <HAL_I2C_MspDeInit+0x40>)
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b68 <HAL_I2C_MspDeInit+0x40>)
 8001b40:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001b44:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001b46:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b4a:	4808      	ldr	r0, [pc, #32]	@ (8001b6c <HAL_I2C_MspDeInit+0x44>)
 8001b4c:	f001 f906 	bl	8002d5c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001b50:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b54:	4805      	ldr	r0, [pc, #20]	@ (8001b6c <HAL_I2C_MspDeInit+0x44>)
 8001b56:	f001 f901 	bl	8002d5c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40005800 	.word	0x40005800
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	48000400 	.word	0x48000400

08001b70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b0ae      	sub	sp, #184	@ 0xb8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	2294      	movs	r2, #148	@ 0x94
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f007 fcb0 	bl	80094f6 <memset>
  if(huart->Instance==USART1)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a25      	ldr	r2, [pc, #148]	@ (8001c30 <HAL_UART_MspInit+0xc0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d142      	bne.n	8001c26 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ba8:	f107 0310 	add.w	r3, r7, #16
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 f817 	bl	8004be0 <HAL_RCCEx_PeriphCLKConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bb8:	f7ff fce8 	bl	800158c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <HAL_UART_MspInit+0xc4>)
 8001bbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c34 <HAL_UART_MspInit+0xc4>)
 8001bc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c34 <HAL_UART_MspInit+0xc4>)
 8001bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd4:	4b17      	ldr	r3, [pc, #92]	@ (8001c34 <HAL_UART_MspInit+0xc4>)
 8001bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd8:	4a16      	ldr	r2, [pc, #88]	@ (8001c34 <HAL_UART_MspInit+0xc4>)
 8001bda:	f043 0302 	orr.w	r3, r3, #2
 8001bde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be0:	4b14      	ldr	r3, [pc, #80]	@ (8001c34 <HAL_UART_MspInit+0xc4>)
 8001be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bec:	23c0      	movs	r3, #192	@ 0xc0
 8001bee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c04:	2307      	movs	r3, #7
 8001c06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4809      	ldr	r0, [pc, #36]	@ (8001c38 <HAL_UART_MspInit+0xc8>)
 8001c12:	f000 ff11 	bl	8002a38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2105      	movs	r1, #5
 8001c1a:	2025      	movs	r0, #37	@ 0x25
 8001c1c:	f000 fe26 	bl	800286c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c20:	2025      	movs	r0, #37	@ 0x25
 8001c22:	f000 fe3f 	bl	80028a4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c26:	bf00      	nop
 8001c28:	37b8      	adds	r7, #184	@ 0xb8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40013800 	.word	0x40013800
 8001c34:	40021000 	.word	0x40021000
 8001c38:	48000400 	.word	0x48000400

08001c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08c      	sub	sp, #48	@ 0x30
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d04 <HAL_InitTick+0xc8>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d04 <HAL_InitTick+0xc8>)
 8001c50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c56:	4b2b      	ldr	r3, [pc, #172]	@ (8001d04 <HAL_InitTick+0xc8>)
 8001c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c62:	f107 020c 	add.w	r2, r7, #12
 8001c66:	f107 0310 	add.w	r3, r7, #16
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f002 fec5 	bl	80049fc <HAL_RCC_GetClockConfig>
  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c72:	f002 fead 	bl	80049d0 <HAL_RCC_GetPCLK2Freq>
 8001c76:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c7a:	4a23      	ldr	r2, [pc, #140]	@ (8001d08 <HAL_InitTick+0xcc>)
 8001c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c80:	0c9b      	lsrs	r3, r3, #18
 8001c82:	3b01      	subs	r3, #1
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001c86:	4b21      	ldr	r3, [pc, #132]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001c88:	4a21      	ldr	r2, [pc, #132]	@ (8001d10 <HAL_InitTick+0xd4>)
 8001c8a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001c8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c92:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001c94:	4a1d      	ldr	r2, [pc, #116]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c98:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca6:	4b19      	ldr	r3, [pc, #100]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8001cac:	4817      	ldr	r0, [pc, #92]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001cae:	f003 fcaf 	bl	8005610 <HAL_TIM_Base_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d11b      	bne.n	8001cf8 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001cc0:	4812      	ldr	r0, [pc, #72]	@ (8001d0c <HAL_InitTick+0xd0>)
 8001cc2:	f003 fd07 	bl	80056d4 <HAL_TIM_Base_Start_IT>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d111      	bne.n	8001cf8 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001cd4:	201a      	movs	r0, #26
 8001cd6:	f000 fde5 	bl	80028a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b0f      	cmp	r3, #15
 8001cde:	d808      	bhi.n	8001cf2 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	201a      	movs	r0, #26
 8001ce6:	f000 fdc1 	bl	800286c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cea:	4a0a      	ldr	r2, [pc, #40]	@ (8001d14 <HAL_InitTick+0xd8>)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6013      	str	r3, [r2, #0]
 8001cf0:	e002      	b.n	8001cf8 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3730      	adds	r7, #48	@ 0x30
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40021000 	.word	0x40021000
 8001d08:	431bde83 	.word	0x431bde83
 8001d0c:	2000070c 	.word	0x2000070c
 8001d10:	40014800 	.word	0x40014800
 8001d14:	2000008c 	.word	0x2000008c

08001d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <NMI_Handler+0x4>

08001d20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <HardFault_Handler+0x4>

08001d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <MemManage_Handler+0x4>

08001d30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <BusFault_Handler+0x4>

08001d38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <UsageFault_Handler+0x4>

08001d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001d54:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001d56:	f003 fd2d 	bl	80057b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	2000070c 	.word	0x2000070c

08001d64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <USART1_IRQHandler+0x10>)
 8001d6a:	f003 fff5 	bl	8005d58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20000524 	.word	0x20000524

08001d78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(btn_Pin);
 8001d7c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d80:	f001 f8f6 	bl	8002f70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return 1;
 8001d8c:	2301      	movs	r3, #1
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <_kill>:

int _kill(int pid, int sig)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001da2:	f007 fbfb 	bl	800959c <__errno>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2216      	movs	r2, #22
 8001daa:	601a      	str	r2, [r3, #0]
  return -1;
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <_exit>:

void _exit (int status)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ffe7 	bl	8001d98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dca:	bf00      	nop
 8001dcc:	e7fd      	b.n	8001dca <_exit+0x12>

08001dce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	e00a      	b.n	8001df6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001de0:	f3af 8000 	nop.w
 8001de4:	4601      	mov	r1, r0
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	1c5a      	adds	r2, r3, #1
 8001dea:	60ba      	str	r2, [r7, #8]
 8001dec:	b2ca      	uxtb	r2, r1
 8001dee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	3301      	adds	r3, #1
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	697a      	ldr	r2, [r7, #20]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	dbf0      	blt.n	8001de0 <_read+0x12>
  }

  return len;
 8001dfe:	687b      	ldr	r3, [r7, #4]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	e009      	b.n	8001e2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	60ba      	str	r2, [r7, #8]
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	617b      	str	r3, [r7, #20]
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	dbf1      	blt.n	8001e1a <_write+0x12>
  }
  return len;
 8001e36:	687b      	ldr	r3, [r7, #4]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <_close>:

int _close(int file)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e68:	605a      	str	r2, [r3, #4]
  return 0;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <_isatty>:

int _isatty(int file)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b085      	sub	sp, #20
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb0:	4a14      	ldr	r2, [pc, #80]	@ (8001f04 <_sbrk+0x5c>)
 8001eb2:	4b15      	ldr	r3, [pc, #84]	@ (8001f08 <_sbrk+0x60>)
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ebc:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <_sbrk+0x64>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d102      	bne.n	8001eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec4:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <_sbrk+0x64>)
 8001ec6:	4a12      	ldr	r2, [pc, #72]	@ (8001f10 <_sbrk+0x68>)
 8001ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eca:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <_sbrk+0x64>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d207      	bcs.n	8001ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ed8:	f007 fb60 	bl	800959c <__errno>
 8001edc:	4603      	mov	r3, r0
 8001ede:	220c      	movs	r2, #12
 8001ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee6:	e009      	b.n	8001efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ee8:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eee:	4b07      	ldr	r3, [pc, #28]	@ (8001f0c <_sbrk+0x64>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	4a05      	ldr	r2, [pc, #20]	@ (8001f0c <_sbrk+0x64>)
 8001ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001efa:	68fb      	ldr	r3, [r7, #12]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	200a0000 	.word	0x200a0000
 8001f08:	00000400 	.word	0x00000400
 8001f0c:	20000758 	.word	0x20000758
 8001f10:	200015b8 	.word	0x200015b8

08001f14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <SystemInit+0x20>)
 8001f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f1e:	4a05      	ldr	r2, [pc, #20]	@ (8001f34 <SystemInit+0x20>)
 8001f20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f3c:	f7ff ffea 	bl	8001f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f40:	480c      	ldr	r0, [pc, #48]	@ (8001f74 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f42:	490d      	ldr	r1, [pc, #52]	@ (8001f78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f44:	4a0d      	ldr	r2, [pc, #52]	@ (8001f7c <LoopForever+0xe>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f48:	e002      	b.n	8001f50 <LoopCopyDataInit>

08001f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4e:	3304      	adds	r3, #4

08001f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f54:	d3f9      	bcc.n	8001f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f56:	4a0a      	ldr	r2, [pc, #40]	@ (8001f80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f58:	4c0a      	ldr	r4, [pc, #40]	@ (8001f84 <LoopForever+0x16>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f5c:	e001      	b.n	8001f62 <LoopFillZerobss>

08001f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f60:	3204      	adds	r2, #4

08001f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f64:	d3fb      	bcc.n	8001f5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f66:	f007 fb1f 	bl	80095a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f6a:	f7ff f897 	bl	800109c <main>

08001f6e <LoopForever>:

LoopForever:
    b LoopForever
 8001f6e:	e7fe      	b.n	8001f6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f70:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8001f7c:	0800d288 	.word	0x0800d288
  ldr r2, =_sbss
 8001f80:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8001f84:	200015b8 	.word	0x200015b8

08001f88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC1_IRQHandler>

08001f8a <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b084      	sub	sp, #16
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4603      	mov	r3, r0
 8001f92:	6039      	str	r1, [r7, #0]
 8001f94:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001f96:	88fb      	ldrh	r3, [r7, #6]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2120      	movs	r1, #32
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fc0f 	bl	80017c0 <SENSOR_IO_Read>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	f023 0304 	bic.w	r3, r3, #4
 8001fac:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	f043 0304 	orr.w	r3, r3, #4
 8001fb4:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	f023 0303 	bic.w	r3, r3, #3
 8001fbc:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001fcc:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001fce:	88fb      	ldrh	r3, [r7, #6]
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	7bfa      	ldrb	r2, [r7, #15]
 8001fd4:	2120      	movs	r1, #32
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fbd8 	bl	800178c <SENSOR_IO_Write>
}
 8001fdc:	bf00      	nop
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8001fee:	88fb      	ldrh	r3, [r7, #6]
 8001ff0:	b2d8      	uxtb	r0, r3
 8001ff2:	f107 0208 	add.w	r2, r7, #8
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	21b2      	movs	r1, #178	@ 0xb2
 8001ffa:	f7ff fbff 	bl	80017fc <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8001ffe:	88fb      	ldrh	r3, [r7, #6]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2135      	movs	r1, #53	@ 0x35
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff fbdb 	bl	80017c0 <SENSOR_IO_Read>
 800200a:	4603      	mov	r3, r0
 800200c:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800200e:	7ffb      	ldrb	r3, [r7, #31]
 8002010:	021b      	lsls	r3, r3, #8
 8002012:	b21b      	sxth	r3, r3
 8002014:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002018:	b21a      	sxth	r2, r3
 800201a:	7a3b      	ldrb	r3, [r7, #8]
 800201c:	b21b      	sxth	r3, r3
 800201e:	4313      	orrs	r3, r2
 8002020:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002022:	7ffb      	ldrb	r3, [r7, #31]
 8002024:	019b      	lsls	r3, r3, #6
 8002026:	b21b      	sxth	r3, r3
 8002028:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800202c:	b21a      	sxth	r2, r3
 800202e:	7a7b      	ldrb	r3, [r7, #9]
 8002030:	b21b      	sxth	r3, r3
 8002032:	4313      	orrs	r3, r2
 8002034:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002036:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800203a:	10db      	asrs	r3, r3, #3
 800203c:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 800203e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002042:	10db      	asrs	r3, r3, #3
 8002044:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	b2d8      	uxtb	r0, r3
 800204a:	f107 0208 	add.w	r2, r7, #8
 800204e:	2304      	movs	r3, #4
 8002050:	21bc      	movs	r1, #188	@ 0xbc
 8002052:	f7ff fbd3 	bl	80017fc <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002056:	7a7b      	ldrb	r3, [r7, #9]
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	b21a      	sxth	r2, r3
 800205c:	7a3b      	ldrb	r3, [r7, #8]
 800205e:	b21b      	sxth	r3, r3
 8002060:	4313      	orrs	r3, r2
 8002062:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002064:	7afb      	ldrb	r3, [r7, #11]
 8002066:	021b      	lsls	r3, r3, #8
 8002068:	b21a      	sxth	r2, r3
 800206a:	7abb      	ldrb	r3, [r7, #10]
 800206c:	b21b      	sxth	r3, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	b2d8      	uxtb	r0, r3
 8002076:	f107 0208 	add.w	r2, r7, #8
 800207a:	2302      	movs	r3, #2
 800207c:	21aa      	movs	r1, #170	@ 0xaa
 800207e:	f7ff fbbd 	bl	80017fc <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002082:	7a7b      	ldrb	r3, [r7, #9]
 8002084:	021b      	lsls	r3, r3, #8
 8002086:	b21a      	sxth	r2, r3
 8002088:	7a3b      	ldrb	r3, [r7, #8]
 800208a:	b21b      	sxth	r3, r3
 800208c:	4313      	orrs	r3, r2
 800208e:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002090:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002094:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020a6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	ee07 3a90 	vmov	s15, r3
 80020b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020b4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80020b8:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80020bc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	ee07 3a90 	vmov	s15, r3
 80020c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020ce:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80020d2:	ee07 3a90 	vmov	s15, r3
 80020d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020de:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	ee07 3a90 	vmov	s15, r3
}
 80020e8:	eeb0 0a67 	vmov.f32	s0, s15
 80020ec:	3720      	adds	r7, #32
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	463b      	mov	r3, r7
 80020fa:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80020fe:	783b      	ldrb	r3, [r7, #0]
 8002100:	461a      	mov	r2, r3
 8002102:	2120      	movs	r1, #32
 8002104:	203c      	movs	r0, #60	@ 0x3c
 8002106:	f7ff fb41 	bl	800178c <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 800210a:	787b      	ldrb	r3, [r7, #1]
 800210c:	461a      	mov	r2, r3
 800210e:	2121      	movs	r1, #33	@ 0x21
 8002110:	203c      	movs	r0, #60	@ 0x3c
 8002112:	f7ff fb3b 	bl	800178c <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8002116:	78bb      	ldrb	r3, [r7, #2]
 8002118:	461a      	mov	r2, r3
 800211a:	2122      	movs	r1, #34	@ 0x22
 800211c:	203c      	movs	r0, #60	@ 0x3c
 800211e:	f7ff fb35 	bl	800178c <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8002122:	78fb      	ldrb	r3, [r7, #3]
 8002124:	461a      	mov	r2, r3
 8002126:	2123      	movs	r1, #35	@ 0x23
 8002128:	203c      	movs	r0, #60	@ 0x3c
 800212a:	f7ff fb2f 	bl	800178c <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 800212e:	793b      	ldrb	r3, [r7, #4]
 8002130:	461a      	mov	r2, r3
 8002132:	2124      	movs	r1, #36	@ 0x24
 8002134:	203c      	movs	r0, #60	@ 0x3c
 8002136:	f7ff fb29 	bl	800178c <SENSOR_IO_Write>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002148:	2300      	movs	r3, #0
 800214a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800214c:	2122      	movs	r1, #34	@ 0x22
 800214e:	203c      	movs	r0, #60	@ 0x3c
 8002150:	f7ff fb36 	bl	80017c0 <SENSOR_IO_Read>
 8002154:	4603      	mov	r3, r0
 8002156:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	f023 0303 	bic.w	r3, r3, #3
 800215e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	f043 0303 	orr.w	r3, r3, #3
 8002166:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	461a      	mov	r2, r3
 800216c:	2122      	movs	r1, #34	@ 0x22
 800216e:	203c      	movs	r0, #60	@ 0x3c
 8002170:	f7ff fb0c 	bl	800178c <SENSOR_IO_Write>
}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002180:	f7ff fafa 	bl	8001778 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8002184:	210f      	movs	r1, #15
 8002186:	203c      	movs	r0, #60	@ 0x3c
 8002188:	f7ff fb1a 	bl	80017c0 <SENSOR_IO_Read>
 800218c:	4603      	mov	r3, r0
}
 800218e:	4618      	mov	r0, r3
 8002190:	bd80      	pop	{r7, pc}

08002192 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8002192:	b580      	push	{r7, lr}
 8002194:	b084      	sub	sp, #16
 8002196:	af00      	add	r7, sp, #0
 8002198:	4603      	mov	r3, r0
 800219a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80021a0:	2122      	movs	r1, #34	@ 0x22
 80021a2:	203c      	movs	r0, #60	@ 0x3c
 80021a4:	f7ff fb0c 	bl	80017c0 <SENSOR_IO_Read>
 80021a8:	4603      	mov	r3, r0
 80021aa:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	f023 0320 	bic.w	r3, r3, #32
 80021b2:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80021b4:	88fb      	ldrh	r3, [r7, #6]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d003      	beq.n	80021c2 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	f043 0320 	orr.w	r3, r3, #32
 80021c0:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	461a      	mov	r2, r3
 80021c6:	2122      	movs	r1, #34	@ 0x22
 80021c8:	203c      	movs	r0, #60	@ 0x3c
 80021ca:	f7ff fadf 	bl	800178c <SENSOR_IO_Write>
}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80021e8:	f04f 0300 	mov.w	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 80021ee:	2121      	movs	r1, #33	@ 0x21
 80021f0:	203c      	movs	r0, #60	@ 0x3c
 80021f2:	f7ff fae5 	bl	80017c0 <SENSOR_IO_Read>
 80021f6:	4603      	mov	r3, r0
 80021f8:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 80021fa:	f107 0208 	add.w	r2, r7, #8
 80021fe:	2306      	movs	r3, #6
 8002200:	21a8      	movs	r1, #168	@ 0xa8
 8002202:	203c      	movs	r0, #60	@ 0x3c
 8002204:	f7ff fafa 	bl	80017fc <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002208:	2300      	movs	r3, #0
 800220a:	77fb      	strb	r3, [r7, #31]
 800220c:	e01a      	b.n	8002244 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800220e:	7ffb      	ldrb	r3, [r7, #31]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	3301      	adds	r3, #1
 8002214:	3320      	adds	r3, #32
 8002216:	443b      	add	r3, r7
 8002218:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	b29b      	uxth	r3, r3
 8002220:	7ffa      	ldrb	r2, [r7, #31]
 8002222:	0052      	lsls	r2, r2, #1
 8002224:	3220      	adds	r2, #32
 8002226:	443a      	add	r2, r7
 8002228:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800222c:	4413      	add	r3, r2
 800222e:	b29a      	uxth	r2, r3
 8002230:	7ffb      	ldrb	r3, [r7, #31]
 8002232:	b212      	sxth	r2, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	3320      	adds	r3, #32
 8002238:	443b      	add	r3, r7
 800223a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800223e:	7ffb      	ldrb	r3, [r7, #31]
 8002240:	3301      	adds	r3, #1
 8002242:	77fb      	strb	r3, [r7, #31]
 8002244:	7ffb      	ldrb	r3, [r7, #31]
 8002246:	2b02      	cmp	r3, #2
 8002248:	d9e1      	bls.n	800220e <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 800224a:	7dfb      	ldrb	r3, [r7, #23]
 800224c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002250:	2b60      	cmp	r3, #96	@ 0x60
 8002252:	d013      	beq.n	800227c <LIS3MDL_MagReadXYZ+0xa4>
 8002254:	2b60      	cmp	r3, #96	@ 0x60
 8002256:	dc14      	bgt.n	8002282 <LIS3MDL_MagReadXYZ+0xaa>
 8002258:	2b40      	cmp	r3, #64	@ 0x40
 800225a:	d00c      	beq.n	8002276 <LIS3MDL_MagReadXYZ+0x9e>
 800225c:	2b40      	cmp	r3, #64	@ 0x40
 800225e:	dc10      	bgt.n	8002282 <LIS3MDL_MagReadXYZ+0xaa>
 8002260:	2b00      	cmp	r3, #0
 8002262:	d002      	beq.n	800226a <LIS3MDL_MagReadXYZ+0x92>
 8002264:	2b20      	cmp	r3, #32
 8002266:	d003      	beq.n	8002270 <LIS3MDL_MagReadXYZ+0x98>
 8002268:	e00b      	b.n	8002282 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800226a:	4b19      	ldr	r3, [pc, #100]	@ (80022d0 <LIS3MDL_MagReadXYZ+0xf8>)
 800226c:	61bb      	str	r3, [r7, #24]
    break;
 800226e:	e008      	b.n	8002282 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <LIS3MDL_MagReadXYZ+0xfc>)
 8002272:	61bb      	str	r3, [r7, #24]
    break;
 8002274:	e005      	b.n	8002282 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8002276:	4b18      	ldr	r3, [pc, #96]	@ (80022d8 <LIS3MDL_MagReadXYZ+0x100>)
 8002278:	61bb      	str	r3, [r7, #24]
    break;
 800227a:	e002      	b.n	8002282 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 800227c:	4b17      	ldr	r3, [pc, #92]	@ (80022dc <LIS3MDL_MagReadXYZ+0x104>)
 800227e:	61bb      	str	r3, [r7, #24]
    break;    
 8002280:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8002282:	2300      	movs	r3, #0
 8002284:	77fb      	strb	r3, [r7, #31]
 8002286:	e01a      	b.n	80022be <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002288:	7ffb      	ldrb	r3, [r7, #31]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	3320      	adds	r3, #32
 800228e:	443b      	add	r3, r7
 8002290:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002294:	ee07 3a90 	vmov	s15, r3
 8002298:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800229c:	edd7 7a06 	vldr	s15, [r7, #24]
 80022a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a4:	7ffb      	ldrb	r3, [r7, #31]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	4413      	add	r3, r2
 80022ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022b0:	ee17 2a90 	vmov	r2, s15
 80022b4:	b212      	sxth	r2, r2
 80022b6:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80022b8:	7ffb      	ldrb	r3, [r7, #31]
 80022ba:	3301      	adds	r3, #1
 80022bc:	77fb      	strb	r3, [r7, #31]
 80022be:	7ffb      	ldrb	r3, [r7, #31]
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d9e1      	bls.n	8002288 <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 80022c4:	bf00      	nop
 80022c6:	bf00      	nop
 80022c8:	3720      	adds	r7, #32
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	3e0f5c29 	.word	0x3e0f5c29
 80022d4:	3e947ae1 	.word	0x3e947ae1
 80022d8:	3edc28f6 	.word	0x3edc28f6
 80022dc:	3f147ae1 	.word	0x3f147ae1

080022e0 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 f879 	bl	80023e4 <LPS22HB_Init>
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b084      	sub	sp, #16
 80022fe:	af00      	add	r7, sp, #0
 8002300:	4603      	mov	r3, r0
 8002302:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002304:	2300      	movs	r3, #0
 8002306:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002308:	f7ff fa36 	bl	8001778 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 800230c:	88fb      	ldrh	r3, [r7, #6]
 800230e:	b2db      	uxtb	r3, r3
 8002310:	210f      	movs	r1, #15
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff fa54 	bl	80017c0 <SENSOR_IO_Read>
 8002318:	4603      	mov	r3, r0
 800231a:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800231c:	7bfb      	ldrb	r3, [r7, #15]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8002336:	2300      	movs	r3, #0
 8002338:	74fb      	strb	r3, [r7, #19]
 800233a:	e013      	b.n	8002364 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 800233c:	88fb      	ldrh	r3, [r7, #6]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	7cfb      	ldrb	r3, [r7, #19]
 8002342:	3328      	adds	r3, #40	@ 0x28
 8002344:	b2db      	uxtb	r3, r3
 8002346:	7cfc      	ldrb	r4, [r7, #19]
 8002348:	4619      	mov	r1, r3
 800234a:	4610      	mov	r0, r2
 800234c:	f7ff fa38 	bl	80017c0 <SENSOR_IO_Read>
 8002350:	4603      	mov	r3, r0
 8002352:	461a      	mov	r2, r3
 8002354:	f104 0318 	add.w	r3, r4, #24
 8002358:	443b      	add	r3, r7
 800235a:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 800235e:	7cfb      	ldrb	r3, [r7, #19]
 8002360:	3301      	adds	r3, #1
 8002362:	74fb      	strb	r3, [r7, #19]
 8002364:	7cfb      	ldrb	r3, [r7, #19]
 8002366:	2b02      	cmp	r3, #2
 8002368:	d9e8      	bls.n	800233c <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 800236a:	2300      	movs	r3, #0
 800236c:	74fb      	strb	r3, [r7, #19]
 800236e:	e00f      	b.n	8002390 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	3318      	adds	r3, #24
 8002374:	443b      	add	r3, r7
 8002376:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800237a:	461a      	mov	r2, r3
 800237c:	7cfb      	ldrb	r3, [r7, #19]
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	697a      	ldr	r2, [r7, #20]
 8002386:	4313      	orrs	r3, r2
 8002388:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	3301      	adds	r3, #1
 800238e:	74fb      	strb	r3, [r7, #19]
 8002390:	7cfb      	ldrb	r3, [r7, #19]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d9ec      	bls.n	8002370 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023a6:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2264      	movs	r2, #100	@ 0x64
 80023b0:	fb02 f303 	mul.w	r3, r2, r3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	da01      	bge.n	80023bc <LPS22HB_P_ReadPressure+0x94>
 80023b8:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80023bc:	131b      	asrs	r3, r3, #12
 80023be:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023ca:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80023e0 <LPS22HB_P_ReadPressure+0xb8>
 80023ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023d2:	eef0 7a66 	vmov.f32	s15, s13
}
 80023d6:	eeb0 0a67 	vmov.f32	s0, s15
 80023da:	371c      	adds	r7, #28
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd90      	pop	{r4, r7, pc}
 80023e0:	42c80000 	.word	0x42c80000

080023e4 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	211a      	movs	r1, #26
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff f9e3 	bl	80017c0 <SENSOR_IO_Read>
 80023fa:	4603      	mov	r3, r0
 80023fc:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	f023 0301 	bic.w	r3, r3, #1
 8002404:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 800240e:	88fb      	ldrh	r3, [r7, #6]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	7bfa      	ldrb	r2, [r7, #15]
 8002414:	211a      	movs	r1, #26
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff f9b8 	bl	800178c <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 800241c:	88fb      	ldrh	r3, [r7, #6]
 800241e:	b2db      	uxtb	r3, r3
 8002420:	2110      	movs	r1, #16
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff f9cc 	bl	80017c0 <SENSOR_IO_Read>
 8002428:	4603      	mov	r3, r0
 800242a:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002432:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800243a:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	f023 0302 	bic.w	r3, r3, #2
 8002442:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 800244c:	88fb      	ldrh	r3, [r7, #6]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	7bfa      	ldrb	r2, [r7, #15]
 8002452:	2110      	movs	r1, #16
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff f999 	bl	800178c <SENSOR_IO_Write>
}  
 800245a:	bf00      	nop
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002462:	b580      	push	{r7, lr}
 8002464:	b084      	sub	sp, #16
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800246c:	2300      	movs	r3, #0
 800246e:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002470:	2110      	movs	r1, #16
 8002472:	20d4      	movs	r0, #212	@ 0xd4
 8002474:	f7ff f9a4 	bl	80017c0 <SENSOR_IO_Read>
 8002478:	4603      	mov	r3, r0
 800247a:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800247c:	88fb      	ldrh	r3, [r7, #6]
 800247e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002480:	7bbb      	ldrb	r3, [r7, #14]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002488:	7bba      	ldrb	r2, [r7, #14]
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	4313      	orrs	r3, r2
 800248e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002490:	7bbb      	ldrb	r3, [r7, #14]
 8002492:	461a      	mov	r2, r3
 8002494:	2110      	movs	r1, #16
 8002496:	20d4      	movs	r0, #212	@ 0xd4
 8002498:	f7ff f978 	bl	800178c <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800249c:	2112      	movs	r1, #18
 800249e:	20d4      	movs	r0, #212	@ 0xd4
 80024a0:	f7ff f98e 	bl	80017c0 <SENSOR_IO_Read>
 80024a4:	4603      	mov	r3, r0
 80024a6:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80024a8:	88fb      	ldrh	r3, [r7, #6]
 80024aa:	0a1b      	lsrs	r3, r3, #8
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80024b0:	7bbb      	ldrb	r3, [r7, #14]
 80024b2:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80024b6:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80024b8:	7bba      	ldrb	r2, [r7, #14]
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	4313      	orrs	r3, r2
 80024be:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80024c0:	7bbb      	ldrb	r3, [r7, #14]
 80024c2:	461a      	mov	r2, r3
 80024c4:	2112      	movs	r1, #18
 80024c6:	20d4      	movs	r0, #212	@ 0xd4
 80024c8:	f7ff f960 	bl	800178c <SENSOR_IO_Write>
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80024da:	2300      	movs	r3, #0
 80024dc:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80024de:	2110      	movs	r1, #16
 80024e0:	20d4      	movs	r0, #212	@ 0xd4
 80024e2:	f7ff f96d 	bl	80017c0 <SENSOR_IO_Read>
 80024e6:	4603      	mov	r3, r0
 80024e8:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	461a      	mov	r2, r3
 80024f6:	2110      	movs	r1, #16
 80024f8:	20d4      	movs	r0, #212	@ 0xd4
 80024fa:	f7ff f947 	bl	800178c <SENSOR_IO_Write>
}
 80024fe:	bf00      	nop
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002506:	b580      	push	{r7, lr}
 8002508:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800250a:	f7ff f935 	bl	8001778 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800250e:	210f      	movs	r1, #15
 8002510:	20d4      	movs	r0, #212	@ 0xd4
 8002512:	f7ff f955 	bl	80017c0 <SENSOR_IO_Read>
 8002516:	4603      	mov	r3, r0
}
 8002518:	4618      	mov	r0, r3
 800251a:	bd80      	pop	{r7, pc}

0800251c <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002526:	2300      	movs	r3, #0
 8002528:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800252a:	2115      	movs	r1, #21
 800252c:	20d4      	movs	r0, #212	@ 0xd4
 800252e:	f7ff f947 	bl	80017c0 <SENSOR_IO_Read>
 8002532:	4603      	mov	r3, r0
 8002534:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	f023 0310 	bic.w	r3, r3, #16
 800253c:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	f043 0310 	orr.w	r3, r3, #16
 800254a:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800254c:	7bfb      	ldrb	r3, [r7, #15]
 800254e:	461a      	mov	r2, r3
 8002550:	2115      	movs	r1, #21
 8002552:	20d4      	movs	r0, #212	@ 0xd4
 8002554:	f7ff f91a 	bl	800178c <SENSOR_IO_Write>
}
 8002558:	bf00      	nop
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b088      	sub	sp, #32
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002568:	2300      	movs	r3, #0
 800256a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800256c:	2300      	movs	r3, #0
 800256e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002570:	f04f 0300 	mov.w	r3, #0
 8002574:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002576:	2110      	movs	r1, #16
 8002578:	20d4      	movs	r0, #212	@ 0xd4
 800257a:	f7ff f921 	bl	80017c0 <SENSOR_IO_Read>
 800257e:	4603      	mov	r3, r0
 8002580:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002582:	f107 0208 	add.w	r2, r7, #8
 8002586:	2306      	movs	r3, #6
 8002588:	2128      	movs	r1, #40	@ 0x28
 800258a:	20d4      	movs	r0, #212	@ 0xd4
 800258c:	f7ff f936 	bl	80017fc <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002590:	2300      	movs	r3, #0
 8002592:	77fb      	strb	r3, [r7, #31]
 8002594:	e01a      	b.n	80025cc <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002596:	7ffb      	ldrb	r3, [r7, #31]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	3301      	adds	r3, #1
 800259c:	3320      	adds	r3, #32
 800259e:	443b      	add	r3, r7
 80025a0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80025a4:	021b      	lsls	r3, r3, #8
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	7ffa      	ldrb	r2, [r7, #31]
 80025aa:	0052      	lsls	r2, r2, #1
 80025ac:	3220      	adds	r2, #32
 80025ae:	443a      	add	r2, r7
 80025b0:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80025b4:	4413      	add	r3, r2
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	7ffb      	ldrb	r3, [r7, #31]
 80025ba:	b212      	sxth	r2, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	3320      	adds	r3, #32
 80025c0:	443b      	add	r3, r7
 80025c2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80025c6:	7ffb      	ldrb	r3, [r7, #31]
 80025c8:	3301      	adds	r3, #1
 80025ca:	77fb      	strb	r3, [r7, #31]
 80025cc:	7ffb      	ldrb	r3, [r7, #31]
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d9e1      	bls.n	8002596 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80025d2:	7dfb      	ldrb	r3, [r7, #23]
 80025d4:	f003 030c 	and.w	r3, r3, #12
 80025d8:	2b0c      	cmp	r3, #12
 80025da:	d829      	bhi.n	8002630 <LSM6DSL_AccReadXYZ+0xd0>
 80025dc:	a201      	add	r2, pc, #4	@ (adr r2, 80025e4 <LSM6DSL_AccReadXYZ+0x84>)
 80025de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025e2:	bf00      	nop
 80025e4:	08002619 	.word	0x08002619
 80025e8:	08002631 	.word	0x08002631
 80025ec:	08002631 	.word	0x08002631
 80025f0:	08002631 	.word	0x08002631
 80025f4:	0800262b 	.word	0x0800262b
 80025f8:	08002631 	.word	0x08002631
 80025fc:	08002631 	.word	0x08002631
 8002600:	08002631 	.word	0x08002631
 8002604:	0800261f 	.word	0x0800261f
 8002608:	08002631 	.word	0x08002631
 800260c:	08002631 	.word	0x08002631
 8002610:	08002631 	.word	0x08002631
 8002614:	08002625 	.word	0x08002625
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002618:	4b18      	ldr	r3, [pc, #96]	@ (800267c <LSM6DSL_AccReadXYZ+0x11c>)
 800261a:	61bb      	str	r3, [r7, #24]
    break;
 800261c:	e008      	b.n	8002630 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800261e:	4b18      	ldr	r3, [pc, #96]	@ (8002680 <LSM6DSL_AccReadXYZ+0x120>)
 8002620:	61bb      	str	r3, [r7, #24]
    break;
 8002622:	e005      	b.n	8002630 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002624:	4b17      	ldr	r3, [pc, #92]	@ (8002684 <LSM6DSL_AccReadXYZ+0x124>)
 8002626:	61bb      	str	r3, [r7, #24]
    break;
 8002628:	e002      	b.n	8002630 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800262a:	4b17      	ldr	r3, [pc, #92]	@ (8002688 <LSM6DSL_AccReadXYZ+0x128>)
 800262c:	61bb      	str	r3, [r7, #24]
    break;    
 800262e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002630:	2300      	movs	r3, #0
 8002632:	77fb      	strb	r3, [r7, #31]
 8002634:	e01a      	b.n	800266c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002636:	7ffb      	ldrb	r3, [r7, #31]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	3320      	adds	r3, #32
 800263c:	443b      	add	r3, r7
 800263e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002642:	ee07 3a90 	vmov	s15, r3
 8002646:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800264a:	edd7 7a06 	vldr	s15, [r7, #24]
 800264e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002652:	7ffb      	ldrb	r3, [r7, #31]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	4413      	add	r3, r2
 800265a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800265e:	ee17 2a90 	vmov	r2, s15
 8002662:	b212      	sxth	r2, r2
 8002664:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002666:	7ffb      	ldrb	r3, [r7, #31]
 8002668:	3301      	adds	r3, #1
 800266a:	77fb      	strb	r3, [r7, #31]
 800266c:	7ffb      	ldrb	r3, [r7, #31]
 800266e:	2b02      	cmp	r3, #2
 8002670:	d9e1      	bls.n	8002636 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8002672:	bf00      	nop
 8002674:	bf00      	nop
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	3d79db23 	.word	0x3d79db23
 8002680:	3df9db23 	.word	0x3df9db23
 8002684:	3e79db23 	.word	0x3e79db23
 8002688:	3ef9db23 	.word	0x3ef9db23

0800268c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002696:	2003      	movs	r0, #3
 8002698:	f000 f8dd 	bl	8002856 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800269c:	200f      	movs	r0, #15
 800269e:	f7ff facd 	bl	8001c3c <HAL_InitTick>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d002      	beq.n	80026ae <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	71fb      	strb	r3, [r7, #7]
 80026ac:	e001      	b.n	80026b2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026ae:	f7ff f9b5 	bl	8001a1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026b2:	79fb      	ldrb	r3, [r7, #7]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026c0:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <HAL_IncTick+0x20>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x24>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	4a04      	ldr	r2, [pc, #16]	@ (80026e0 <HAL_IncTick+0x24>)
 80026ce:	6013      	str	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	20000090 	.word	0x20000090
 80026e0:	2000075c 	.word	0x2000075c

080026e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  return uwTick;
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <HAL_GetTick+0x14>)
 80026ea:	681b      	ldr	r3, [r3, #0]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	2000075c 	.word	0x2000075c

080026fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <__NVIC_SetPriorityGrouping+0x44>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002718:	4013      	ands	r3, r2
 800271a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002724:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800272c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800272e:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <__NVIC_SetPriorityGrouping+0x44>)
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	60d3      	str	r3, [r2, #12]
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002748:	4b04      	ldr	r3, [pc, #16]	@ (800275c <__NVIC_GetPriorityGrouping+0x18>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	f003 0307 	and.w	r3, r3, #7
}
 8002752:	4618      	mov	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	2b00      	cmp	r3, #0
 8002770:	db0b      	blt.n	800278a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	f003 021f 	and.w	r2, r3, #31
 8002778:	4907      	ldr	r1, [pc, #28]	@ (8002798 <__NVIC_EnableIRQ+0x38>)
 800277a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	2001      	movs	r0, #1
 8002782:	fa00 f202 	lsl.w	r2, r0, r2
 8002786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	e000e100 	.word	0xe000e100

0800279c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	6039      	str	r1, [r7, #0]
 80027a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	db0a      	blt.n	80027c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	b2da      	uxtb	r2, r3
 80027b4:	490c      	ldr	r1, [pc, #48]	@ (80027e8 <__NVIC_SetPriority+0x4c>)
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	0112      	lsls	r2, r2, #4
 80027bc:	b2d2      	uxtb	r2, r2
 80027be:	440b      	add	r3, r1
 80027c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027c4:	e00a      	b.n	80027dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	4908      	ldr	r1, [pc, #32]	@ (80027ec <__NVIC_SetPriority+0x50>)
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	f003 030f 	and.w	r3, r3, #15
 80027d2:	3b04      	subs	r3, #4
 80027d4:	0112      	lsls	r2, r2, #4
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	440b      	add	r3, r1
 80027da:	761a      	strb	r2, [r3, #24]
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr
 80027e8:	e000e100 	.word	0xe000e100
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b089      	sub	sp, #36	@ 0x24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f1c3 0307 	rsb	r3, r3, #7
 800280a:	2b04      	cmp	r3, #4
 800280c:	bf28      	it	cs
 800280e:	2304      	movcs	r3, #4
 8002810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	3304      	adds	r3, #4
 8002816:	2b06      	cmp	r3, #6
 8002818:	d902      	bls.n	8002820 <NVIC_EncodePriority+0x30>
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3b03      	subs	r3, #3
 800281e:	e000      	b.n	8002822 <NVIC_EncodePriority+0x32>
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002824:	f04f 32ff 	mov.w	r2, #4294967295
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43da      	mvns	r2, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	401a      	ands	r2, r3
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002838:	f04f 31ff 	mov.w	r1, #4294967295
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	fa01 f303 	lsl.w	r3, r1, r3
 8002842:	43d9      	mvns	r1, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002848:	4313      	orrs	r3, r2
         );
}
 800284a:	4618      	mov	r0, r3
 800284c:	3724      	adds	r7, #36	@ 0x24
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff ff4c 	bl	80026fc <__NVIC_SetPriorityGrouping>
}
 8002864:	bf00      	nop
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
 8002878:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800287e:	f7ff ff61 	bl	8002744 <__NVIC_GetPriorityGrouping>
 8002882:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	68b9      	ldr	r1, [r7, #8]
 8002888:	6978      	ldr	r0, [r7, #20]
 800288a:	f7ff ffb1 	bl	80027f0 <NVIC_EncodePriority>
 800288e:	4602      	mov	r2, r0
 8002890:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002894:	4611      	mov	r1, r2
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff ff80 	bl	800279c <__NVIC_SetPriority>
}
 800289c:	bf00      	nop
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff ff54 	bl	8002760 <__NVIC_EnableIRQ>
}
 80028b8:	bf00      	nop
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d008      	beq.n	80028ea <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2204      	movs	r2, #4
 80028dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e040      	b.n	800296c <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 020e 	bic.w	r2, r2, #14
 80028f8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002904:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002908:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0201 	bic.w	r2, r2, #1
 8002918:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291e:	f003 021c 	and.w	r2, r3, #28
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	2101      	movs	r1, #1
 8002928:	fa01 f202 	lsl.w	r2, r1, r2
 800292c:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002936:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00c      	beq.n	800295a <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800294e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002958:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800296a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800296c:	4618      	mov	r0, r3
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002980:	2300      	movs	r3, #0
 8002982:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d005      	beq.n	800299c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2204      	movs	r2, #4
 8002994:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	73fb      	strb	r3, [r7, #15]
 800299a:	e047      	b.n	8002a2c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 020e 	bic.w	r2, r2, #14
 80029aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0201 	bic.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d0:	f003 021c 	and.w	r2, r3, #28
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	2101      	movs	r1, #1
 80029da:	fa01 f202 	lsl.w	r2, r1, r2
 80029de:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029e8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00c      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a00:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a0a:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
    }
  }
  return status;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a46:	e166      	b.n	8002d16 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	fa01 f303 	lsl.w	r3, r1, r3
 8002a54:	4013      	ands	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 8158 	beq.w	8002d10 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d005      	beq.n	8002a78 <HAL_GPIO_Init+0x40>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d130      	bne.n	8002ada <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	2203      	movs	r2, #3
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aae:	2201      	movs	r2, #1
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	4013      	ands	r3, r2
 8002abc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	091b      	lsrs	r3, r3, #4
 8002ac4:	f003 0201 	and.w	r2, r3, #1
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	2b03      	cmp	r3, #3
 8002ae4:	d017      	beq.n	8002b16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	2203      	movs	r2, #3
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43db      	mvns	r3, r3
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	4013      	ands	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d123      	bne.n	8002b6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	08da      	lsrs	r2, r3, #3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3208      	adds	r2, #8
 8002b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	220f      	movs	r2, #15
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	4013      	ands	r3, r2
 8002b44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	691a      	ldr	r2, [r3, #16]
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	08da      	lsrs	r2, r3, #3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3208      	adds	r2, #8
 8002b64:	6939      	ldr	r1, [r7, #16]
 8002b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	2203      	movs	r2, #3
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 0203 	and.w	r2, r3, #3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 80b2 	beq.w	8002d10 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bac:	4b61      	ldr	r3, [pc, #388]	@ (8002d34 <HAL_GPIO_Init+0x2fc>)
 8002bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb0:	4a60      	ldr	r2, [pc, #384]	@ (8002d34 <HAL_GPIO_Init+0x2fc>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bb8:	4b5e      	ldr	r3, [pc, #376]	@ (8002d34 <HAL_GPIO_Init+0x2fc>)
 8002bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	60bb      	str	r3, [r7, #8]
 8002bc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bc4:	4a5c      	ldr	r2, [pc, #368]	@ (8002d38 <HAL_GPIO_Init+0x300>)
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	089b      	lsrs	r3, r3, #2
 8002bca:	3302      	adds	r3, #2
 8002bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	220f      	movs	r2, #15
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	4013      	ands	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bee:	d02b      	beq.n	8002c48 <HAL_GPIO_Init+0x210>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a52      	ldr	r2, [pc, #328]	@ (8002d3c <HAL_GPIO_Init+0x304>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d025      	beq.n	8002c44 <HAL_GPIO_Init+0x20c>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a51      	ldr	r2, [pc, #324]	@ (8002d40 <HAL_GPIO_Init+0x308>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d01f      	beq.n	8002c40 <HAL_GPIO_Init+0x208>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a50      	ldr	r2, [pc, #320]	@ (8002d44 <HAL_GPIO_Init+0x30c>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d019      	beq.n	8002c3c <HAL_GPIO_Init+0x204>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a4f      	ldr	r2, [pc, #316]	@ (8002d48 <HAL_GPIO_Init+0x310>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d013      	beq.n	8002c38 <HAL_GPIO_Init+0x200>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a4e      	ldr	r2, [pc, #312]	@ (8002d4c <HAL_GPIO_Init+0x314>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d00d      	beq.n	8002c34 <HAL_GPIO_Init+0x1fc>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a4d      	ldr	r2, [pc, #308]	@ (8002d50 <HAL_GPIO_Init+0x318>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d007      	beq.n	8002c30 <HAL_GPIO_Init+0x1f8>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a4c      	ldr	r2, [pc, #304]	@ (8002d54 <HAL_GPIO_Init+0x31c>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d101      	bne.n	8002c2c <HAL_GPIO_Init+0x1f4>
 8002c28:	2307      	movs	r3, #7
 8002c2a:	e00e      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c2c:	2308      	movs	r3, #8
 8002c2e:	e00c      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c30:	2306      	movs	r3, #6
 8002c32:	e00a      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c34:	2305      	movs	r3, #5
 8002c36:	e008      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c38:	2304      	movs	r3, #4
 8002c3a:	e006      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e004      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e002      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c44:	2301      	movs	r3, #1
 8002c46:	e000      	b.n	8002c4a <HAL_GPIO_Init+0x212>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	f002 0203 	and.w	r2, r2, #3
 8002c50:	0092      	lsls	r2, r2, #2
 8002c52:	4093      	lsls	r3, r2
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c5a:	4937      	ldr	r1, [pc, #220]	@ (8002d38 <HAL_GPIO_Init+0x300>)
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	089b      	lsrs	r3, r3, #2
 8002c60:	3302      	adds	r3, #2
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c68:	4b3b      	ldr	r3, [pc, #236]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c8c:	4a32      	ldr	r2, [pc, #200]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c92:	4b31      	ldr	r3, [pc, #196]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cb6:	4a28      	ldr	r2, [pc, #160]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002cbc:	4b26      	ldr	r3, [pc, #152]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ce0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d0a:	4a13      	ldr	r2, [pc, #76]	@ (8002d58 <HAL_GPIO_Init+0x320>)
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	3301      	adds	r3, #1
 8002d14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f47f ae91 	bne.w	8002a48 <HAL_GPIO_Init+0x10>
  }
}
 8002d26:	bf00      	nop
 8002d28:	bf00      	nop
 8002d2a:	371c      	adds	r7, #28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40021000 	.word	0x40021000
 8002d38:	40010000 	.word	0x40010000
 8002d3c:	48000400 	.word	0x48000400
 8002d40:	48000800 	.word	0x48000800
 8002d44:	48000c00 	.word	0x48000c00
 8002d48:	48001000 	.word	0x48001000
 8002d4c:	48001400 	.word	0x48001400
 8002d50:	48001800 	.word	0x48001800
 8002d54:	48001c00 	.word	0x48001c00
 8002d58:	40010400 	.word	0x40010400

08002d5c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b087      	sub	sp, #28
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002d6a:	e0c9      	b.n	8002f00 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	4013      	ands	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80bc 	beq.w	8002efa <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002d82:	4a66      	ldr	r2, [pc, #408]	@ (8002f1c <HAL_GPIO_DeInit+0x1c0>)
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	089b      	lsrs	r3, r3, #2
 8002d88:	3302      	adds	r3, #2
 8002d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	220f      	movs	r2, #15
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	4013      	ands	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002daa:	d02b      	beq.n	8002e04 <HAL_GPIO_DeInit+0xa8>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a5c      	ldr	r2, [pc, #368]	@ (8002f20 <HAL_GPIO_DeInit+0x1c4>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d025      	beq.n	8002e00 <HAL_GPIO_DeInit+0xa4>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a5b      	ldr	r2, [pc, #364]	@ (8002f24 <HAL_GPIO_DeInit+0x1c8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d01f      	beq.n	8002dfc <HAL_GPIO_DeInit+0xa0>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a5a      	ldr	r2, [pc, #360]	@ (8002f28 <HAL_GPIO_DeInit+0x1cc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d019      	beq.n	8002df8 <HAL_GPIO_DeInit+0x9c>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a59      	ldr	r2, [pc, #356]	@ (8002f2c <HAL_GPIO_DeInit+0x1d0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d013      	beq.n	8002df4 <HAL_GPIO_DeInit+0x98>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a58      	ldr	r2, [pc, #352]	@ (8002f30 <HAL_GPIO_DeInit+0x1d4>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d00d      	beq.n	8002df0 <HAL_GPIO_DeInit+0x94>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a57      	ldr	r2, [pc, #348]	@ (8002f34 <HAL_GPIO_DeInit+0x1d8>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d007      	beq.n	8002dec <HAL_GPIO_DeInit+0x90>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a56      	ldr	r2, [pc, #344]	@ (8002f38 <HAL_GPIO_DeInit+0x1dc>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d101      	bne.n	8002de8 <HAL_GPIO_DeInit+0x8c>
 8002de4:	2307      	movs	r3, #7
 8002de6:	e00e      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002de8:	2308      	movs	r3, #8
 8002dea:	e00c      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002dec:	2306      	movs	r3, #6
 8002dee:	e00a      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002df0:	2305      	movs	r3, #5
 8002df2:	e008      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002df4:	2304      	movs	r3, #4
 8002df6:	e006      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e004      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	e002      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002e00:	2301      	movs	r3, #1
 8002e02:	e000      	b.n	8002e06 <HAL_GPIO_DeInit+0xaa>
 8002e04:	2300      	movs	r3, #0
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	f002 0203 	and.w	r2, r2, #3
 8002e0c:	0092      	lsls	r2, r2, #2
 8002e0e:	4093      	lsls	r3, r2
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d132      	bne.n	8002e7c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002e16:	4b49      	ldr	r3, [pc, #292]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	4947      	ldr	r1, [pc, #284]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e20:	4013      	ands	r3, r2
 8002e22:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002e24:	4b45      	ldr	r3, [pc, #276]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	4943      	ldr	r1, [pc, #268]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002e32:	4b42      	ldr	r3, [pc, #264]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e34:	68da      	ldr	r2, [r3, #12]
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	4940      	ldr	r1, [pc, #256]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002e40:	4b3e      	ldr	r3, [pc, #248]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	43db      	mvns	r3, r3
 8002e48:	493c      	ldr	r1, [pc, #240]	@ (8002f3c <HAL_GPIO_DeInit+0x1e0>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f003 0303 	and.w	r3, r3, #3
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	220f      	movs	r2, #15
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f1c <HAL_GPIO_DeInit+0x1c0>)
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	089b      	lsrs	r3, r3, #2
 8002e64:	3302      	adds	r3, #2
 8002e66:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	43da      	mvns	r2, r3
 8002e6e:	482b      	ldr	r0, [pc, #172]	@ (8002f1c <HAL_GPIO_DeInit+0x1c0>)
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	089b      	lsrs	r3, r3, #2
 8002e74:	400a      	ands	r2, r1
 8002e76:	3302      	adds	r3, #2
 8002e78:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	2103      	movs	r1, #3
 8002e86:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	08da      	lsrs	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3208      	adds	r2, #8
 8002e98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	08d2      	lsrs	r2, r2, #3
 8002eb0:	4019      	ands	r1, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3208      	adds	r2, #8
 8002eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	2103      	movs	r1, #3
 8002ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	401a      	ands	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	401a      	ands	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	2103      	movs	r1, #3
 8002eee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	401a      	ands	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	3301      	adds	r3, #1
 8002efe:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	fa22 f303 	lsr.w	r3, r2, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f47f af2f 	bne.w	8002d6c <HAL_GPIO_DeInit+0x10>
  }
}
 8002f0e:	bf00      	nop
 8002f10:	bf00      	nop
 8002f12:	371c      	adds	r7, #28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	40010000 	.word	0x40010000
 8002f20:	48000400 	.word	0x48000400
 8002f24:	48000800 	.word	0x48000800
 8002f28:	48000c00 	.word	0x48000c00
 8002f2c:	48001000 	.word	0x48001000
 8002f30:	48001400 	.word	0x48001400
 8002f34:	48001800 	.word	0x48001800
 8002f38:	48001c00 	.word	0x48001c00
 8002f3c:	40010400 	.word	0x40010400

08002f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	807b      	strh	r3, [r7, #2]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f50:	787b      	ldrb	r3, [r7, #1]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f56:	887a      	ldrh	r2, [r7, #2]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f5c:	e002      	b.n	8002f64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f5e:	887a      	ldrh	r2, [r7, #2]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f7a:	4b08      	ldr	r3, [pc, #32]	@ (8002f9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f7c:	695a      	ldr	r2, [r3, #20]
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	4013      	ands	r3, r2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d006      	beq.n	8002f94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f86:	4a05      	ldr	r2, [pc, #20]	@ (8002f9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f88:	88fb      	ldrh	r3, [r7, #6]
 8002f8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fe f85a 	bl	8001048 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40010400 	.word	0x40010400

08002fa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e08d      	b.n	80030ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d106      	bne.n	8002fcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7fe fd50 	bl	8001a6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2224      	movs	r2, #36	@ 0x24
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 0201 	bic.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ff0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003000:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d107      	bne.n	800301a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	e006      	b.n	8003028 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003026:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	2b02      	cmp	r3, #2
 800302e:	d108      	bne.n	8003042 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800303e:	605a      	str	r2, [r3, #4]
 8003040:	e007      	b.n	8003052 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003050:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6812      	ldr	r2, [r2, #0]
 800305c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003064:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003074:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69d9      	ldr	r1, [r3, #28]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6a1a      	ldr	r2, [r3, #32]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	430a      	orrs	r2, r1
 800309e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2220      	movs	r2, #32
 80030ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e021      	b.n	800312c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2224      	movs	r2, #36	@ 0x24
 80030ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0201 	bic.w	r2, r2, #1
 80030fe:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7fe fd11 	bl	8001b28 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800312a:	2300      	movs	r3, #0
}
 800312c:	4618      	mov	r0, r3
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af02      	add	r7, sp, #8
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	4608      	mov	r0, r1
 800313e:	4611      	mov	r1, r2
 8003140:	461a      	mov	r2, r3
 8003142:	4603      	mov	r3, r0
 8003144:	817b      	strh	r3, [r7, #10]
 8003146:	460b      	mov	r3, r1
 8003148:	813b      	strh	r3, [r7, #8]
 800314a:	4613      	mov	r3, r2
 800314c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b20      	cmp	r3, #32
 8003158:	f040 80f9 	bne.w	800334e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <HAL_I2C_Mem_Write+0x34>
 8003162:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003164:	2b00      	cmp	r3, #0
 8003166:	d105      	bne.n	8003174 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800316e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0ed      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <HAL_I2C_Mem_Write+0x4e>
 800317e:	2302      	movs	r3, #2
 8003180:	e0e6      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800318a:	f7ff faab 	bl	80026e4 <HAL_GetTick>
 800318e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	2319      	movs	r3, #25
 8003196:	2201      	movs	r2, #1
 8003198:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 fac3 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0d1      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2221      	movs	r2, #33	@ 0x21
 80031b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2240      	movs	r2, #64	@ 0x40
 80031b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a3a      	ldr	r2, [r7, #32]
 80031c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80031cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031d4:	88f8      	ldrh	r0, [r7, #6]
 80031d6:	893a      	ldrh	r2, [r7, #8]
 80031d8:	8979      	ldrh	r1, [r7, #10]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	9301      	str	r3, [sp, #4]
 80031de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	4603      	mov	r3, r0
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f9d3 	bl	8003590 <I2C_RequestMemoryWrite>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d005      	beq.n	80031fc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0a9      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003200:	b29b      	uxth	r3, r3
 8003202:	2bff      	cmp	r3, #255	@ 0xff
 8003204:	d90e      	bls.n	8003224 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	22ff      	movs	r2, #255	@ 0xff
 800320a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003210:	b2da      	uxtb	r2, r3
 8003212:	8979      	ldrh	r1, [r7, #10]
 8003214:	2300      	movs	r3, #0
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fc47 	bl	8003ab0 <I2C_TransferConfig>
 8003222:	e00f      	b.n	8003244 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003228:	b29a      	uxth	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003232:	b2da      	uxtb	r2, r3
 8003234:	8979      	ldrh	r1, [r7, #10]
 8003236:	2300      	movs	r3, #0
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 fc36 	bl	8003ab0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 fac6 	bl	80037da <I2C_WaitOnTXISFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e07b      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	781a      	ldrb	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003280:	3b01      	subs	r3, #1
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d034      	beq.n	80032fc <HAL_I2C_Mem_Write+0x1c8>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003296:	2b00      	cmp	r3, #0
 8003298:	d130      	bne.n	80032fc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a0:	2200      	movs	r2, #0
 80032a2:	2180      	movs	r1, #128	@ 0x80
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 fa3f 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e04d      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	2bff      	cmp	r3, #255	@ 0xff
 80032bc:	d90e      	bls.n	80032dc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	22ff      	movs	r2, #255	@ 0xff
 80032c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	8979      	ldrh	r1, [r7, #10]
 80032cc:	2300      	movs	r3, #0
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 fbeb 	bl	8003ab0 <I2C_TransferConfig>
 80032da:	e00f      	b.n	80032fc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	8979      	ldrh	r1, [r7, #10]
 80032ee:	2300      	movs	r3, #0
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fbda 	bl	8003ab0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003300:	b29b      	uxth	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d19e      	bne.n	8003244 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 faac 	bl	8003868 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e01a      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2220      	movs	r2, #32
 8003320:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	4b0a      	ldr	r3, [pc, #40]	@ (8003358 <HAL_I2C_Mem_Write+0x224>)
 800332e:	400b      	ands	r3, r1
 8003330:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2220      	movs	r2, #32
 8003336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	e000      	b.n	8003350 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800334e:	2302      	movs	r3, #2
  }
}
 8003350:	4618      	mov	r0, r3
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	fe00e800 	.word	0xfe00e800

0800335c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b088      	sub	sp, #32
 8003360:	af02      	add	r7, sp, #8
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	4608      	mov	r0, r1
 8003366:	4611      	mov	r1, r2
 8003368:	461a      	mov	r2, r3
 800336a:	4603      	mov	r3, r0
 800336c:	817b      	strh	r3, [r7, #10]
 800336e:	460b      	mov	r3, r1
 8003370:	813b      	strh	r3, [r7, #8]
 8003372:	4613      	mov	r3, r2
 8003374:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b20      	cmp	r3, #32
 8003380:	f040 80fd 	bne.w	800357e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <HAL_I2C_Mem_Read+0x34>
 800338a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800338c:	2b00      	cmp	r3, #0
 800338e:	d105      	bne.n	800339c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003396:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e0f1      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d101      	bne.n	80033aa <HAL_I2C_Mem_Read+0x4e>
 80033a6:	2302      	movs	r3, #2
 80033a8:	e0ea      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033b2:	f7ff f997 	bl	80026e4 <HAL_GetTick>
 80033b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	2319      	movs	r3, #25
 80033be:	2201      	movs	r2, #1
 80033c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f9af 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0d5      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2222      	movs	r2, #34	@ 0x22
 80033d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2240      	movs	r2, #64	@ 0x40
 80033e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6a3a      	ldr	r2, [r7, #32]
 80033ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80033f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033fc:	88f8      	ldrh	r0, [r7, #6]
 80033fe:	893a      	ldrh	r2, [r7, #8]
 8003400:	8979      	ldrh	r1, [r7, #10]
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	9301      	str	r3, [sp, #4]
 8003406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	4603      	mov	r3, r0
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 f913 	bl	8003638 <I2C_RequestMemoryRead>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d005      	beq.n	8003424 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e0ad      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003428:	b29b      	uxth	r3, r3
 800342a:	2bff      	cmp	r3, #255	@ 0xff
 800342c:	d90e      	bls.n	800344c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2201      	movs	r2, #1
 8003432:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003438:	b2da      	uxtb	r2, r3
 800343a:	8979      	ldrh	r1, [r7, #10]
 800343c:	4b52      	ldr	r3, [pc, #328]	@ (8003588 <HAL_I2C_Mem_Read+0x22c>)
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 fb33 	bl	8003ab0 <I2C_TransferConfig>
 800344a:	e00f      	b.n	800346c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800345a:	b2da      	uxtb	r2, r3
 800345c:	8979      	ldrh	r1, [r7, #10]
 800345e:	4b4a      	ldr	r3, [pc, #296]	@ (8003588 <HAL_I2C_Mem_Read+0x22c>)
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 fb22 	bl	8003ab0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003472:	2200      	movs	r2, #0
 8003474:	2104      	movs	r1, #4
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 f956 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e07c      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003498:	1c5a      	adds	r2, r3, #1
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a2:	3b01      	subs	r3, #1
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d034      	beq.n	800352c <HAL_I2C_Mem_Read+0x1d0>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d130      	bne.n	800352c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034d0:	2200      	movs	r2, #0
 80034d2:	2180      	movs	r1, #128	@ 0x80
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f927 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e04d      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	2bff      	cmp	r3, #255	@ 0xff
 80034ec:	d90e      	bls.n	800350c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2201      	movs	r2, #1
 80034f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	8979      	ldrh	r1, [r7, #10]
 80034fc:	2300      	movs	r3, #0
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fad3 	bl	8003ab0 <I2C_TransferConfig>
 800350a:	e00f      	b.n	800352c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003510:	b29a      	uxth	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351a:	b2da      	uxtb	r2, r3
 800351c:	8979      	ldrh	r1, [r7, #10]
 800351e:	2300      	movs	r3, #0
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fac2 	bl	8003ab0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d19a      	bne.n	800346c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f994 	bl	8003868 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e01a      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2220      	movs	r2, #32
 8003550:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6859      	ldr	r1, [r3, #4]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_I2C_Mem_Read+0x230>)
 800355e:	400b      	ands	r3, r1
 8003560:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2220      	movs	r2, #32
 8003566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800357e:	2302      	movs	r3, #2
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	80002400 	.word	0x80002400
 800358c:	fe00e800 	.word	0xfe00e800

08003590 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	4608      	mov	r0, r1
 800359a:	4611      	mov	r1, r2
 800359c:	461a      	mov	r2, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	817b      	strh	r3, [r7, #10]
 80035a2:	460b      	mov	r3, r1
 80035a4:	813b      	strh	r3, [r7, #8]
 80035a6:	4613      	mov	r3, r2
 80035a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80035aa:	88fb      	ldrh	r3, [r7, #6]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	8979      	ldrh	r1, [r7, #10]
 80035b0:	4b20      	ldr	r3, [pc, #128]	@ (8003634 <I2C_RequestMemoryWrite+0xa4>)
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 fa79 	bl	8003ab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035be:	69fa      	ldr	r2, [r7, #28]
 80035c0:	69b9      	ldr	r1, [r7, #24]
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 f909 	bl	80037da <I2C_WaitOnTXISFlagUntilTimeout>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e02c      	b.n	800362c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035d2:	88fb      	ldrh	r3, [r7, #6]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d105      	bne.n	80035e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035d8:	893b      	ldrh	r3, [r7, #8]
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80035e2:	e015      	b.n	8003610 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035e4:	893b      	ldrh	r3, [r7, #8]
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	69b9      	ldr	r1, [r7, #24]
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f000 f8ef 	bl	80037da <I2C_WaitOnTXISFlagUntilTimeout>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e012      	b.n	800362c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003606:	893b      	ldrh	r3, [r7, #8]
 8003608:	b2da      	uxtb	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	2200      	movs	r2, #0
 8003618:	2180      	movs	r1, #128	@ 0x80
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f884 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	80002000 	.word	0x80002000

08003638 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	4608      	mov	r0, r1
 8003642:	4611      	mov	r1, r2
 8003644:	461a      	mov	r2, r3
 8003646:	4603      	mov	r3, r0
 8003648:	817b      	strh	r3, [r7, #10]
 800364a:	460b      	mov	r3, r1
 800364c:	813b      	strh	r3, [r7, #8]
 800364e:	4613      	mov	r3, r2
 8003650:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003652:	88fb      	ldrh	r3, [r7, #6]
 8003654:	b2da      	uxtb	r2, r3
 8003656:	8979      	ldrh	r1, [r7, #10]
 8003658:	4b20      	ldr	r3, [pc, #128]	@ (80036dc <I2C_RequestMemoryRead+0xa4>)
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	2300      	movs	r3, #0
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 fa26 	bl	8003ab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003664:	69fa      	ldr	r2, [r7, #28]
 8003666:	69b9      	ldr	r1, [r7, #24]
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f000 f8b6 	bl	80037da <I2C_WaitOnTXISFlagUntilTimeout>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e02c      	b.n	80036d2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d105      	bne.n	800368a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800367e:	893b      	ldrh	r3, [r7, #8]
 8003680:	b2da      	uxtb	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	629a      	str	r2, [r3, #40]	@ 0x28
 8003688:	e015      	b.n	80036b6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800368a:	893b      	ldrh	r3, [r7, #8]
 800368c:	0a1b      	lsrs	r3, r3, #8
 800368e:	b29b      	uxth	r3, r3
 8003690:	b2da      	uxtb	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003698:	69fa      	ldr	r2, [r7, #28]
 800369a:	69b9      	ldr	r1, [r7, #24]
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f000 f89c 	bl	80037da <I2C_WaitOnTXISFlagUntilTimeout>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e012      	b.n	80036d2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036ac:	893b      	ldrh	r3, [r7, #8]
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	2200      	movs	r2, #0
 80036be:	2140      	movs	r1, #64	@ 0x40
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	f000 f831 	bl	8003728 <I2C_WaitOnFlagUntilTimeout>
 80036c6:	4603      	mov	r3, r0
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d001      	beq.n	80036d0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e000      	b.n	80036d2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	80002000 	.word	0x80002000

080036e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d103      	bne.n	80036fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2200      	movs	r2, #0
 80036fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b01      	cmp	r3, #1
 800370a:	d007      	beq.n	800371c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	699a      	ldr	r2, [r3, #24]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 0201 	orr.w	r2, r2, #1
 800371a:	619a      	str	r2, [r3, #24]
  }
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	603b      	str	r3, [r7, #0]
 8003734:	4613      	mov	r3, r2
 8003736:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003738:	e03b      	b.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	6839      	ldr	r1, [r7, #0]
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 f8d6 	bl	80038f0 <I2C_IsErrorOccurred>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e041      	b.n	80037d2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003754:	d02d      	beq.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003756:	f7fe ffc5 	bl	80026e4 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d302      	bcc.n	800376c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d122      	bne.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	699a      	ldr	r2, [r3, #24]
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	4013      	ands	r3, r2
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	429a      	cmp	r2, r3
 800377a:	bf0c      	ite	eq
 800377c:	2301      	moveq	r3, #1
 800377e:	2300      	movne	r3, #0
 8003780:	b2db      	uxtb	r3, r3
 8003782:	461a      	mov	r2, r3
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	429a      	cmp	r2, r3
 8003788:	d113      	bne.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f043 0220 	orr.w	r2, r3, #32
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e00f      	b.n	80037d2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	699a      	ldr	r2, [r3, #24]
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4013      	ands	r3, r2
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	429a      	cmp	r2, r3
 80037c0:	bf0c      	ite	eq
 80037c2:	2301      	moveq	r3, #1
 80037c4:	2300      	movne	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	461a      	mov	r2, r3
 80037ca:	79fb      	ldrb	r3, [r7, #7]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d0b4      	beq.n	800373a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037e6:	e033      	b.n	8003850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	68b9      	ldr	r1, [r7, #8]
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 f87f 	bl	80038f0 <I2C_IsErrorOccurred>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e031      	b.n	8003860 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003802:	d025      	beq.n	8003850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003804:	f7fe ff6e 	bl	80026e4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	429a      	cmp	r2, r3
 8003812:	d302      	bcc.n	800381a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d11a      	bne.n	8003850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b02      	cmp	r3, #2
 8003826:	d013      	beq.n	8003850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382c:	f043 0220 	orr.w	r2, r3, #32
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2220      	movs	r2, #32
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e007      	b.n	8003860 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b02      	cmp	r3, #2
 800385c:	d1c4      	bne.n	80037e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003874:	e02f      	b.n	80038d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	68b9      	ldr	r1, [r7, #8]
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f000 f838 	bl	80038f0 <I2C_IsErrorOccurred>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e02d      	b.n	80038e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388a:	f7fe ff2b 	bl	80026e4 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	429a      	cmp	r2, r3
 8003898:	d302      	bcc.n	80038a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d11a      	bne.n	80038d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	f003 0320 	and.w	r3, r3, #32
 80038aa:	2b20      	cmp	r3, #32
 80038ac:	d013      	beq.n	80038d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	f043 0220 	orr.w	r2, r3, #32
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e007      	b.n	80038e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	f003 0320 	and.w	r3, r3, #32
 80038e0:	2b20      	cmp	r3, #32
 80038e2:	d1c8      	bne.n	8003876 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
	...

080038f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	@ 0x28
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800390a:	2300      	movs	r3, #0
 800390c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	f003 0310 	and.w	r3, r3, #16
 8003918:	2b00      	cmp	r3, #0
 800391a:	d068      	beq.n	80039ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2210      	movs	r2, #16
 8003922:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003924:	e049      	b.n	80039ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392c:	d045      	beq.n	80039ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800392e:	f7fe fed9 	bl	80026e4 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	429a      	cmp	r2, r3
 800393c:	d302      	bcc.n	8003944 <I2C_IsErrorOccurred+0x54>
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d13a      	bne.n	80039ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800394e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003956:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003962:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003966:	d121      	bne.n	80039ac <I2C_IsErrorOccurred+0xbc>
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800396e:	d01d      	beq.n	80039ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003970:	7cfb      	ldrb	r3, [r7, #19]
 8003972:	2b20      	cmp	r3, #32
 8003974:	d01a      	beq.n	80039ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003984:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003986:	f7fe fead 	bl	80026e4 <HAL_GetTick>
 800398a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800398c:	e00e      	b.n	80039ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800398e:	f7fe fea9 	bl	80026e4 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b19      	cmp	r3, #25
 800399a:	d907      	bls.n	80039ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800399c:	6a3b      	ldr	r3, [r7, #32]
 800399e:	f043 0320 	orr.w	r3, r3, #32
 80039a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80039aa:	e006      	b.n	80039ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	f003 0320 	and.w	r3, r3, #32
 80039b6:	2b20      	cmp	r3, #32
 80039b8:	d1e9      	bne.n	800398e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	f003 0320 	and.w	r3, r3, #32
 80039c4:	2b20      	cmp	r3, #32
 80039c6:	d003      	beq.n	80039d0 <I2C_IsErrorOccurred+0xe0>
 80039c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d0aa      	beq.n	8003926 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d103      	bne.n	80039e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2220      	movs	r2, #32
 80039de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	f043 0304 	orr.w	r3, r3, #4
 80039e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00b      	beq.n	8003a18 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	f043 0301 	orr.w	r3, r3, #1
 8003a06:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00b      	beq.n	8003a3a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	f043 0308 	orr.w	r3, r3, #8
 8003a28:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00b      	beq.n	8003a5c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	f043 0302 	orr.w	r3, r3, #2
 8003a4a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d01c      	beq.n	8003a9e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f7ff fe3b 	bl	80036e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6859      	ldr	r1, [r3, #4]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <I2C_IsErrorOccurred+0x1bc>)
 8003a76:	400b      	ands	r3, r1
 8003a78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a7e:	6a3b      	ldr	r3, [r7, #32]
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3728      	adds	r7, #40	@ 0x28
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	fe00e800 	.word	0xfe00e800

08003ab0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b087      	sub	sp, #28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	607b      	str	r3, [r7, #4]
 8003aba:	460b      	mov	r3, r1
 8003abc:	817b      	strh	r3, [r7, #10]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ac2:	897b      	ldrh	r3, [r7, #10]
 8003ac4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ac8:	7a7b      	ldrb	r3, [r7, #9]
 8003aca:	041b      	lsls	r3, r3, #16
 8003acc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ad0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ade:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	0d5b      	lsrs	r3, r3, #21
 8003aea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003aee:	4b08      	ldr	r3, [pc, #32]	@ (8003b10 <I2C_TransferConfig+0x60>)
 8003af0:	430b      	orrs	r3, r1
 8003af2:	43db      	mvns	r3, r3
 8003af4:	ea02 0103 	and.w	r1, r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b02:	bf00      	nop
 8003b04:	371c      	adds	r7, #28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	03ff63ff 	.word	0x03ff63ff

08003b14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b20      	cmp	r3, #32
 8003b28:	d138      	bne.n	8003b9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b34:	2302      	movs	r3, #2
 8003b36:	e032      	b.n	8003b9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2224      	movs	r2, #36	@ 0x24
 8003b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0201 	bic.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6819      	ldr	r1, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	e000      	b.n	8003b9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b9c:	2302      	movs	r3, #2
  }
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b085      	sub	sp, #20
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
 8003bb2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d139      	bne.n	8003c34 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d101      	bne.n	8003bce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003bca:	2302      	movs	r3, #2
 8003bcc:	e033      	b.n	8003c36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2224      	movs	r2, #36	@ 0x24
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0201 	bic.w	r2, r2, #1
 8003bec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003bfc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	021b      	lsls	r3, r3, #8
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f042 0201 	orr.w	r2, r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2220      	movs	r2, #32
 8003c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c30:	2300      	movs	r3, #0
 8003c32:	e000      	b.n	8003c36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c34:	2302      	movs	r3, #2
  }
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c48:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c54:	d102      	bne.n	8003c5c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003c56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c5a:	e00b      	b.n	8003c74 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003c5c:	4b08      	ldr	r3, [pc, #32]	@ (8003c80 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c6a:	d102      	bne.n	8003c72 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003c6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c70:	e000      	b.n	8003c74 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003c72:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40007000 	.word	0x40007000

08003c84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d141      	bne.n	8003d16 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c92:	4b4b      	ldr	r3, [pc, #300]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c9e:	d131      	bne.n	8003d04 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ca0:	4b47      	ldr	r3, [pc, #284]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca6:	4a46      	ldr	r2, [pc, #280]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cb0:	4b43      	ldr	r3, [pc, #268]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cb8:	4a41      	ldr	r2, [pc, #260]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003cc0:	4b40      	ldr	r3, [pc, #256]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2232      	movs	r2, #50	@ 0x32
 8003cc6:	fb02 f303 	mul.w	r3, r2, r3
 8003cca:	4a3f      	ldr	r2, [pc, #252]	@ (8003dc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd0:	0c9b      	lsrs	r3, r3, #18
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cd6:	e002      	b.n	8003cde <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cde:	4b38      	ldr	r3, [pc, #224]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cea:	d102      	bne.n	8003cf2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f2      	bne.n	8003cd8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cf2:	4b33      	ldr	r3, [pc, #204]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cfe:	d158      	bne.n	8003db2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e057      	b.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d04:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0a:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d14:	e04d      	b.n	8003db2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d1c:	d141      	bne.n	8003da2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d1e:	4b28      	ldr	r3, [pc, #160]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2a:	d131      	bne.n	8003d90 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d2c:	4b24      	ldr	r3, [pc, #144]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d32:	4a23      	ldr	r2, [pc, #140]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d3c:	4b20      	ldr	r3, [pc, #128]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d44:	4a1e      	ldr	r2, [pc, #120]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2232      	movs	r2, #50	@ 0x32
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d58:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5c:	0c9b      	lsrs	r3, r3, #18
 8003d5e:	3301      	adds	r3, #1
 8003d60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d62:	e002      	b.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d6a:	4b15      	ldr	r3, [pc, #84]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d76:	d102      	bne.n	8003d7e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f2      	bne.n	8003d64 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d7e:	4b10      	ldr	r3, [pc, #64]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8a:	d112      	bne.n	8003db2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e011      	b.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d90:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d96:	4a0a      	ldr	r2, [pc, #40]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003da0:	e007      	b.n	8003db2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003da2:	4b07      	ldr	r3, [pc, #28]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003daa:	4a05      	ldr	r2, [pc, #20]	@ (8003dc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003db0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	40007000 	.word	0x40007000
 8003dc4:	20000004 	.word	0x20000004
 8003dc8:	431bde83 	.word	0x431bde83

08003dcc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d102      	bne.n	8003de0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	f000 bc08 	b.w	80045f0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003de0:	4b96      	ldr	r3, [pc, #600]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 030c 	and.w	r3, r3, #12
 8003de8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dea:	4b94      	ldr	r3, [pc, #592]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0310 	and.w	r3, r3, #16
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 80e4 	beq.w	8003fca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d007      	beq.n	8003e18 <HAL_RCC_OscConfig+0x4c>
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	2b0c      	cmp	r3, #12
 8003e0c:	f040 808b 	bne.w	8003f26 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	f040 8087 	bne.w	8003f26 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e18:	4b88      	ldr	r3, [pc, #544]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d005      	beq.n	8003e30 <HAL_RCC_OscConfig+0x64>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e3df      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1a      	ldr	r2, [r3, #32]
 8003e34:	4b81      	ldr	r3, [pc, #516]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d004      	beq.n	8003e4a <HAL_RCC_OscConfig+0x7e>
 8003e40:	4b7e      	ldr	r3, [pc, #504]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e48:	e005      	b.n	8003e56 <HAL_RCC_OscConfig+0x8a>
 8003e4a:	4b7c      	ldr	r3, [pc, #496]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e50:	091b      	lsrs	r3, r3, #4
 8003e52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d223      	bcs.n	8003ea2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 fdfe 	bl	8004a60 <RCC_SetFlashLatencyFromMSIRange>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e3c0      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e6e:	4b73      	ldr	r3, [pc, #460]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a72      	ldr	r2, [pc, #456]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e74:	f043 0308 	orr.w	r3, r3, #8
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b70      	ldr	r3, [pc, #448]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	496d      	ldr	r1, [pc, #436]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e8c:	4b6b      	ldr	r3, [pc, #428]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	69db      	ldr	r3, [r3, #28]
 8003e98:	021b      	lsls	r3, r3, #8
 8003e9a:	4968      	ldr	r1, [pc, #416]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	604b      	str	r3, [r1, #4]
 8003ea0:	e025      	b.n	8003eee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea2:	4b66      	ldr	r3, [pc, #408]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a65      	ldr	r2, [pc, #404]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003ea8:	f043 0308 	orr.w	r3, r3, #8
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	4b63      	ldr	r3, [pc, #396]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	4960      	ldr	r1, [pc, #384]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ec0:	4b5e      	ldr	r3, [pc, #376]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	495b      	ldr	r1, [pc, #364]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 fdbe 	bl	8004a60 <RCC_SetFlashLatencyFromMSIRange>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e380      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003eee:	f000 fcc1 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	4b51      	ldr	r3, [pc, #324]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	091b      	lsrs	r3, r3, #4
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	4950      	ldr	r1, [pc, #320]	@ (8004040 <HAL_RCC_OscConfig+0x274>)
 8003f00:	5ccb      	ldrb	r3, [r1, r3]
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0a:	4a4e      	ldr	r2, [pc, #312]	@ (8004044 <HAL_RCC_OscConfig+0x278>)
 8003f0c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f0e:	4b4e      	ldr	r3, [pc, #312]	@ (8004048 <HAL_RCC_OscConfig+0x27c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fd fe92 	bl	8001c3c <HAL_InitTick>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d052      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	e364      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d032      	beq.n	8003f94 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f2e:	4b43      	ldr	r3, [pc, #268]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a42      	ldr	r2, [pc, #264]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f3a:	f7fe fbd3 	bl	80026e4 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f42:	f7fe fbcf 	bl	80026e4 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e34d      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f54:	4b39      	ldr	r3, [pc, #228]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0f0      	beq.n	8003f42 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f60:	4b36      	ldr	r3, [pc, #216]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a35      	ldr	r2, [pc, #212]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f66:	f043 0308 	orr.w	r3, r3, #8
 8003f6a:	6013      	str	r3, [r2, #0]
 8003f6c:	4b33      	ldr	r3, [pc, #204]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	4930      	ldr	r1, [pc, #192]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f7e:	4b2f      	ldr	r3, [pc, #188]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	492b      	ldr	r1, [pc, #172]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
 8003f92:	e01a      	b.n	8003fca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f94:	4b29      	ldr	r3, [pc, #164]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a28      	ldr	r2, [pc, #160]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003f9a:	f023 0301 	bic.w	r3, r3, #1
 8003f9e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fa0:	f7fe fba0 	bl	80026e4 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fa8:	f7fe fb9c 	bl	80026e4 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e31a      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fba:	4b20      	ldr	r3, [pc, #128]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1f0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x1dc>
 8003fc6:	e000      	b.n	8003fca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003fc8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d073      	beq.n	80040be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b08      	cmp	r3, #8
 8003fda:	d005      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x21c>
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	2b0c      	cmp	r3, #12
 8003fe0:	d10e      	bne.n	8004000 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d10b      	bne.n	8004000 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe8:	4b14      	ldr	r3, [pc, #80]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d063      	beq.n	80040bc <HAL_RCC_OscConfig+0x2f0>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d15f      	bne.n	80040bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e2f7      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004008:	d106      	bne.n	8004018 <HAL_RCC_OscConfig+0x24c>
 800400a:	4b0c      	ldr	r3, [pc, #48]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a0b      	ldr	r2, [pc, #44]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8004010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	e025      	b.n	8004064 <HAL_RCC_OscConfig+0x298>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004020:	d114      	bne.n	800404c <HAL_RCC_OscConfig+0x280>
 8004022:	4b06      	ldr	r3, [pc, #24]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a05      	ldr	r2, [pc, #20]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8004028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800402c:	6013      	str	r3, [r2, #0]
 800402e:	4b03      	ldr	r3, [pc, #12]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a02      	ldr	r2, [pc, #8]	@ (800403c <HAL_RCC_OscConfig+0x270>)
 8004034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	e013      	b.n	8004064 <HAL_RCC_OscConfig+0x298>
 800403c:	40021000 	.word	0x40021000
 8004040:	0800cddc 	.word	0x0800cddc
 8004044:	20000004 	.word	0x20000004
 8004048:	2000008c 	.word	0x2000008c
 800404c:	4ba0      	ldr	r3, [pc, #640]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a9f      	ldr	r2, [pc, #636]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004056:	6013      	str	r3, [r2, #0]
 8004058:	4b9d      	ldr	r3, [pc, #628]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a9c      	ldr	r2, [pc, #624]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800405e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d013      	beq.n	8004094 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406c:	f7fe fb3a 	bl	80026e4 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004074:	f7fe fb36 	bl	80026e4 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b64      	cmp	r3, #100	@ 0x64
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e2b4      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004086:	4b92      	ldr	r3, [pc, #584]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f0      	beq.n	8004074 <HAL_RCC_OscConfig+0x2a8>
 8004092:	e014      	b.n	80040be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004094:	f7fe fb26 	bl	80026e4 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800409a:	e008      	b.n	80040ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800409c:	f7fe fb22 	bl	80026e4 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b64      	cmp	r3, #100	@ 0x64
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e2a0      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ae:	4b88      	ldr	r3, [pc, #544]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1f0      	bne.n	800409c <HAL_RCC_OscConfig+0x2d0>
 80040ba:	e000      	b.n	80040be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d060      	beq.n	800418c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	2b04      	cmp	r3, #4
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_OscConfig+0x310>
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	2b0c      	cmp	r3, #12
 80040d4:	d119      	bne.n	800410a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d116      	bne.n	800410a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040dc:	4b7c      	ldr	r3, [pc, #496]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_RCC_OscConfig+0x328>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e27d      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f4:	4b76      	ldr	r3, [pc, #472]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	061b      	lsls	r3, r3, #24
 8004102:	4973      	ldr	r1, [pc, #460]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004104:	4313      	orrs	r3, r2
 8004106:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004108:	e040      	b.n	800418c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d023      	beq.n	800415a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004112:	4b6f      	ldr	r3, [pc, #444]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a6e      	ldr	r2, [pc, #440]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411e:	f7fe fae1 	bl	80026e4 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004126:	f7fe fadd 	bl	80026e4 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e25b      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004138:	4b65      	ldr	r3, [pc, #404]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004144:	4b62      	ldr	r3, [pc, #392]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	061b      	lsls	r3, r3, #24
 8004152:	495f      	ldr	r1, [pc, #380]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004154:	4313      	orrs	r3, r2
 8004156:	604b      	str	r3, [r1, #4]
 8004158:	e018      	b.n	800418c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800415a:	4b5d      	ldr	r3, [pc, #372]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a5c      	ldr	r2, [pc, #368]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004160:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004164:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004166:	f7fe fabd 	bl	80026e4 <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800416e:	f7fe fab9 	bl	80026e4 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e237      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004180:	4b53      	ldr	r3, [pc, #332]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1f0      	bne.n	800416e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0308 	and.w	r3, r3, #8
 8004194:	2b00      	cmp	r3, #0
 8004196:	d03c      	beq.n	8004212 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d01c      	beq.n	80041da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041a0:	4b4b      	ldr	r3, [pc, #300]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80041a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041a6:	4a4a      	ldr	r2, [pc, #296]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fe fa98 	bl	80026e4 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041b8:	f7fe fa94 	bl	80026e4 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e212      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ca:	4b41      	ldr	r3, [pc, #260]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80041cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0ef      	beq.n	80041b8 <HAL_RCC_OscConfig+0x3ec>
 80041d8:	e01b      	b.n	8004212 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041da:	4b3d      	ldr	r3, [pc, #244]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80041dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041e0:	4a3b      	ldr	r2, [pc, #236]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80041e2:	f023 0301 	bic.w	r3, r3, #1
 80041e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ea:	f7fe fa7b 	bl	80026e4 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f2:	f7fe fa77 	bl	80026e4 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e1f5      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004204:	4b32      	ldr	r3, [pc, #200]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004206:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1ef      	bne.n	80041f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0304 	and.w	r3, r3, #4
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80a6 	beq.w	800436c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004220:	2300      	movs	r3, #0
 8004222:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004224:	4b2a      	ldr	r3, [pc, #168]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10d      	bne.n	800424c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004230:	4b27      	ldr	r3, [pc, #156]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004234:	4a26      	ldr	r2, [pc, #152]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800423a:	6593      	str	r3, [r2, #88]	@ 0x58
 800423c:	4b24      	ldr	r3, [pc, #144]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800423e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004244:	60bb      	str	r3, [r7, #8]
 8004246:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004248:	2301      	movs	r3, #1
 800424a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800424c:	4b21      	ldr	r3, [pc, #132]	@ (80042d4 <HAL_RCC_OscConfig+0x508>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004254:	2b00      	cmp	r3, #0
 8004256:	d118      	bne.n	800428a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004258:	4b1e      	ldr	r3, [pc, #120]	@ (80042d4 <HAL_RCC_OscConfig+0x508>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1d      	ldr	r2, [pc, #116]	@ (80042d4 <HAL_RCC_OscConfig+0x508>)
 800425e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004262:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004264:	f7fe fa3e 	bl	80026e4 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800426c:	f7fe fa3a 	bl	80026e4 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e1b8      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800427e:	4b15      	ldr	r3, [pc, #84]	@ (80042d4 <HAL_RCC_OscConfig+0x508>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d108      	bne.n	80042a4 <HAL_RCC_OscConfig+0x4d8>
 8004292:	4b0f      	ldr	r3, [pc, #60]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 8004294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004298:	4a0d      	ldr	r2, [pc, #52]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042a2:	e029      	b.n	80042f8 <HAL_RCC_OscConfig+0x52c>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	2b05      	cmp	r3, #5
 80042aa:	d115      	bne.n	80042d8 <HAL_RCC_OscConfig+0x50c>
 80042ac:	4b08      	ldr	r3, [pc, #32]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80042ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b2:	4a07      	ldr	r2, [pc, #28]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80042b4:	f043 0304 	orr.w	r3, r3, #4
 80042b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042bc:	4b04      	ldr	r3, [pc, #16]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80042be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c2:	4a03      	ldr	r2, [pc, #12]	@ (80042d0 <HAL_RCC_OscConfig+0x504>)
 80042c4:	f043 0301 	orr.w	r3, r3, #1
 80042c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042cc:	e014      	b.n	80042f8 <HAL_RCC_OscConfig+0x52c>
 80042ce:	bf00      	nop
 80042d0:	40021000 	.word	0x40021000
 80042d4:	40007000 	.word	0x40007000
 80042d8:	4b9d      	ldr	r3, [pc, #628]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80042da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042de:	4a9c      	ldr	r2, [pc, #624]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80042e0:	f023 0301 	bic.w	r3, r3, #1
 80042e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042e8:	4b99      	ldr	r3, [pc, #612]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80042ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ee:	4a98      	ldr	r2, [pc, #608]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80042f0:	f023 0304 	bic.w	r3, r3, #4
 80042f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d016      	beq.n	800432e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004300:	f7fe f9f0 	bl	80026e4 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004306:	e00a      	b.n	800431e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004308:	f7fe f9ec 	bl	80026e4 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004316:	4293      	cmp	r3, r2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e168      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800431e:	4b8c      	ldr	r3, [pc, #560]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d0ed      	beq.n	8004308 <HAL_RCC_OscConfig+0x53c>
 800432c:	e015      	b.n	800435a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432e:	f7fe f9d9 	bl	80026e4 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004334:	e00a      	b.n	800434c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004336:	f7fe f9d5 	bl	80026e4 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004344:	4293      	cmp	r3, r2
 8004346:	d901      	bls.n	800434c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e151      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800434c:	4b80      	ldr	r3, [pc, #512]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1ed      	bne.n	8004336 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800435a:	7ffb      	ldrb	r3, [r7, #31]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d105      	bne.n	800436c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004360:	4b7b      	ldr	r3, [pc, #492]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004364:	4a7a      	ldr	r2, [pc, #488]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004366:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800436a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0320 	and.w	r3, r3, #32
 8004374:	2b00      	cmp	r3, #0
 8004376:	d03c      	beq.n	80043f2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01c      	beq.n	80043ba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004380:	4b73      	ldr	r3, [pc, #460]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004382:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004386:	4a72      	ldr	r2, [pc, #456]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004390:	f7fe f9a8 	bl	80026e4 <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004398:	f7fe f9a4 	bl	80026e4 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e122      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043aa:	4b69      	ldr	r3, [pc, #420]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80043ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0ef      	beq.n	8004398 <HAL_RCC_OscConfig+0x5cc>
 80043b8:	e01b      	b.n	80043f2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043ba:	4b65      	ldr	r3, [pc, #404]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80043bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043c0:	4a63      	ldr	r2, [pc, #396]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80043c2:	f023 0301 	bic.w	r3, r3, #1
 80043c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ca:	f7fe f98b 	bl	80026e4 <HAL_GetTick>
 80043ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043d2:	f7fe f987 	bl	80026e4 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e105      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043e4:	4b5a      	ldr	r3, [pc, #360]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80043e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1ef      	bne.n	80043d2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 80f9 	beq.w	80045ee <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004400:	2b02      	cmp	r3, #2
 8004402:	f040 80cf 	bne.w	80045a4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004406:	4b52      	ldr	r3, [pc, #328]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f003 0203 	and.w	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004416:	429a      	cmp	r2, r3
 8004418:	d12c      	bne.n	8004474 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	3b01      	subs	r3, #1
 8004426:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004428:	429a      	cmp	r2, r3
 800442a:	d123      	bne.n	8004474 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004436:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004438:	429a      	cmp	r2, r3
 800443a:	d11b      	bne.n	8004474 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004446:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004448:	429a      	cmp	r2, r3
 800444a:	d113      	bne.n	8004474 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004456:	085b      	lsrs	r3, r3, #1
 8004458:	3b01      	subs	r3, #1
 800445a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800445c:	429a      	cmp	r2, r3
 800445e:	d109      	bne.n	8004474 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	085b      	lsrs	r3, r3, #1
 800446c:	3b01      	subs	r3, #1
 800446e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d071      	beq.n	8004558 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	2b0c      	cmp	r3, #12
 8004478:	d068      	beq.n	800454c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800447a:	4b35      	ldr	r3, [pc, #212]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d105      	bne.n	8004492 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004486:	4b32      	ldr	r3, [pc, #200]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e0ac      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004496:	4b2e      	ldr	r3, [pc, #184]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a2d      	ldr	r2, [pc, #180]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 800449c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044a0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044a2:	f7fe f91f 	bl	80026e4 <HAL_GetTick>
 80044a6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044a8:	e008      	b.n	80044bc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044aa:	f7fe f91b 	bl	80026e4 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d901      	bls.n	80044bc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e099      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044bc:	4b24      	ldr	r3, [pc, #144]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1f0      	bne.n	80044aa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044c8:	4b21      	ldr	r3, [pc, #132]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 80044ca:	68da      	ldr	r2, [r3, #12]
 80044cc:	4b21      	ldr	r3, [pc, #132]	@ (8004554 <HAL_RCC_OscConfig+0x788>)
 80044ce:	4013      	ands	r3, r2
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80044d8:	3a01      	subs	r2, #1
 80044da:	0112      	lsls	r2, r2, #4
 80044dc:	4311      	orrs	r1, r2
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80044e2:	0212      	lsls	r2, r2, #8
 80044e4:	4311      	orrs	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80044ea:	0852      	lsrs	r2, r2, #1
 80044ec:	3a01      	subs	r2, #1
 80044ee:	0552      	lsls	r2, r2, #21
 80044f0:	4311      	orrs	r1, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80044f6:	0852      	lsrs	r2, r2, #1
 80044f8:	3a01      	subs	r2, #1
 80044fa:	0652      	lsls	r2, r2, #25
 80044fc:	4311      	orrs	r1, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004502:	06d2      	lsls	r2, r2, #27
 8004504:	430a      	orrs	r2, r1
 8004506:	4912      	ldr	r1, [pc, #72]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004508:	4313      	orrs	r3, r2
 800450a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800450c:	4b10      	ldr	r3, [pc, #64]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a0f      	ldr	r2, [pc, #60]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004516:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004518:	4b0d      	ldr	r3, [pc, #52]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	4a0c      	ldr	r2, [pc, #48]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 800451e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004522:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004524:	f7fe f8de 	bl	80026e4 <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800452c:	f7fe f8da 	bl	80026e4 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e058      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800453e:	4b04      	ldr	r3, [pc, #16]	@ (8004550 <HAL_RCC_OscConfig+0x784>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d0f0      	beq.n	800452c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800454a:	e050      	b.n	80045ee <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e04f      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
 8004550:	40021000 	.word	0x40021000
 8004554:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004558:	4b27      	ldr	r3, [pc, #156]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d144      	bne.n	80045ee <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004564:	4b24      	ldr	r3, [pc, #144]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a23      	ldr	r2, [pc, #140]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 800456a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800456e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004570:	4b21      	ldr	r3, [pc, #132]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	4a20      	ldr	r2, [pc, #128]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 8004576:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800457a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800457c:	f7fe f8b2 	bl	80026e4 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004584:	f7fe f8ae 	bl	80026e4 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e02c      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004596:	4b18      	ldr	r3, [pc, #96]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0f0      	beq.n	8004584 <HAL_RCC_OscConfig+0x7b8>
 80045a2:	e024      	b.n	80045ee <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	2b0c      	cmp	r3, #12
 80045a8:	d01f      	beq.n	80045ea <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045aa:	4b13      	ldr	r3, [pc, #76]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a12      	ldr	r2, [pc, #72]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 80045b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b6:	f7fe f895 	bl	80026e4 <HAL_GetTick>
 80045ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045bc:	e008      	b.n	80045d0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045be:	f7fe f891 	bl	80026e4 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e00f      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045d0:	4b09      	ldr	r3, [pc, #36]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1f0      	bne.n	80045be <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80045dc:	4b06      	ldr	r3, [pc, #24]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 80045de:	68da      	ldr	r2, [r3, #12]
 80045e0:	4905      	ldr	r1, [pc, #20]	@ (80045f8 <HAL_RCC_OscConfig+0x82c>)
 80045e2:	4b06      	ldr	r3, [pc, #24]	@ (80045fc <HAL_RCC_OscConfig+0x830>)
 80045e4:	4013      	ands	r3, r2
 80045e6:	60cb      	str	r3, [r1, #12]
 80045e8:	e001      	b.n	80045ee <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e000      	b.n	80045f0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3720      	adds	r7, #32
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	40021000 	.word	0x40021000
 80045fc:	feeefffc 	.word	0xfeeefffc

08004600 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800460a:	2300      	movs	r3, #0
 800460c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e11d      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004618:	4b90      	ldr	r3, [pc, #576]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 030f 	and.w	r3, r3, #15
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d910      	bls.n	8004648 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004626:	4b8d      	ldr	r3, [pc, #564]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f023 020f 	bic.w	r2, r3, #15
 800462e:	498b      	ldr	r1, [pc, #556]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	4313      	orrs	r3, r2
 8004634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004636:	4b89      	ldr	r3, [pc, #548]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	683a      	ldr	r2, [r7, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d001      	beq.n	8004648 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e105      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d010      	beq.n	8004676 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	4b81      	ldr	r3, [pc, #516]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004660:	429a      	cmp	r2, r3
 8004662:	d908      	bls.n	8004676 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004664:	4b7e      	ldr	r3, [pc, #504]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	497b      	ldr	r1, [pc, #492]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d079      	beq.n	8004776 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b03      	cmp	r3, #3
 8004688:	d11e      	bne.n	80046c8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800468a:	4b75      	ldr	r3, [pc, #468]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e0dc      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800469a:	f000 fa3b 	bl	8004b14 <RCC_GetSysClockFreqFromPLLSource>
 800469e:	4603      	mov	r3, r0
 80046a0:	4a70      	ldr	r2, [pc, #448]	@ (8004864 <HAL_RCC_ClockConfig+0x264>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d946      	bls.n	8004734 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80046a6:	4b6e      	ldr	r3, [pc, #440]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d140      	bne.n	8004734 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80046b2:	4b6b      	ldr	r3, [pc, #428]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046ba:	4a69      	ldr	r2, [pc, #420]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80046bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80046c2:	2380      	movs	r3, #128	@ 0x80
 80046c4:	617b      	str	r3, [r7, #20]
 80046c6:	e035      	b.n	8004734 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d107      	bne.n	80046e0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046d0:	4b63      	ldr	r3, [pc, #396]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d115      	bne.n	8004708 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e0b9      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d107      	bne.n	80046f8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046e8:	4b5d      	ldr	r3, [pc, #372]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d109      	bne.n	8004708 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e0ad      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046f8:	4b59      	ldr	r3, [pc, #356]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e0a5      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004708:	f000 f8b4 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 800470c:	4603      	mov	r3, r0
 800470e:	4a55      	ldr	r2, [pc, #340]	@ (8004864 <HAL_RCC_ClockConfig+0x264>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d90f      	bls.n	8004734 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004714:	4b52      	ldr	r3, [pc, #328]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d109      	bne.n	8004734 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004720:	4b4f      	ldr	r3, [pc, #316]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004728:	4a4d      	ldr	r2, [pc, #308]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 800472a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800472e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004730:	2380      	movs	r3, #128	@ 0x80
 8004732:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004734:	4b4a      	ldr	r3, [pc, #296]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f023 0203 	bic.w	r2, r3, #3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	4947      	ldr	r1, [pc, #284]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004742:	4313      	orrs	r3, r2
 8004744:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004746:	f7fd ffcd 	bl	80026e4 <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474c:	e00a      	b.n	8004764 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800474e:	f7fd ffc9 	bl	80026e4 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475c:	4293      	cmp	r3, r2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e077      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004764:	4b3e      	ldr	r3, [pc, #248]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 020c 	and.w	r2, r3, #12
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	429a      	cmp	r2, r3
 8004774:	d1eb      	bne.n	800474e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	2b80      	cmp	r3, #128	@ 0x80
 800477a:	d105      	bne.n	8004788 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800477c:	4b38      	ldr	r3, [pc, #224]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	4a37      	ldr	r2, [pc, #220]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004782:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004786:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d010      	beq.n	80047b6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	4b31      	ldr	r3, [pc, #196]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d208      	bcs.n	80047b6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	492b      	ldr	r1, [pc, #172]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047b6:	4b29      	ldr	r3, [pc, #164]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d210      	bcs.n	80047e6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c4:	4b25      	ldr	r3, [pc, #148]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f023 020f 	bic.w	r2, r3, #15
 80047cc:	4923      	ldr	r1, [pc, #140]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d4:	4b21      	ldr	r3, [pc, #132]	@ (800485c <HAL_RCC_ClockConfig+0x25c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 030f 	and.w	r3, r3, #15
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d001      	beq.n	80047e6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e036      	b.n	8004854 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0304 	and.w	r3, r3, #4
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d008      	beq.n	8004804 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	4918      	ldr	r1, [pc, #96]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004800:	4313      	orrs	r3, r2
 8004802:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b00      	cmp	r3, #0
 800480e:	d009      	beq.n	8004824 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004810:	4b13      	ldr	r3, [pc, #76]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	00db      	lsls	r3, r3, #3
 800481e:	4910      	ldr	r1, [pc, #64]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 8004820:	4313      	orrs	r3, r2
 8004822:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004824:	f000 f826 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 8004828:	4602      	mov	r2, r0
 800482a:	4b0d      	ldr	r3, [pc, #52]	@ (8004860 <HAL_RCC_ClockConfig+0x260>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	091b      	lsrs	r3, r3, #4
 8004830:	f003 030f 	and.w	r3, r3, #15
 8004834:	490c      	ldr	r1, [pc, #48]	@ (8004868 <HAL_RCC_ClockConfig+0x268>)
 8004836:	5ccb      	ldrb	r3, [r1, r3]
 8004838:	f003 031f 	and.w	r3, r3, #31
 800483c:	fa22 f303 	lsr.w	r3, r2, r3
 8004840:	4a0a      	ldr	r2, [pc, #40]	@ (800486c <HAL_RCC_ClockConfig+0x26c>)
 8004842:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004844:	4b0a      	ldr	r3, [pc, #40]	@ (8004870 <HAL_RCC_ClockConfig+0x270>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4618      	mov	r0, r3
 800484a:	f7fd f9f7 	bl	8001c3c <HAL_InitTick>
 800484e:	4603      	mov	r3, r0
 8004850:	73fb      	strb	r3, [r7, #15]

  return status;
 8004852:	7bfb      	ldrb	r3, [r7, #15]
}
 8004854:	4618      	mov	r0, r3
 8004856:	3718      	adds	r7, #24
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40022000 	.word	0x40022000
 8004860:	40021000 	.word	0x40021000
 8004864:	04c4b400 	.word	0x04c4b400
 8004868:	0800cddc 	.word	0x0800cddc
 800486c:	20000004 	.word	0x20000004
 8004870:	2000008c 	.word	0x2000008c

08004874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004874:	b480      	push	{r7}
 8004876:	b089      	sub	sp, #36	@ 0x24
 8004878:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	61fb      	str	r3, [r7, #28]
 800487e:	2300      	movs	r3, #0
 8004880:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004882:	4b3e      	ldr	r3, [pc, #248]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
 800488a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800488c:	4b3b      	ldr	r3, [pc, #236]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f003 0303 	and.w	r3, r3, #3
 8004894:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d005      	beq.n	80048a8 <HAL_RCC_GetSysClockFreq+0x34>
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	2b0c      	cmp	r3, #12
 80048a0:	d121      	bne.n	80048e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d11e      	bne.n	80048e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80048a8:	4b34      	ldr	r3, [pc, #208]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d107      	bne.n	80048c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80048b4:	4b31      	ldr	r3, [pc, #196]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 80048b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048ba:	0a1b      	lsrs	r3, r3, #8
 80048bc:	f003 030f 	and.w	r3, r3, #15
 80048c0:	61fb      	str	r3, [r7, #28]
 80048c2:	e005      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80048c4:	4b2d      	ldr	r3, [pc, #180]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	091b      	lsrs	r3, r3, #4
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80048d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004980 <HAL_RCC_GetSysClockFreq+0x10c>)
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10d      	bne.n	80048fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048e4:	e00a      	b.n	80048fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b04      	cmp	r3, #4
 80048ea:	d102      	bne.n	80048f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80048ec:	4b25      	ldr	r3, [pc, #148]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x110>)
 80048ee:	61bb      	str	r3, [r7, #24]
 80048f0:	e004      	b.n	80048fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d101      	bne.n	80048fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048f8:	4b23      	ldr	r3, [pc, #140]	@ (8004988 <HAL_RCC_GetSysClockFreq+0x114>)
 80048fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	2b0c      	cmp	r3, #12
 8004900:	d134      	bne.n	800496c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004902:	4b1e      	ldr	r3, [pc, #120]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f003 0303 	and.w	r3, r3, #3
 800490a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d003      	beq.n	800491a <HAL_RCC_GetSysClockFreq+0xa6>
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b03      	cmp	r3, #3
 8004916:	d003      	beq.n	8004920 <HAL_RCC_GetSysClockFreq+0xac>
 8004918:	e005      	b.n	8004926 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800491a:	4b1a      	ldr	r3, [pc, #104]	@ (8004984 <HAL_RCC_GetSysClockFreq+0x110>)
 800491c:	617b      	str	r3, [r7, #20]
      break;
 800491e:	e005      	b.n	800492c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004920:	4b19      	ldr	r3, [pc, #100]	@ (8004988 <HAL_RCC_GetSysClockFreq+0x114>)
 8004922:	617b      	str	r3, [r7, #20]
      break;
 8004924:	e002      	b.n	800492c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	617b      	str	r3, [r7, #20]
      break;
 800492a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800492c:	4b13      	ldr	r3, [pc, #76]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	091b      	lsrs	r3, r3, #4
 8004932:	f003 030f 	and.w	r3, r3, #15
 8004936:	3301      	adds	r3, #1
 8004938:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800493a:	4b10      	ldr	r3, [pc, #64]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	0a1b      	lsrs	r3, r3, #8
 8004940:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	fb03 f202 	mul.w	r2, r3, r2
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004950:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004952:	4b0a      	ldr	r3, [pc, #40]	@ (800497c <HAL_RCC_GetSysClockFreq+0x108>)
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	0e5b      	lsrs	r3, r3, #25
 8004958:	f003 0303 	and.w	r3, r3, #3
 800495c:	3301      	adds	r3, #1
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800496c:	69bb      	ldr	r3, [r7, #24]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3724      	adds	r7, #36	@ 0x24
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	40021000 	.word	0x40021000
 8004980:	0800cdf4 	.word	0x0800cdf4
 8004984:	00f42400 	.word	0x00f42400
 8004988:	007a1200 	.word	0x007a1200

0800498c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004990:	4b03      	ldr	r3, [pc, #12]	@ (80049a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004992:	681b      	ldr	r3, [r3, #0]
}
 8004994:	4618      	mov	r0, r3
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	20000004 	.word	0x20000004

080049a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049a8:	f7ff fff0 	bl	800498c <HAL_RCC_GetHCLKFreq>
 80049ac:	4602      	mov	r2, r0
 80049ae:	4b06      	ldr	r3, [pc, #24]	@ (80049c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	0a1b      	lsrs	r3, r3, #8
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	4904      	ldr	r1, [pc, #16]	@ (80049cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80049ba:	5ccb      	ldrb	r3, [r1, r3]
 80049bc:	f003 031f 	and.w	r3, r3, #31
 80049c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	40021000 	.word	0x40021000
 80049cc:	0800cdec 	.word	0x0800cdec

080049d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80049d4:	f7ff ffda 	bl	800498c <HAL_RCC_GetHCLKFreq>
 80049d8:	4602      	mov	r2, r0
 80049da:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	0adb      	lsrs	r3, r3, #11
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	4904      	ldr	r1, [pc, #16]	@ (80049f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80049e6:	5ccb      	ldrb	r3, [r1, r3]
 80049e8:	f003 031f 	and.w	r3, r3, #31
 80049ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40021000 	.word	0x40021000
 80049f8:	0800cdec 	.word	0x0800cdec

080049fc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	220f      	movs	r2, #15
 8004a0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004a0c:	4b12      	ldr	r3, [pc, #72]	@ (8004a58 <HAL_RCC_GetClockConfig+0x5c>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 0203 	and.w	r2, r3, #3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004a18:	4b0f      	ldr	r3, [pc, #60]	@ (8004a58 <HAL_RCC_GetClockConfig+0x5c>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004a24:	4b0c      	ldr	r3, [pc, #48]	@ (8004a58 <HAL_RCC_GetClockConfig+0x5c>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004a30:	4b09      	ldr	r3, [pc, #36]	@ (8004a58 <HAL_RCC_GetClockConfig+0x5c>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	08db      	lsrs	r3, r3, #3
 8004a36:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004a3e:	4b07      	ldr	r3, [pc, #28]	@ (8004a5c <HAL_RCC_GetClockConfig+0x60>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 020f 	and.w	r2, r3, #15
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	601a      	str	r2, [r3, #0]
}
 8004a4a:	bf00      	nop
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	40022000 	.word	0x40022000

08004a60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b086      	sub	sp, #24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a68:	2300      	movs	r3, #0
 8004a6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a6c:	4b27      	ldr	r3, [pc, #156]	@ (8004b0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d003      	beq.n	8004a80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004a78:	f7ff f8e4 	bl	8003c44 <HAL_PWREx_GetVoltageRange>
 8004a7c:	6178      	str	r0, [r7, #20]
 8004a7e:	e014      	b.n	8004aaa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a80:	4b22      	ldr	r3, [pc, #136]	@ (8004b0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a84:	4a21      	ldr	r2, [pc, #132]	@ (8004b0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8004b0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a94:	60fb      	str	r3, [r7, #12]
 8004a96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004a98:	f7ff f8d4 	bl	8003c44 <HAL_PWREx_GetVoltageRange>
 8004a9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8004b0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa2:	4a1a      	ldr	r2, [pc, #104]	@ (8004b0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004aa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab0:	d10b      	bne.n	8004aca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b80      	cmp	r3, #128	@ 0x80
 8004ab6:	d913      	bls.n	8004ae0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2ba0      	cmp	r3, #160	@ 0xa0
 8004abc:	d902      	bls.n	8004ac4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004abe:	2302      	movs	r3, #2
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	e00d      	b.n	8004ae0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	613b      	str	r3, [r7, #16]
 8004ac8:	e00a      	b.n	8004ae0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ace:	d902      	bls.n	8004ad6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	613b      	str	r3, [r7, #16]
 8004ad4:	e004      	b.n	8004ae0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2b70      	cmp	r3, #112	@ 0x70
 8004ada:	d101      	bne.n	8004ae0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004adc:	2301      	movs	r3, #1
 8004ade:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 020f 	bic.w	r2, r3, #15
 8004ae8:	4909      	ldr	r1, [pc, #36]	@ (8004b10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004af0:	4b07      	ldr	r3, [pc, #28]	@ (8004b10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 030f 	and.w	r3, r3, #15
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d001      	beq.n	8004b02 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e000      	b.n	8004b04 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	40022000 	.word	0x40022000

08004b14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2b03      	cmp	r3, #3
 8004b28:	d00b      	beq.n	8004b42 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2b03      	cmp	r3, #3
 8004b2e:	d825      	bhi.n	8004b7c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d008      	beq.n	8004b48 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d11f      	bne.n	8004b7c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004b3c:	4b25      	ldr	r3, [pc, #148]	@ (8004bd4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004b3e:	613b      	str	r3, [r7, #16]
    break;
 8004b40:	e01f      	b.n	8004b82 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004b42:	4b25      	ldr	r3, [pc, #148]	@ (8004bd8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004b44:	613b      	str	r3, [r7, #16]
    break;
 8004b46:	e01c      	b.n	8004b82 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b48:	4b21      	ldr	r3, [pc, #132]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0308 	and.w	r3, r3, #8
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d107      	bne.n	8004b64 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b54:	4b1e      	ldr	r3, [pc, #120]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b5a:	0a1b      	lsrs	r3, r3, #8
 8004b5c:	f003 030f 	and.w	r3, r3, #15
 8004b60:	617b      	str	r3, [r7, #20]
 8004b62:	e005      	b.n	8004b70 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b64:	4b1a      	ldr	r3, [pc, #104]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	091b      	lsrs	r3, r3, #4
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004b70:	4a1a      	ldr	r2, [pc, #104]	@ (8004bdc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b78:	613b      	str	r3, [r7, #16]
    break;
 8004b7a:	e002      	b.n	8004b82 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	613b      	str	r3, [r7, #16]
    break;
 8004b80:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b82:	4b13      	ldr	r3, [pc, #76]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	091b      	lsrs	r3, r3, #4
 8004b88:	f003 030f 	and.w	r3, r3, #15
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b90:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	0a1b      	lsrs	r3, r3, #8
 8004b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	fb03 f202 	mul.w	r2, r3, r2
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ba8:	4b09      	ldr	r3, [pc, #36]	@ (8004bd0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	0e5b      	lsrs	r3, r3, #25
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004bc2:	683b      	ldr	r3, [r7, #0]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	371c      	adds	r7, #28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	00f42400 	.word	0x00f42400
 8004bd8:	007a1200 	.word	0x007a1200
 8004bdc:	0800cdf4 	.word	0x0800cdf4

08004be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004be8:	2300      	movs	r3, #0
 8004bea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bec:	2300      	movs	r3, #0
 8004bee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d040      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c00:	2b80      	cmp	r3, #128	@ 0x80
 8004c02:	d02a      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c04:	2b80      	cmp	r3, #128	@ 0x80
 8004c06:	d825      	bhi.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c08:	2b60      	cmp	r3, #96	@ 0x60
 8004c0a:	d026      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004c0c:	2b60      	cmp	r3, #96	@ 0x60
 8004c0e:	d821      	bhi.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c10:	2b40      	cmp	r3, #64	@ 0x40
 8004c12:	d006      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004c14:	2b40      	cmp	r3, #64	@ 0x40
 8004c16:	d81d      	bhi.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d009      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004c1c:	2b20      	cmp	r3, #32
 8004c1e:	d010      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004c20:	e018      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c22:	4b89      	ldr	r3, [pc, #548]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	4a88      	ldr	r2, [pc, #544]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c2c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c2e:	e015      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	3304      	adds	r3, #4
 8004c34:	2100      	movs	r1, #0
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 fb02 	bl	8005240 <RCCEx_PLLSAI1_Config>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c40:	e00c      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	3320      	adds	r3, #32
 8004c46:	2100      	movs	r1, #0
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f000 fbed 	bl	8005428 <RCCEx_PLLSAI2_Config>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c52:	e003      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	74fb      	strb	r3, [r7, #19]
      break;
 8004c58:	e000      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004c5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c5c:	7cfb      	ldrb	r3, [r7, #19]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10b      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c62:	4b79      	ldr	r3, [pc, #484]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c68:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c70:	4975      	ldr	r1, [pc, #468]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004c78:	e001      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c7a:	7cfb      	ldrb	r3, [r7, #19]
 8004c7c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d047      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c92:	d030      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c98:	d82a      	bhi.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c9e:	d02a      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004ca0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ca4:	d824      	bhi.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004caa:	d008      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cb0:	d81e      	bhi.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00a      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004cb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cba:	d010      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004cbc:	e018      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004cbe:	4b62      	ldr	r3, [pc, #392]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	4a61      	ldr	r2, [pc, #388]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cc8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004cca:	e015      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3304      	adds	r3, #4
 8004cd0:	2100      	movs	r1, #0
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fab4 	bl	8005240 <RCCEx_PLLSAI1_Config>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004cdc:	e00c      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3320      	adds	r3, #32
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f000 fb9f 	bl	8005428 <RCCEx_PLLSAI2_Config>
 8004cea:	4603      	mov	r3, r0
 8004cec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004cee:	e003      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	74fb      	strb	r3, [r7, #19]
      break;
 8004cf4:	e000      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004cf6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cf8:	7cfb      	ldrb	r3, [r7, #19]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10b      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cfe:	4b52      	ldr	r3, [pc, #328]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0c:	494e      	ldr	r1, [pc, #312]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004d14:	e001      	b.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d16:	7cfb      	ldrb	r3, [r7, #19]
 8004d18:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 809f 	beq.w	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d2c:	4b46      	ldr	r3, [pc, #280]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e000      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00d      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d42:	4b41      	ldr	r3, [pc, #260]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d46:	4a40      	ldr	r2, [pc, #256]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d56:	60bb      	str	r3, [r7, #8]
 8004d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a3a      	ldr	r2, [pc, #232]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d6a:	f7fd fcbb 	bl	80026e4 <HAL_GetTick>
 8004d6e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d70:	e009      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d72:	f7fd fcb7 	bl	80026e4 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d902      	bls.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	74fb      	strb	r3, [r7, #19]
        break;
 8004d84:	e005      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d86:	4b31      	ldr	r3, [pc, #196]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0ef      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004d92:	7cfb      	ldrb	r3, [r7, #19]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d15b      	bne.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d98:	4b2b      	ldr	r3, [pc, #172]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004da2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d01f      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d019      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004db6:	4b24      	ldr	r3, [pc, #144]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dc0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004dc2:	4b21      	ldr	r3, [pc, #132]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004de2:	4a19      	ldr	r2, [pc, #100]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d016      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df4:	f7fd fc76 	bl	80026e4 <HAL_GetTick>
 8004df8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dfa:	e00b      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfc:	f7fd fc72 	bl	80026e4 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d902      	bls.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	74fb      	strb	r3, [r7, #19]
            break;
 8004e12:	e006      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e14:	4b0c      	ldr	r3, [pc, #48]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0ec      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004e22:	7cfb      	ldrb	r3, [r7, #19]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10c      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e28:	4b07      	ldr	r3, [pc, #28]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e38:	4903      	ldr	r1, [pc, #12]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e40:	e008      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e42:	7cfb      	ldrb	r3, [r7, #19]
 8004e44:	74bb      	strb	r3, [r7, #18]
 8004e46:	e005      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e50:	7cfb      	ldrb	r3, [r7, #19]
 8004e52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e54:	7c7b      	ldrb	r3, [r7, #17]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d105      	bne.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e5a:	4ba0      	ldr	r3, [pc, #640]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5e:	4a9f      	ldr	r2, [pc, #636]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e72:	4b9a      	ldr	r3, [pc, #616]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e78:	f023 0203 	bic.w	r2, r3, #3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e80:	4996      	ldr	r1, [pc, #600]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e94:	4b91      	ldr	r3, [pc, #580]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9a:	f023 020c 	bic.w	r2, r3, #12
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	498e      	ldr	r1, [pc, #568]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0304 	and.w	r3, r3, #4
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004eb6:	4b89      	ldr	r3, [pc, #548]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ebc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec4:	4985      	ldr	r1, [pc, #532]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ed8:	4b80      	ldr	r3, [pc, #512]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ede:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ee6:	497d      	ldr	r1, [pc, #500]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0310 	and.w	r3, r3, #16
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004efa:	4b78      	ldr	r3, [pc, #480]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f08:	4974      	ldr	r1, [pc, #464]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0320 	and.w	r3, r3, #32
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f1c:	4b6f      	ldr	r3, [pc, #444]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f2a:	496c      	ldr	r1, [pc, #432]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00a      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f3e:	4b67      	ldr	r3, [pc, #412]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f4c:	4963      	ldr	r1, [pc, #396]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00a      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f60:	4b5e      	ldr	r3, [pc, #376]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f6e:	495b      	ldr	r1, [pc, #364]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00a      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f82:	4b56      	ldr	r3, [pc, #344]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f90:	4952      	ldr	r1, [pc, #328]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00a      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fa4:	4b4d      	ldr	r3, [pc, #308]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004faa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb2:	494a      	ldr	r1, [pc, #296]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fc6:	4b45      	ldr	r3, [pc, #276]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fd4:	4941      	ldr	r1, [pc, #260]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00a      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fe8:	4b3c      	ldr	r3, [pc, #240]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fee:	f023 0203 	bic.w	r2, r3, #3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ff6:	4939      	ldr	r1, [pc, #228]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d028      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800500a:	4b34      	ldr	r3, [pc, #208]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800500c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005010:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005018:	4930      	ldr	r1, [pc, #192]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800501a:	4313      	orrs	r3, r2
 800501c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005024:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005028:	d106      	bne.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800502a:	4b2c      	ldr	r3, [pc, #176]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	4a2b      	ldr	r2, [pc, #172]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005030:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005034:	60d3      	str	r3, [r2, #12]
 8005036:	e011      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800503c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005040:	d10c      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	3304      	adds	r3, #4
 8005046:	2101      	movs	r1, #1
 8005048:	4618      	mov	r0, r3
 800504a:	f000 f8f9 	bl	8005240 <RCCEx_PLLSAI1_Config>
 800504e:	4603      	mov	r3, r0
 8005050:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005052:	7cfb      	ldrb	r3, [r7, #19]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d001      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005058:	7cfb      	ldrb	r3, [r7, #19]
 800505a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d04d      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800506c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005070:	d108      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005072:	4b1a      	ldr	r3, [pc, #104]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005074:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005078:	4a18      	ldr	r2, [pc, #96]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800507a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800507e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005082:	e012      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005084:	4b15      	ldr	r3, [pc, #84]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005086:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800508a:	4a14      	ldr	r2, [pc, #80]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800508c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005090:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005094:	4b11      	ldr	r3, [pc, #68]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050a2:	490e      	ldr	r1, [pc, #56]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050b2:	d106      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050b4:	4b09      	ldr	r3, [pc, #36]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	4a08      	ldr	r2, [pc, #32]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050be:	60d3      	str	r3, [r2, #12]
 80050c0:	e020      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ca:	d109      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050cc:	4b03      	ldr	r3, [pc, #12]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	4a02      	ldr	r2, [pc, #8]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050d6:	60d3      	str	r3, [r2, #12]
 80050d8:	e014      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80050da:	bf00      	nop
 80050dc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050e8:	d10c      	bne.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	3304      	adds	r3, #4
 80050ee:	2101      	movs	r1, #1
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 f8a5 	bl	8005240 <RCCEx_PLLSAI1_Config>
 80050f6:	4603      	mov	r3, r0
 80050f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050fa:	7cfb      	ldrb	r3, [r7, #19]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d001      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005100:	7cfb      	ldrb	r3, [r7, #19]
 8005102:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d028      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005110:	4b4a      	ldr	r3, [pc, #296]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005116:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800511e:	4947      	ldr	r1, [pc, #284]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005120:	4313      	orrs	r3, r2
 8005122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800512a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800512e:	d106      	bne.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005130:	4b42      	ldr	r3, [pc, #264]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	4a41      	ldr	r2, [pc, #260]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005136:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800513a:	60d3      	str	r3, [r2, #12]
 800513c:	e011      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005142:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005146:	d10c      	bne.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3304      	adds	r3, #4
 800514c:	2101      	movs	r1, #1
 800514e:	4618      	mov	r0, r3
 8005150:	f000 f876 	bl	8005240 <RCCEx_PLLSAI1_Config>
 8005154:	4603      	mov	r3, r0
 8005156:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005158:	7cfb      	ldrb	r3, [r7, #19]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800515e:	7cfb      	ldrb	r3, [r7, #19]
 8005160:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d01e      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800516e:	4b33      	ldr	r3, [pc, #204]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005174:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800517e:	492f      	ldr	r1, [pc, #188]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800518c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005190:	d10c      	bne.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	3304      	adds	r3, #4
 8005196:	2102      	movs	r1, #2
 8005198:	4618      	mov	r0, r3
 800519a:	f000 f851 	bl	8005240 <RCCEx_PLLSAI1_Config>
 800519e:	4603      	mov	r3, r0
 80051a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051a2:	7cfb      	ldrb	r3, [r7, #19]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00b      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80051b8:	4b20      	ldr	r3, [pc, #128]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051be:	f023 0204 	bic.w	r2, r3, #4
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051c8:	491c      	ldr	r1, [pc, #112]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00b      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80051dc:	4b17      	ldr	r3, [pc, #92]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051e2:	f023 0218 	bic.w	r2, r3, #24
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ec:	4913      	ldr	r1, [pc, #76]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d017      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005200:	4b0e      	ldr	r3, [pc, #56]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005206:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005210:	490a      	ldr	r1, [pc, #40]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800521e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005222:	d105      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005224:	4b05      	ldr	r3, [pc, #20]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	4a04      	ldr	r2, [pc, #16]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800522a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800522e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005230:	7cbb      	ldrb	r3, [r7, #18]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000

08005240 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800524e:	4b72      	ldr	r3, [pc, #456]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	f003 0303 	and.w	r3, r3, #3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00e      	beq.n	8005278 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800525a:	4b6f      	ldr	r3, [pc, #444]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f003 0203 	and.w	r2, r3, #3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	429a      	cmp	r2, r3
 8005268:	d103      	bne.n	8005272 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
       ||
 800526e:	2b00      	cmp	r3, #0
 8005270:	d142      	bne.n	80052f8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	73fb      	strb	r3, [r7, #15]
 8005276:	e03f      	b.n	80052f8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b03      	cmp	r3, #3
 800527e:	d018      	beq.n	80052b2 <RCCEx_PLLSAI1_Config+0x72>
 8005280:	2b03      	cmp	r3, #3
 8005282:	d825      	bhi.n	80052d0 <RCCEx_PLLSAI1_Config+0x90>
 8005284:	2b01      	cmp	r3, #1
 8005286:	d002      	beq.n	800528e <RCCEx_PLLSAI1_Config+0x4e>
 8005288:	2b02      	cmp	r3, #2
 800528a:	d009      	beq.n	80052a0 <RCCEx_PLLSAI1_Config+0x60>
 800528c:	e020      	b.n	80052d0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800528e:	4b62      	ldr	r3, [pc, #392]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d11d      	bne.n	80052d6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800529e:	e01a      	b.n	80052d6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052a0:	4b5d      	ldr	r3, [pc, #372]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d116      	bne.n	80052da <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052b0:	e013      	b.n	80052da <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052b2:	4b59      	ldr	r3, [pc, #356]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10f      	bne.n	80052de <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052be:	4b56      	ldr	r3, [pc, #344]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d109      	bne.n	80052de <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052ce:	e006      	b.n	80052de <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
      break;
 80052d4:	e004      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80052d6:	bf00      	nop
 80052d8:	e002      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80052da:	bf00      	nop
 80052dc:	e000      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80052de:	bf00      	nop
    }

    if(status == HAL_OK)
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d108      	bne.n	80052f8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80052e6:	4b4c      	ldr	r3, [pc, #304]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f023 0203 	bic.w	r2, r3, #3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4949      	ldr	r1, [pc, #292]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f040 8086 	bne.w	800540c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005300:	4b45      	ldr	r3, [pc, #276]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a44      	ldr	r2, [pc, #272]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005306:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800530a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800530c:	f7fd f9ea 	bl	80026e4 <HAL_GetTick>
 8005310:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005312:	e009      	b.n	8005328 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005314:	f7fd f9e6 	bl	80026e4 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d902      	bls.n	8005328 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	73fb      	strb	r3, [r7, #15]
        break;
 8005326:	e005      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005328:	4b3b      	ldr	r3, [pc, #236]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1ef      	bne.n	8005314 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005334:	7bfb      	ldrb	r3, [r7, #15]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d168      	bne.n	800540c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d113      	bne.n	8005368 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005340:	4b35      	ldr	r3, [pc, #212]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005342:	691a      	ldr	r2, [r3, #16]
 8005344:	4b35      	ldr	r3, [pc, #212]	@ (800541c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005346:	4013      	ands	r3, r2
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	6892      	ldr	r2, [r2, #8]
 800534c:	0211      	lsls	r1, r2, #8
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	68d2      	ldr	r2, [r2, #12]
 8005352:	06d2      	lsls	r2, r2, #27
 8005354:	4311      	orrs	r1, r2
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	6852      	ldr	r2, [r2, #4]
 800535a:	3a01      	subs	r2, #1
 800535c:	0112      	lsls	r2, r2, #4
 800535e:	430a      	orrs	r2, r1
 8005360:	492d      	ldr	r1, [pc, #180]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005362:	4313      	orrs	r3, r2
 8005364:	610b      	str	r3, [r1, #16]
 8005366:	e02d      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d115      	bne.n	800539a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800536e:	4b2a      	ldr	r3, [pc, #168]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005370:	691a      	ldr	r2, [r3, #16]
 8005372:	4b2b      	ldr	r3, [pc, #172]	@ (8005420 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005374:	4013      	ands	r3, r2
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	6892      	ldr	r2, [r2, #8]
 800537a:	0211      	lsls	r1, r2, #8
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6912      	ldr	r2, [r2, #16]
 8005380:	0852      	lsrs	r2, r2, #1
 8005382:	3a01      	subs	r2, #1
 8005384:	0552      	lsls	r2, r2, #21
 8005386:	4311      	orrs	r1, r2
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	6852      	ldr	r2, [r2, #4]
 800538c:	3a01      	subs	r2, #1
 800538e:	0112      	lsls	r2, r2, #4
 8005390:	430a      	orrs	r2, r1
 8005392:	4921      	ldr	r1, [pc, #132]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005394:	4313      	orrs	r3, r2
 8005396:	610b      	str	r3, [r1, #16]
 8005398:	e014      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800539a:	4b1f      	ldr	r3, [pc, #124]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 800539c:	691a      	ldr	r2, [r3, #16]
 800539e:	4b21      	ldr	r3, [pc, #132]	@ (8005424 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	6892      	ldr	r2, [r2, #8]
 80053a6:	0211      	lsls	r1, r2, #8
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6952      	ldr	r2, [r2, #20]
 80053ac:	0852      	lsrs	r2, r2, #1
 80053ae:	3a01      	subs	r2, #1
 80053b0:	0652      	lsls	r2, r2, #25
 80053b2:	4311      	orrs	r1, r2
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6852      	ldr	r2, [r2, #4]
 80053b8:	3a01      	subs	r2, #1
 80053ba:	0112      	lsls	r2, r2, #4
 80053bc:	430a      	orrs	r2, r1
 80053be:	4916      	ldr	r1, [pc, #88]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80053c4:	4b14      	ldr	r3, [pc, #80]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a13      	ldr	r2, [pc, #76]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d0:	f7fd f988 	bl	80026e4 <HAL_GetTick>
 80053d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053d6:	e009      	b.n	80053ec <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053d8:	f7fd f984 	bl	80026e4 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d902      	bls.n	80053ec <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	73fb      	strb	r3, [r7, #15]
          break;
 80053ea:	e005      	b.n	80053f8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0ef      	beq.n	80053d8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80053f8:	7bfb      	ldrb	r3, [r7, #15]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d106      	bne.n	800540c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80053fe:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005400:	691a      	ldr	r2, [r3, #16]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	4904      	ldr	r1, [pc, #16]	@ (8005418 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005408:	4313      	orrs	r3, r2
 800540a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800540c:	7bfb      	ldrb	r3, [r7, #15]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	40021000 	.word	0x40021000
 800541c:	07ff800f 	.word	0x07ff800f
 8005420:	ff9f800f 	.word	0xff9f800f
 8005424:	f9ff800f 	.word	0xf9ff800f

08005428 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005432:	2300      	movs	r3, #0
 8005434:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005436:	4b72      	ldr	r3, [pc, #456]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00e      	beq.n	8005460 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005442:	4b6f      	ldr	r3, [pc, #444]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f003 0203 	and.w	r2, r3, #3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	429a      	cmp	r2, r3
 8005450:	d103      	bne.n	800545a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
       ||
 8005456:	2b00      	cmp	r3, #0
 8005458:	d142      	bne.n	80054e0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	73fb      	strb	r3, [r7, #15]
 800545e:	e03f      	b.n	80054e0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b03      	cmp	r3, #3
 8005466:	d018      	beq.n	800549a <RCCEx_PLLSAI2_Config+0x72>
 8005468:	2b03      	cmp	r3, #3
 800546a:	d825      	bhi.n	80054b8 <RCCEx_PLLSAI2_Config+0x90>
 800546c:	2b01      	cmp	r3, #1
 800546e:	d002      	beq.n	8005476 <RCCEx_PLLSAI2_Config+0x4e>
 8005470:	2b02      	cmp	r3, #2
 8005472:	d009      	beq.n	8005488 <RCCEx_PLLSAI2_Config+0x60>
 8005474:	e020      	b.n	80054b8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005476:	4b62      	ldr	r3, [pc, #392]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d11d      	bne.n	80054be <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005486:	e01a      	b.n	80054be <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005488:	4b5d      	ldr	r3, [pc, #372]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005490:	2b00      	cmp	r3, #0
 8005492:	d116      	bne.n	80054c2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005498:	e013      	b.n	80054c2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800549a:	4b59      	ldr	r3, [pc, #356]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10f      	bne.n	80054c6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054a6:	4b56      	ldr	r3, [pc, #344]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d109      	bne.n	80054c6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054b6:	e006      	b.n	80054c6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	73fb      	strb	r3, [r7, #15]
      break;
 80054bc:	e004      	b.n	80054c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80054be:	bf00      	nop
 80054c0:	e002      	b.n	80054c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80054c2:	bf00      	nop
 80054c4:	e000      	b.n	80054c8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80054c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d108      	bne.n	80054e0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80054ce:	4b4c      	ldr	r3, [pc, #304]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	f023 0203 	bic.w	r2, r3, #3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4949      	ldr	r1, [pc, #292]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80054e0:	7bfb      	ldrb	r3, [r7, #15]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f040 8086 	bne.w	80055f4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80054e8:	4b45      	ldr	r3, [pc, #276]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a44      	ldr	r2, [pc, #272]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054f4:	f7fd f8f6 	bl	80026e4 <HAL_GetTick>
 80054f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80054fa:	e009      	b.n	8005510 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054fc:	f7fd f8f2 	bl	80026e4 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d902      	bls.n	8005510 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	73fb      	strb	r3, [r7, #15]
        break;
 800550e:	e005      	b.n	800551c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005510:	4b3b      	ldr	r3, [pc, #236]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1ef      	bne.n	80054fc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d168      	bne.n	80055f4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d113      	bne.n	8005550 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005528:	4b35      	ldr	r3, [pc, #212]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 800552a:	695a      	ldr	r2, [r3, #20]
 800552c:	4b35      	ldr	r3, [pc, #212]	@ (8005604 <RCCEx_PLLSAI2_Config+0x1dc>)
 800552e:	4013      	ands	r3, r2
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	6892      	ldr	r2, [r2, #8]
 8005534:	0211      	lsls	r1, r2, #8
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	68d2      	ldr	r2, [r2, #12]
 800553a:	06d2      	lsls	r2, r2, #27
 800553c:	4311      	orrs	r1, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6852      	ldr	r2, [r2, #4]
 8005542:	3a01      	subs	r2, #1
 8005544:	0112      	lsls	r2, r2, #4
 8005546:	430a      	orrs	r2, r1
 8005548:	492d      	ldr	r1, [pc, #180]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 800554a:	4313      	orrs	r3, r2
 800554c:	614b      	str	r3, [r1, #20]
 800554e:	e02d      	b.n	80055ac <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d115      	bne.n	8005582 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005556:	4b2a      	ldr	r3, [pc, #168]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005558:	695a      	ldr	r2, [r3, #20]
 800555a:	4b2b      	ldr	r3, [pc, #172]	@ (8005608 <RCCEx_PLLSAI2_Config+0x1e0>)
 800555c:	4013      	ands	r3, r2
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6892      	ldr	r2, [r2, #8]
 8005562:	0211      	lsls	r1, r2, #8
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6912      	ldr	r2, [r2, #16]
 8005568:	0852      	lsrs	r2, r2, #1
 800556a:	3a01      	subs	r2, #1
 800556c:	0552      	lsls	r2, r2, #21
 800556e:	4311      	orrs	r1, r2
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	6852      	ldr	r2, [r2, #4]
 8005574:	3a01      	subs	r2, #1
 8005576:	0112      	lsls	r2, r2, #4
 8005578:	430a      	orrs	r2, r1
 800557a:	4921      	ldr	r1, [pc, #132]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 800557c:	4313      	orrs	r3, r2
 800557e:	614b      	str	r3, [r1, #20]
 8005580:	e014      	b.n	80055ac <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005582:	4b1f      	ldr	r3, [pc, #124]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005584:	695a      	ldr	r2, [r3, #20]
 8005586:	4b21      	ldr	r3, [pc, #132]	@ (800560c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005588:	4013      	ands	r3, r2
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6892      	ldr	r2, [r2, #8]
 800558e:	0211      	lsls	r1, r2, #8
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6952      	ldr	r2, [r2, #20]
 8005594:	0852      	lsrs	r2, r2, #1
 8005596:	3a01      	subs	r2, #1
 8005598:	0652      	lsls	r2, r2, #25
 800559a:	4311      	orrs	r1, r2
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	6852      	ldr	r2, [r2, #4]
 80055a0:	3a01      	subs	r2, #1
 80055a2:	0112      	lsls	r2, r2, #4
 80055a4:	430a      	orrs	r2, r1
 80055a6:	4916      	ldr	r1, [pc, #88]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055ac:	4b14      	ldr	r3, [pc, #80]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a13      	ldr	r2, [pc, #76]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b8:	f7fd f894 	bl	80026e4 <HAL_GetTick>
 80055bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055be:	e009      	b.n	80055d4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055c0:	f7fd f890 	bl	80026e4 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d902      	bls.n	80055d4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	73fb      	strb	r3, [r7, #15]
          break;
 80055d2:	e005      	b.n	80055e0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0ef      	beq.n	80055c0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80055e6:	4b06      	ldr	r3, [pc, #24]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055e8:	695a      	ldr	r2, [r3, #20]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	4904      	ldr	r1, [pc, #16]	@ (8005600 <RCCEx_PLLSAI2_Config+0x1d8>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40021000 	.word	0x40021000
 8005604:	07ff800f 	.word	0x07ff800f
 8005608:	ff9f800f 	.word	0xff9f800f
 800560c:	f9ff800f 	.word	0xf9ff800f

08005610 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e049      	b.n	80056b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f841 	bl	80056be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	3304      	adds	r3, #4
 800564c:	4619      	mov	r1, r3
 800564e:	4610      	mov	r0, r2
 8005650:	f000 f9e0 	bl	8005a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3708      	adds	r7, #8
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
	...

080056d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d001      	beq.n	80056ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e04f      	b.n	800578c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68da      	ldr	r2, [r3, #12]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f042 0201 	orr.w	r2, r2, #1
 8005702:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a23      	ldr	r2, [pc, #140]	@ (8005798 <HAL_TIM_Base_Start_IT+0xc4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d01d      	beq.n	800574a <HAL_TIM_Base_Start_IT+0x76>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005716:	d018      	beq.n	800574a <HAL_TIM_Base_Start_IT+0x76>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a1f      	ldr	r2, [pc, #124]	@ (800579c <HAL_TIM_Base_Start_IT+0xc8>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d013      	beq.n	800574a <HAL_TIM_Base_Start_IT+0x76>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a1e      	ldr	r2, [pc, #120]	@ (80057a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00e      	beq.n	800574a <HAL_TIM_Base_Start_IT+0x76>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a1c      	ldr	r2, [pc, #112]	@ (80057a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d009      	beq.n	800574a <HAL_TIM_Base_Start_IT+0x76>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a1b      	ldr	r2, [pc, #108]	@ (80057a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d004      	beq.n	800574a <HAL_TIM_Base_Start_IT+0x76>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a19      	ldr	r2, [pc, #100]	@ (80057ac <HAL_TIM_Base_Start_IT+0xd8>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d115      	bne.n	8005776 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	4b17      	ldr	r3, [pc, #92]	@ (80057b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005752:	4013      	ands	r3, r2
 8005754:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2b06      	cmp	r3, #6
 800575a:	d015      	beq.n	8005788 <HAL_TIM_Base_Start_IT+0xb4>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005762:	d011      	beq.n	8005788 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0201 	orr.w	r2, r2, #1
 8005772:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005774:	e008      	b.n	8005788 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f042 0201 	orr.w	r2, r2, #1
 8005784:	601a      	str	r2, [r3, #0]
 8005786:	e000      	b.n	800578a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005788:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3714      	adds	r7, #20
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr
 8005798:	40012c00 	.word	0x40012c00
 800579c:	40000400 	.word	0x40000400
 80057a0:	40000800 	.word	0x40000800
 80057a4:	40000c00 	.word	0x40000c00
 80057a8:	40013400 	.word	0x40013400
 80057ac:	40014000 	.word	0x40014000
 80057b0:	00010007 	.word	0x00010007

080057b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d020      	beq.n	8005818 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01b      	beq.n	8005818 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0202 	mvn.w	r2, #2
 80057e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f8e9 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f8db 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f8ec 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b00      	cmp	r3, #0
 8005820:	d020      	beq.n	8005864 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d01b      	beq.n	8005864 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0204 	mvn.w	r2, #4
 8005834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2202      	movs	r2, #2
 800583a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f8c3 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 8005850:	e005      	b.n	800585e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f8b5 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f8c6 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0308 	and.w	r3, r3, #8
 800586a:	2b00      	cmp	r3, #0
 800586c:	d020      	beq.n	80058b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0308 	and.w	r3, r3, #8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d01b      	beq.n	80058b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0208 	mvn.w	r2, #8
 8005880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2204      	movs	r2, #4
 8005886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	f003 0303 	and.w	r3, r3, #3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f89d 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 800589c:	e005      	b.n	80058aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f88f 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f8a0 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f003 0310 	and.w	r3, r3, #16
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d020      	beq.n	80058fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0310 	and.w	r3, r3, #16
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d01b      	beq.n	80058fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0210 	mvn.w	r2, #16
 80058cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2208      	movs	r2, #8
 80058d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d003      	beq.n	80058ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f877 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 80058e8:	e005      	b.n	80058f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f869 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f87a 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00c      	beq.n	8005920 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0201 	mvn.w	r2, #1
 8005918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7fb fe24 	bl	8001568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005926:	2b00      	cmp	r3, #0
 8005928:	d104      	bne.n	8005934 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00c      	beq.n	800594e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800593a:	2b00      	cmp	r3, #0
 800593c:	d007      	beq.n	800594e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f913 	bl	8005b74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00c      	beq.n	8005972 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800595e:	2b00      	cmp	r3, #0
 8005960:	d007      	beq.n	8005972 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800596a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f90b 	bl	8005b88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d00c      	beq.n	8005996 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005982:	2b00      	cmp	r3, #0
 8005984:	d007      	beq.n	8005996 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800598e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f834 	bl	80059fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f003 0320 	and.w	r3, r3, #32
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00c      	beq.n	80059ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f003 0320 	and.w	r3, r3, #32
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d007      	beq.n	80059ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f06f 0220 	mvn.w	r2, #32
 80059b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f8d3 	bl	8005b60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059ba:	bf00      	nop
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059ca:	bf00      	nop
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b083      	sub	sp, #12
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b083      	sub	sp, #12
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b083      	sub	sp, #12
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a06:	bf00      	nop
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
	...

08005a14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a46      	ldr	r2, [pc, #280]	@ (8005b40 <TIM_Base_SetConfig+0x12c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d013      	beq.n	8005a54 <TIM_Base_SetConfig+0x40>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a32:	d00f      	beq.n	8005a54 <TIM_Base_SetConfig+0x40>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a43      	ldr	r2, [pc, #268]	@ (8005b44 <TIM_Base_SetConfig+0x130>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00b      	beq.n	8005a54 <TIM_Base_SetConfig+0x40>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a42      	ldr	r2, [pc, #264]	@ (8005b48 <TIM_Base_SetConfig+0x134>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d007      	beq.n	8005a54 <TIM_Base_SetConfig+0x40>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a41      	ldr	r2, [pc, #260]	@ (8005b4c <TIM_Base_SetConfig+0x138>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d003      	beq.n	8005a54 <TIM_Base_SetConfig+0x40>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a40      	ldr	r2, [pc, #256]	@ (8005b50 <TIM_Base_SetConfig+0x13c>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d108      	bne.n	8005a66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a35      	ldr	r2, [pc, #212]	@ (8005b40 <TIM_Base_SetConfig+0x12c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d01f      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a74:	d01b      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a32      	ldr	r2, [pc, #200]	@ (8005b44 <TIM_Base_SetConfig+0x130>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d017      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a31      	ldr	r2, [pc, #196]	@ (8005b48 <TIM_Base_SetConfig+0x134>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a30      	ldr	r2, [pc, #192]	@ (8005b4c <TIM_Base_SetConfig+0x138>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00f      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a2f      	ldr	r2, [pc, #188]	@ (8005b50 <TIM_Base_SetConfig+0x13c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d00b      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a2e      	ldr	r2, [pc, #184]	@ (8005b54 <TIM_Base_SetConfig+0x140>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d007      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b58 <TIM_Base_SetConfig+0x144>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d003      	beq.n	8005aae <TIM_Base_SetConfig+0x9a>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a2c      	ldr	r2, [pc, #176]	@ (8005b5c <TIM_Base_SetConfig+0x148>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d108      	bne.n	8005ac0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ab4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a16      	ldr	r2, [pc, #88]	@ (8005b40 <TIM_Base_SetConfig+0x12c>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00f      	beq.n	8005b0c <TIM_Base_SetConfig+0xf8>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a18      	ldr	r2, [pc, #96]	@ (8005b50 <TIM_Base_SetConfig+0x13c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00b      	beq.n	8005b0c <TIM_Base_SetConfig+0xf8>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a17      	ldr	r2, [pc, #92]	@ (8005b54 <TIM_Base_SetConfig+0x140>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d007      	beq.n	8005b0c <TIM_Base_SetConfig+0xf8>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a16      	ldr	r2, [pc, #88]	@ (8005b58 <TIM_Base_SetConfig+0x144>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_Base_SetConfig+0xf8>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a15      	ldr	r2, [pc, #84]	@ (8005b5c <TIM_Base_SetConfig+0x148>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d103      	bne.n	8005b14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d105      	bne.n	8005b32 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	f023 0201 	bic.w	r2, r3, #1
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	611a      	str	r2, [r3, #16]
  }
}
 8005b32:	bf00      	nop
 8005b34:	3714      	adds	r7, #20
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	40012c00 	.word	0x40012c00
 8005b44:	40000400 	.word	0x40000400
 8005b48:	40000800 	.word	0x40000800
 8005b4c:	40000c00 	.word	0x40000c00
 8005b50:	40013400 	.word	0x40013400
 8005b54:	40014000 	.word	0x40014000
 8005b58:	40014400 	.word	0x40014400
 8005b5c:	40014800 	.word	0x40014800

08005b60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d101      	bne.n	8005bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e042      	b.n	8005c34 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d106      	bne.n	8005bc6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7fb ffd5 	bl	8001b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2224      	movs	r2, #36	@ 0x24
 8005bca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0201 	bic.w	r2, r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 ff14 	bl	8006a14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 fc15 	bl	800641c <UART_SetConfig>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d101      	bne.n	8005bfc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e01b      	b.n	8005c34 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 0201 	orr.w	r2, r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 ff93 	bl	8006b58 <UART_CheckIdleState>
 8005c32:	4603      	mov	r3, r0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3708      	adds	r7, #8
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b08a      	sub	sp, #40	@ 0x28
 8005c40:	af02      	add	r7, sp, #8
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	603b      	str	r3, [r7, #0]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c52:	2b20      	cmp	r3, #32
 8005c54:	d17b      	bne.n	8005d4e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d002      	beq.n	8005c62 <HAL_UART_Transmit+0x26>
 8005c5c:	88fb      	ldrh	r3, [r7, #6]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e074      	b.n	8005d50 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2221      	movs	r2, #33	@ 0x21
 8005c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c76:	f7fc fd35 	bl	80026e4 <HAL_GetTick>
 8005c7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	88fa      	ldrh	r2, [r7, #6]
 8005c80:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	88fa      	ldrh	r2, [r7, #6]
 8005c88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c94:	d108      	bne.n	8005ca8 <HAL_UART_Transmit+0x6c>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d104      	bne.n	8005ca8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	61bb      	str	r3, [r7, #24]
 8005ca6:	e003      	b.n	8005cb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cb0:	e030      	b.n	8005d14 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2180      	movs	r1, #128	@ 0x80
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f000 fff5 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d005      	beq.n	8005cd4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2220      	movs	r2, #32
 8005ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e03d      	b.n	8005d50 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10b      	bne.n	8005cf2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	881a      	ldrh	r2, [r3, #0]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ce6:	b292      	uxth	r2, r2
 8005ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	3302      	adds	r3, #2
 8005cee:	61bb      	str	r3, [r7, #24]
 8005cf0:	e007      	b.n	8005d02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	781a      	ldrb	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d1c8      	bne.n	8005cb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	2200      	movs	r2, #0
 8005d28:	2140      	movs	r1, #64	@ 0x40
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f000 ffbe 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d005      	beq.n	8005d42 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e006      	b.n	8005d50 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2220      	movs	r2, #32
 8005d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	e000      	b.n	8005d50 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005d4e:	2302      	movs	r3, #2
  }
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3720      	adds	r7, #32
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b0ba      	sub	sp, #232	@ 0xe8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	69db      	ldr	r3, [r3, #28]
 8005d66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005d7e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005d82:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005d86:	4013      	ands	r3, r2
 8005d88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005d8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d11b      	bne.n	8005dcc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d98:	f003 0320 	and.w	r3, r3, #32
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d015      	beq.n	8005dcc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005da4:	f003 0320 	and.w	r3, r3, #32
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005dac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d009      	beq.n	8005dcc <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 8300 	beq.w	80063c2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	4798      	blx	r3
      }
      return;
 8005dca:	e2fa      	b.n	80063c2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8005dcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 8123 	beq.w	800601c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005dd6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005dda:	4b8d      	ldr	r3, [pc, #564]	@ (8006010 <HAL_UART_IRQHandler+0x2b8>)
 8005ddc:	4013      	ands	r3, r2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d106      	bne.n	8005df0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005de2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005de6:	4b8b      	ldr	r3, [pc, #556]	@ (8006014 <HAL_UART_IRQHandler+0x2bc>)
 8005de8:	4013      	ands	r3, r2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f000 8116 	beq.w	800601c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d011      	beq.n	8005e20 <HAL_UART_IRQHandler+0xc8>
 8005dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00b      	beq.n	8005e20 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e16:	f043 0201 	orr.w	r2, r3, #1
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d011      	beq.n	8005e50 <HAL_UART_IRQHandler+0xf8>
 8005e2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00b      	beq.n	8005e50 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2202      	movs	r2, #2
 8005e3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e46:	f043 0204 	orr.w	r2, r3, #4
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d011      	beq.n	8005e80 <HAL_UART_IRQHandler+0x128>
 8005e5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e60:	f003 0301 	and.w	r3, r3, #1
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d00b      	beq.n	8005e80 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2204      	movs	r2, #4
 8005e6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e76:	f043 0202 	orr.w	r2, r3, #2
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d017      	beq.n	8005ebc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e90:	f003 0320 	and.w	r3, r3, #32
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d105      	bne.n	8005ea4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005e98:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005e9c:	4b5c      	ldr	r3, [pc, #368]	@ (8006010 <HAL_UART_IRQHandler+0x2b8>)
 8005e9e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00b      	beq.n	8005ebc <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2208      	movs	r2, #8
 8005eaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eb2:	f043 0208 	orr.w	r2, r3, #8
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ec0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d012      	beq.n	8005eee <HAL_UART_IRQHandler+0x196>
 8005ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ecc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d00c      	beq.n	8005eee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005edc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee4:	f043 0220 	orr.w	r2, r3, #32
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 8266 	beq.w	80063c6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005efe:	f003 0320 	and.w	r3, r3, #32
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d013      	beq.n	8005f2e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f0a:	f003 0320 	and.w	r3, r3, #32
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d105      	bne.n	8005f1e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005f12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d007      	beq.n	8005f2e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f42:	2b40      	cmp	r3, #64	@ 0x40
 8005f44:	d005      	beq.n	8005f52 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f4a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d054      	beq.n	8005ffc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 ff17 	bl	8006d86 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f62:	2b40      	cmp	r3, #64	@ 0x40
 8005f64:	d146      	bne.n	8005ff4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f74:	e853 3f00 	ldrex	r3, [r3]
 8005f78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3308      	adds	r3, #8
 8005f8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005faa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1d9      	bne.n	8005f66 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d017      	beq.n	8005fec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fc2:	4a15      	ldr	r2, [pc, #84]	@ (8006018 <HAL_UART_IRQHandler+0x2c0>)
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7fc fcd3 	bl	8002978 <HAL_DMA_Abort_IT>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d019      	beq.n	800600c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005fe6:	4610      	mov	r0, r2
 8005fe8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fea:	e00f      	b.n	800600c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f9ff 	bl	80063f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff2:	e00b      	b.n	800600c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 f9fb 	bl	80063f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ffa:	e007      	b.n	800600c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 f9f7 	bl	80063f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800600a:	e1dc      	b.n	80063c6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800600c:	bf00      	nop
    return;
 800600e:	e1da      	b.n	80063c6 <HAL_UART_IRQHandler+0x66e>
 8006010:	10000001 	.word	0x10000001
 8006014:	04000120 	.word	0x04000120
 8006018:	08006e53 	.word	0x08006e53

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006020:	2b01      	cmp	r3, #1
 8006022:	f040 8170 	bne.w	8006306 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800602a:	f003 0310 	and.w	r3, r3, #16
 800602e:	2b00      	cmp	r3, #0
 8006030:	f000 8169 	beq.w	8006306 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006038:	f003 0310 	and.w	r3, r3, #16
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8162 	beq.w	8006306 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2210      	movs	r2, #16
 8006048:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006054:	2b40      	cmp	r3, #64	@ 0x40
 8006056:	f040 80d8 	bne.w	800620a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006068:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 80af 	beq.w	80061d0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006078:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800607c:	429a      	cmp	r2, r3
 800607e:	f080 80a7 	bcs.w	80061d0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006088:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0320 	and.w	r3, r3, #32
 800609a:	2b00      	cmp	r3, #0
 800609c:	f040 8087 	bne.w	80061ae <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80060ac:	e853 3f00 	ldrex	r3, [r3]
 80060b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80060b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	461a      	mov	r2, r3
 80060c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80060ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80060ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80060d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80060da:	e841 2300 	strex	r3, r2, [r1]
 80060de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80060e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1da      	bne.n	80060a0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	3308      	adds	r3, #8
 80060f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060f4:	e853 3f00 	ldrex	r3, [r3]
 80060f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80060fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80060fc:	f023 0301 	bic.w	r3, r3, #1
 8006100:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3308      	adds	r3, #8
 800610a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800610e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006112:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006114:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006116:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800611a:	e841 2300 	strex	r3, r2, [r1]
 800611e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006120:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1e1      	bne.n	80060ea <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	3308      	adds	r3, #8
 800612c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006130:	e853 3f00 	ldrex	r3, [r3]
 8006134:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800613c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3308      	adds	r3, #8
 8006146:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800614a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800614c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006150:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006158:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e3      	bne.n	8006126 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2220      	movs	r2, #32
 8006162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800617a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800617c:	f023 0310 	bic.w	r3, r3, #16
 8006180:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	461a      	mov	r2, r3
 800618a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800618e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006190:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006192:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006194:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006196:	e841 2300 	strex	r3, r2, [r1]
 800619a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800619c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1e4      	bne.n	800616c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7fc fb89 	bl	80028c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	1ad3      	subs	r3, r2, r3
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	4619      	mov	r1, r3
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 f91b 	bl	8006404 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80061ce:	e0fc      	b.n	80063ca <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80061d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061da:	429a      	cmp	r2, r3
 80061dc:	f040 80f5 	bne.w	80063ca <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	f040 80eb 	bne.w	80063ca <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006200:	4619      	mov	r1, r3
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f8fe 	bl	8006404 <HAL_UARTEx_RxEventCallback>
      return;
 8006208:	e0df      	b.n	80063ca <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006216:	b29b      	uxth	r3, r3
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	f000 80d1 	beq.w	80063ce <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800622c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 80cc 	beq.w	80063ce <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006246:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800624a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006258:	647b      	str	r3, [r7, #68]	@ 0x44
 800625a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800625e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e4      	bne.n	8006236 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3308      	adds	r3, #8
 8006272:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006276:	e853 3f00 	ldrex	r3, [r3]
 800627a:	623b      	str	r3, [r7, #32]
   return(result);
 800627c:	6a3b      	ldr	r3, [r7, #32]
 800627e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006282:	f023 0301 	bic.w	r3, r3, #1
 8006286:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3308      	adds	r3, #8
 8006290:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006294:	633a      	str	r2, [r7, #48]	@ 0x30
 8006296:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800629a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800629c:	e841 2300 	strex	r3, r2, [r1]
 80062a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1e1      	bne.n	800626c <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	e853 3f00 	ldrex	r3, [r3]
 80062c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f023 0310 	bic.w	r3, r3, #16
 80062d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	461a      	mov	r2, r3
 80062da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80062de:	61fb      	str	r3, [r7, #28]
 80062e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e2:	69b9      	ldr	r1, [r7, #24]
 80062e4:	69fa      	ldr	r2, [r7, #28]
 80062e6:	e841 2300 	strex	r3, r2, [r1]
 80062ea:	617b      	str	r3, [r7, #20]
   return(result);
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1e4      	bne.n	80062bc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062fc:	4619      	mov	r1, r3
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f880 	bl	8006404 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006304:	e063      	b.n	80063ce <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800630a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00e      	beq.n	8006330 <HAL_UART_IRQHandler+0x5d8>
 8006312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d008      	beq.n	8006330 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006326:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 fdd3 	bl	8006ed4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800632e:	e051      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006338:	2b00      	cmp	r3, #0
 800633a:	d014      	beq.n	8006366 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800633c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006344:	2b00      	cmp	r3, #0
 8006346:	d105      	bne.n	8006354 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006348:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800634c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006350:	2b00      	cmp	r3, #0
 8006352:	d008      	beq.n	8006366 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006358:	2b00      	cmp	r3, #0
 800635a:	d03a      	beq.n	80063d2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	4798      	blx	r3
    }
    return;
 8006364:	e035      	b.n	80063d2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800636a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636e:	2b00      	cmp	r3, #0
 8006370:	d009      	beq.n	8006386 <HAL_UART_IRQHandler+0x62e>
 8006372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800637a:	2b00      	cmp	r3, #0
 800637c:	d003      	beq.n	8006386 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fd7d 	bl	8006e7e <UART_EndTransmit_IT>
    return;
 8006384:	e026      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800638a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d009      	beq.n	80063a6 <HAL_UART_IRQHandler+0x64e>
 8006392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006396:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d003      	beq.n	80063a6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 fdac 	bl	8006efc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063a4:	e016      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80063a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d010      	beq.n	80063d4 <HAL_UART_IRQHandler+0x67c>
 80063b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	da0c      	bge.n	80063d4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fd94 	bl	8006ee8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063c0:	e008      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80063c2:	bf00      	nop
 80063c4:	e006      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
    return;
 80063c6:	bf00      	nop
 80063c8:	e004      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80063ca:	bf00      	nop
 80063cc:	e002      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80063ce:	bf00      	nop
 80063d0:	e000      	b.n	80063d4 <HAL_UART_IRQHandler+0x67c>
    return;
 80063d2:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80063d4:	37e8      	adds	r7, #232	@ 0xe8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop

080063dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	460b      	mov	r3, r1
 800640e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800641c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006420:	b08c      	sub	sp, #48	@ 0x30
 8006422:	af00      	add	r7, sp, #0
 8006424:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006426:	2300      	movs	r3, #0
 8006428:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	431a      	orrs	r2, r3
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	431a      	orrs	r2, r3
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	4313      	orrs	r3, r2
 8006442:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	4baa      	ldr	r3, [pc, #680]	@ (80066f4 <UART_SetConfig+0x2d8>)
 800644c:	4013      	ands	r3, r2
 800644e:	697a      	ldr	r2, [r7, #20]
 8006450:	6812      	ldr	r2, [r2, #0]
 8006452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006454:	430b      	orrs	r3, r1
 8006456:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	68da      	ldr	r2, [r3, #12]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a9f      	ldr	r2, [pc, #636]	@ (80066f8 <UART_SetConfig+0x2dc>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d004      	beq.n	8006488 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006484:	4313      	orrs	r3, r2
 8006486:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006492:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	6812      	ldr	r2, [r2, #0]
 800649a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800649c:	430b      	orrs	r3, r1
 800649e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a6:	f023 010f 	bic.w	r1, r3, #15
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a90      	ldr	r2, [pc, #576]	@ (80066fc <UART_SetConfig+0x2e0>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d125      	bne.n	800650c <UART_SetConfig+0xf0>
 80064c0:	4b8f      	ldr	r3, [pc, #572]	@ (8006700 <UART_SetConfig+0x2e4>)
 80064c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064c6:	f003 0303 	and.w	r3, r3, #3
 80064ca:	2b03      	cmp	r3, #3
 80064cc:	d81a      	bhi.n	8006504 <UART_SetConfig+0xe8>
 80064ce:	a201      	add	r2, pc, #4	@ (adr r2, 80064d4 <UART_SetConfig+0xb8>)
 80064d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d4:	080064e5 	.word	0x080064e5
 80064d8:	080064f5 	.word	0x080064f5
 80064dc:	080064ed 	.word	0x080064ed
 80064e0:	080064fd 	.word	0x080064fd
 80064e4:	2301      	movs	r3, #1
 80064e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ea:	e116      	b.n	800671a <UART_SetConfig+0x2fe>
 80064ec:	2302      	movs	r3, #2
 80064ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064f2:	e112      	b.n	800671a <UART_SetConfig+0x2fe>
 80064f4:	2304      	movs	r3, #4
 80064f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064fa:	e10e      	b.n	800671a <UART_SetConfig+0x2fe>
 80064fc:	2308      	movs	r3, #8
 80064fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006502:	e10a      	b.n	800671a <UART_SetConfig+0x2fe>
 8006504:	2310      	movs	r3, #16
 8006506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800650a:	e106      	b.n	800671a <UART_SetConfig+0x2fe>
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a7c      	ldr	r2, [pc, #496]	@ (8006704 <UART_SetConfig+0x2e8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d138      	bne.n	8006588 <UART_SetConfig+0x16c>
 8006516:	4b7a      	ldr	r3, [pc, #488]	@ (8006700 <UART_SetConfig+0x2e4>)
 8006518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800651c:	f003 030c 	and.w	r3, r3, #12
 8006520:	2b0c      	cmp	r3, #12
 8006522:	d82d      	bhi.n	8006580 <UART_SetConfig+0x164>
 8006524:	a201      	add	r2, pc, #4	@ (adr r2, 800652c <UART_SetConfig+0x110>)
 8006526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652a:	bf00      	nop
 800652c:	08006561 	.word	0x08006561
 8006530:	08006581 	.word	0x08006581
 8006534:	08006581 	.word	0x08006581
 8006538:	08006581 	.word	0x08006581
 800653c:	08006571 	.word	0x08006571
 8006540:	08006581 	.word	0x08006581
 8006544:	08006581 	.word	0x08006581
 8006548:	08006581 	.word	0x08006581
 800654c:	08006569 	.word	0x08006569
 8006550:	08006581 	.word	0x08006581
 8006554:	08006581 	.word	0x08006581
 8006558:	08006581 	.word	0x08006581
 800655c:	08006579 	.word	0x08006579
 8006560:	2300      	movs	r3, #0
 8006562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006566:	e0d8      	b.n	800671a <UART_SetConfig+0x2fe>
 8006568:	2302      	movs	r3, #2
 800656a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800656e:	e0d4      	b.n	800671a <UART_SetConfig+0x2fe>
 8006570:	2304      	movs	r3, #4
 8006572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006576:	e0d0      	b.n	800671a <UART_SetConfig+0x2fe>
 8006578:	2308      	movs	r3, #8
 800657a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800657e:	e0cc      	b.n	800671a <UART_SetConfig+0x2fe>
 8006580:	2310      	movs	r3, #16
 8006582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006586:	e0c8      	b.n	800671a <UART_SetConfig+0x2fe>
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a5e      	ldr	r2, [pc, #376]	@ (8006708 <UART_SetConfig+0x2ec>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d125      	bne.n	80065de <UART_SetConfig+0x1c2>
 8006592:	4b5b      	ldr	r3, [pc, #364]	@ (8006700 <UART_SetConfig+0x2e4>)
 8006594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006598:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800659c:	2b30      	cmp	r3, #48	@ 0x30
 800659e:	d016      	beq.n	80065ce <UART_SetConfig+0x1b2>
 80065a0:	2b30      	cmp	r3, #48	@ 0x30
 80065a2:	d818      	bhi.n	80065d6 <UART_SetConfig+0x1ba>
 80065a4:	2b20      	cmp	r3, #32
 80065a6:	d00a      	beq.n	80065be <UART_SetConfig+0x1a2>
 80065a8:	2b20      	cmp	r3, #32
 80065aa:	d814      	bhi.n	80065d6 <UART_SetConfig+0x1ba>
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <UART_SetConfig+0x19a>
 80065b0:	2b10      	cmp	r3, #16
 80065b2:	d008      	beq.n	80065c6 <UART_SetConfig+0x1aa>
 80065b4:	e00f      	b.n	80065d6 <UART_SetConfig+0x1ba>
 80065b6:	2300      	movs	r3, #0
 80065b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065bc:	e0ad      	b.n	800671a <UART_SetConfig+0x2fe>
 80065be:	2302      	movs	r3, #2
 80065c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065c4:	e0a9      	b.n	800671a <UART_SetConfig+0x2fe>
 80065c6:	2304      	movs	r3, #4
 80065c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065cc:	e0a5      	b.n	800671a <UART_SetConfig+0x2fe>
 80065ce:	2308      	movs	r3, #8
 80065d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065d4:	e0a1      	b.n	800671a <UART_SetConfig+0x2fe>
 80065d6:	2310      	movs	r3, #16
 80065d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065dc:	e09d      	b.n	800671a <UART_SetConfig+0x2fe>
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a4a      	ldr	r2, [pc, #296]	@ (800670c <UART_SetConfig+0x2f0>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d125      	bne.n	8006634 <UART_SetConfig+0x218>
 80065e8:	4b45      	ldr	r3, [pc, #276]	@ (8006700 <UART_SetConfig+0x2e4>)
 80065ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80065f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80065f4:	d016      	beq.n	8006624 <UART_SetConfig+0x208>
 80065f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80065f8:	d818      	bhi.n	800662c <UART_SetConfig+0x210>
 80065fa:	2b80      	cmp	r3, #128	@ 0x80
 80065fc:	d00a      	beq.n	8006614 <UART_SetConfig+0x1f8>
 80065fe:	2b80      	cmp	r3, #128	@ 0x80
 8006600:	d814      	bhi.n	800662c <UART_SetConfig+0x210>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d002      	beq.n	800660c <UART_SetConfig+0x1f0>
 8006606:	2b40      	cmp	r3, #64	@ 0x40
 8006608:	d008      	beq.n	800661c <UART_SetConfig+0x200>
 800660a:	e00f      	b.n	800662c <UART_SetConfig+0x210>
 800660c:	2300      	movs	r3, #0
 800660e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006612:	e082      	b.n	800671a <UART_SetConfig+0x2fe>
 8006614:	2302      	movs	r3, #2
 8006616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800661a:	e07e      	b.n	800671a <UART_SetConfig+0x2fe>
 800661c:	2304      	movs	r3, #4
 800661e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006622:	e07a      	b.n	800671a <UART_SetConfig+0x2fe>
 8006624:	2308      	movs	r3, #8
 8006626:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800662a:	e076      	b.n	800671a <UART_SetConfig+0x2fe>
 800662c:	2310      	movs	r3, #16
 800662e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006632:	e072      	b.n	800671a <UART_SetConfig+0x2fe>
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a35      	ldr	r2, [pc, #212]	@ (8006710 <UART_SetConfig+0x2f4>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d12a      	bne.n	8006694 <UART_SetConfig+0x278>
 800663e:	4b30      	ldr	r3, [pc, #192]	@ (8006700 <UART_SetConfig+0x2e4>)
 8006640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006644:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006648:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800664c:	d01a      	beq.n	8006684 <UART_SetConfig+0x268>
 800664e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006652:	d81b      	bhi.n	800668c <UART_SetConfig+0x270>
 8006654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006658:	d00c      	beq.n	8006674 <UART_SetConfig+0x258>
 800665a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800665e:	d815      	bhi.n	800668c <UART_SetConfig+0x270>
 8006660:	2b00      	cmp	r3, #0
 8006662:	d003      	beq.n	800666c <UART_SetConfig+0x250>
 8006664:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006668:	d008      	beq.n	800667c <UART_SetConfig+0x260>
 800666a:	e00f      	b.n	800668c <UART_SetConfig+0x270>
 800666c:	2300      	movs	r3, #0
 800666e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006672:	e052      	b.n	800671a <UART_SetConfig+0x2fe>
 8006674:	2302      	movs	r3, #2
 8006676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800667a:	e04e      	b.n	800671a <UART_SetConfig+0x2fe>
 800667c:	2304      	movs	r3, #4
 800667e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006682:	e04a      	b.n	800671a <UART_SetConfig+0x2fe>
 8006684:	2308      	movs	r3, #8
 8006686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800668a:	e046      	b.n	800671a <UART_SetConfig+0x2fe>
 800668c:	2310      	movs	r3, #16
 800668e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006692:	e042      	b.n	800671a <UART_SetConfig+0x2fe>
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a17      	ldr	r2, [pc, #92]	@ (80066f8 <UART_SetConfig+0x2dc>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d13a      	bne.n	8006714 <UART_SetConfig+0x2f8>
 800669e:	4b18      	ldr	r3, [pc, #96]	@ (8006700 <UART_SetConfig+0x2e4>)
 80066a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80066a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066ac:	d01a      	beq.n	80066e4 <UART_SetConfig+0x2c8>
 80066ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066b2:	d81b      	bhi.n	80066ec <UART_SetConfig+0x2d0>
 80066b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066b8:	d00c      	beq.n	80066d4 <UART_SetConfig+0x2b8>
 80066ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066be:	d815      	bhi.n	80066ec <UART_SetConfig+0x2d0>
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d003      	beq.n	80066cc <UART_SetConfig+0x2b0>
 80066c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066c8:	d008      	beq.n	80066dc <UART_SetConfig+0x2c0>
 80066ca:	e00f      	b.n	80066ec <UART_SetConfig+0x2d0>
 80066cc:	2300      	movs	r3, #0
 80066ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066d2:	e022      	b.n	800671a <UART_SetConfig+0x2fe>
 80066d4:	2302      	movs	r3, #2
 80066d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066da:	e01e      	b.n	800671a <UART_SetConfig+0x2fe>
 80066dc:	2304      	movs	r3, #4
 80066de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066e2:	e01a      	b.n	800671a <UART_SetConfig+0x2fe>
 80066e4:	2308      	movs	r3, #8
 80066e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ea:	e016      	b.n	800671a <UART_SetConfig+0x2fe>
 80066ec:	2310      	movs	r3, #16
 80066ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066f2:	e012      	b.n	800671a <UART_SetConfig+0x2fe>
 80066f4:	cfff69f3 	.word	0xcfff69f3
 80066f8:	40008000 	.word	0x40008000
 80066fc:	40013800 	.word	0x40013800
 8006700:	40021000 	.word	0x40021000
 8006704:	40004400 	.word	0x40004400
 8006708:	40004800 	.word	0x40004800
 800670c:	40004c00 	.word	0x40004c00
 8006710:	40005000 	.word	0x40005000
 8006714:	2310      	movs	r3, #16
 8006716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4aae      	ldr	r2, [pc, #696]	@ (80069d8 <UART_SetConfig+0x5bc>)
 8006720:	4293      	cmp	r3, r2
 8006722:	f040 8097 	bne.w	8006854 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006726:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800672a:	2b08      	cmp	r3, #8
 800672c:	d823      	bhi.n	8006776 <UART_SetConfig+0x35a>
 800672e:	a201      	add	r2, pc, #4	@ (adr r2, 8006734 <UART_SetConfig+0x318>)
 8006730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006734:	08006759 	.word	0x08006759
 8006738:	08006777 	.word	0x08006777
 800673c:	08006761 	.word	0x08006761
 8006740:	08006777 	.word	0x08006777
 8006744:	08006767 	.word	0x08006767
 8006748:	08006777 	.word	0x08006777
 800674c:	08006777 	.word	0x08006777
 8006750:	08006777 	.word	0x08006777
 8006754:	0800676f 	.word	0x0800676f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006758:	f7fe f924 	bl	80049a4 <HAL_RCC_GetPCLK1Freq>
 800675c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800675e:	e010      	b.n	8006782 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006760:	4b9e      	ldr	r3, [pc, #632]	@ (80069dc <UART_SetConfig+0x5c0>)
 8006762:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006764:	e00d      	b.n	8006782 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006766:	f7fe f885 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 800676a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800676c:	e009      	b.n	8006782 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800676e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006774:	e005      	b.n	8006782 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006776:	2300      	movs	r3, #0
 8006778:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006780:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 8130 	beq.w	80069ea <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800678e:	4a94      	ldr	r2, [pc, #592]	@ (80069e0 <UART_SetConfig+0x5c4>)
 8006790:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006794:	461a      	mov	r2, r3
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006798:	fbb3 f3f2 	udiv	r3, r3, r2
 800679c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	4613      	mov	r3, r2
 80067a4:	005b      	lsls	r3, r3, #1
 80067a6:	4413      	add	r3, r2
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d305      	bcc.n	80067ba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80067b4:	69ba      	ldr	r2, [r7, #24]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d903      	bls.n	80067c2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80067c0:	e113      	b.n	80069ea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c4:	2200      	movs	r2, #0
 80067c6:	60bb      	str	r3, [r7, #8]
 80067c8:	60fa      	str	r2, [r7, #12]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ce:	4a84      	ldr	r2, [pc, #528]	@ (80069e0 <UART_SetConfig+0x5c4>)
 80067d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	2200      	movs	r2, #0
 80067d8:	603b      	str	r3, [r7, #0]
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80067e4:	f7fa fa68 	bl	8000cb8 <__aeabi_uldivmod>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	4610      	mov	r0, r2
 80067ee:	4619      	mov	r1, r3
 80067f0:	f04f 0200 	mov.w	r2, #0
 80067f4:	f04f 0300 	mov.w	r3, #0
 80067f8:	020b      	lsls	r3, r1, #8
 80067fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067fe:	0202      	lsls	r2, r0, #8
 8006800:	6979      	ldr	r1, [r7, #20]
 8006802:	6849      	ldr	r1, [r1, #4]
 8006804:	0849      	lsrs	r1, r1, #1
 8006806:	2000      	movs	r0, #0
 8006808:	460c      	mov	r4, r1
 800680a:	4605      	mov	r5, r0
 800680c:	eb12 0804 	adds.w	r8, r2, r4
 8006810:	eb43 0905 	adc.w	r9, r3, r5
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	469a      	mov	sl, r3
 800681c:	4693      	mov	fp, r2
 800681e:	4652      	mov	r2, sl
 8006820:	465b      	mov	r3, fp
 8006822:	4640      	mov	r0, r8
 8006824:	4649      	mov	r1, r9
 8006826:	f7fa fa47 	bl	8000cb8 <__aeabi_uldivmod>
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	4613      	mov	r3, r2
 8006830:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006832:	6a3b      	ldr	r3, [r7, #32]
 8006834:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006838:	d308      	bcc.n	800684c <UART_SetConfig+0x430>
 800683a:	6a3b      	ldr	r3, [r7, #32]
 800683c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006840:	d204      	bcs.n	800684c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	6a3a      	ldr	r2, [r7, #32]
 8006848:	60da      	str	r2, [r3, #12]
 800684a:	e0ce      	b.n	80069ea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006852:	e0ca      	b.n	80069ea <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800685c:	d166      	bne.n	800692c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800685e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006862:	2b08      	cmp	r3, #8
 8006864:	d827      	bhi.n	80068b6 <UART_SetConfig+0x49a>
 8006866:	a201      	add	r2, pc, #4	@ (adr r2, 800686c <UART_SetConfig+0x450>)
 8006868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800686c:	08006891 	.word	0x08006891
 8006870:	08006899 	.word	0x08006899
 8006874:	080068a1 	.word	0x080068a1
 8006878:	080068b7 	.word	0x080068b7
 800687c:	080068a7 	.word	0x080068a7
 8006880:	080068b7 	.word	0x080068b7
 8006884:	080068b7 	.word	0x080068b7
 8006888:	080068b7 	.word	0x080068b7
 800688c:	080068af 	.word	0x080068af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006890:	f7fe f888 	bl	80049a4 <HAL_RCC_GetPCLK1Freq>
 8006894:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006896:	e014      	b.n	80068c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006898:	f7fe f89a 	bl	80049d0 <HAL_RCC_GetPCLK2Freq>
 800689c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800689e:	e010      	b.n	80068c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068a0:	4b4e      	ldr	r3, [pc, #312]	@ (80069dc <UART_SetConfig+0x5c0>)
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068a4:	e00d      	b.n	80068c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068a6:	f7fd ffe5 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 80068aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80068ac:	e009      	b.n	80068c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068b4:	e005      	b.n	80068c2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80068c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 8090 	beq.w	80069ea <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ce:	4a44      	ldr	r2, [pc, #272]	@ (80069e0 <UART_SetConfig+0x5c4>)
 80068d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80068dc:	005a      	lsls	r2, r3, #1
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	085b      	lsrs	r3, r3, #1
 80068e4:	441a      	add	r2, r3
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	2b0f      	cmp	r3, #15
 80068f4:	d916      	bls.n	8006924 <UART_SetConfig+0x508>
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068fc:	d212      	bcs.n	8006924 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068fe:	6a3b      	ldr	r3, [r7, #32]
 8006900:	b29b      	uxth	r3, r3
 8006902:	f023 030f 	bic.w	r3, r3, #15
 8006906:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	085b      	lsrs	r3, r3, #1
 800690c:	b29b      	uxth	r3, r3
 800690e:	f003 0307 	and.w	r3, r3, #7
 8006912:	b29a      	uxth	r2, r3
 8006914:	8bfb      	ldrh	r3, [r7, #30]
 8006916:	4313      	orrs	r3, r2
 8006918:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	8bfa      	ldrh	r2, [r7, #30]
 8006920:	60da      	str	r2, [r3, #12]
 8006922:	e062      	b.n	80069ea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800692a:	e05e      	b.n	80069ea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800692c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006930:	2b08      	cmp	r3, #8
 8006932:	d828      	bhi.n	8006986 <UART_SetConfig+0x56a>
 8006934:	a201      	add	r2, pc, #4	@ (adr r2, 800693c <UART_SetConfig+0x520>)
 8006936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693a:	bf00      	nop
 800693c:	08006961 	.word	0x08006961
 8006940:	08006969 	.word	0x08006969
 8006944:	08006971 	.word	0x08006971
 8006948:	08006987 	.word	0x08006987
 800694c:	08006977 	.word	0x08006977
 8006950:	08006987 	.word	0x08006987
 8006954:	08006987 	.word	0x08006987
 8006958:	08006987 	.word	0x08006987
 800695c:	0800697f 	.word	0x0800697f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006960:	f7fe f820 	bl	80049a4 <HAL_RCC_GetPCLK1Freq>
 8006964:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006966:	e014      	b.n	8006992 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006968:	f7fe f832 	bl	80049d0 <HAL_RCC_GetPCLK2Freq>
 800696c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800696e:	e010      	b.n	8006992 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006970:	4b1a      	ldr	r3, [pc, #104]	@ (80069dc <UART_SetConfig+0x5c0>)
 8006972:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006974:	e00d      	b.n	8006992 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006976:	f7fd ff7d 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 800697a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800697c:	e009      	b.n	8006992 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006982:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006984:	e005      	b.n	8006992 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006990:	bf00      	nop
    }

    if (pclk != 0U)
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	2b00      	cmp	r3, #0
 8006996:	d028      	beq.n	80069ea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699c:	4a10      	ldr	r2, [pc, #64]	@ (80069e0 <UART_SetConfig+0x5c4>)
 800699e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069a2:	461a      	mov	r2, r3
 80069a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	085b      	lsrs	r3, r3, #1
 80069b0:	441a      	add	r2, r3
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ba:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	2b0f      	cmp	r3, #15
 80069c0:	d910      	bls.n	80069e4 <UART_SetConfig+0x5c8>
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069c8:	d20c      	bcs.n	80069e4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	60da      	str	r2, [r3, #12]
 80069d4:	e009      	b.n	80069ea <UART_SetConfig+0x5ce>
 80069d6:	bf00      	nop
 80069d8:	40008000 	.word	0x40008000
 80069dc:	00f42400 	.word	0x00f42400
 80069e0:	0800ce24 	.word	0x0800ce24
      }
      else
      {
        ret = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2200      	movs	r2, #0
 80069fe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	2200      	movs	r2, #0
 8006a04:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006a06:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3730      	adds	r7, #48	@ 0x30
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006a14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a20:	f003 0308 	and.w	r3, r3, #8
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00a      	beq.n	8006a3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00a      	beq.n	8006a60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00a      	beq.n	8006a82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a86:	f003 0304 	and.w	r3, r3, #4
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00a      	beq.n	8006aa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa8:	f003 0310 	and.w	r3, r3, #16
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00a      	beq.n	8006ac6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aca:	f003 0320 	and.w	r3, r3, #32
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00a      	beq.n	8006ae8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	430a      	orrs	r2, r1
 8006ae6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d01a      	beq.n	8006b2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b12:	d10a      	bne.n	8006b2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	430a      	orrs	r2, r1
 8006b28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00a      	beq.n	8006b4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	605a      	str	r2, [r3, #4]
  }
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b098      	sub	sp, #96	@ 0x60
 8006b5c:	af02      	add	r7, sp, #8
 8006b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b68:	f7fb fdbc 	bl	80026e4 <HAL_GetTick>
 8006b6c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0308 	and.w	r3, r3, #8
 8006b78:	2b08      	cmp	r3, #8
 8006b7a:	d12f      	bne.n	8006bdc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b84:	2200      	movs	r2, #0
 8006b86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f88e 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d022      	beq.n	8006bdc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b9e:	e853 3f00 	ldrex	r3, [r3]
 8006ba2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ba6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006baa:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bb6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bbc:	e841 2300 	strex	r3, r2, [r1]
 8006bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1e6      	bne.n	8006b96 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e063      	b.n	8006ca4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0304 	and.w	r3, r3, #4
 8006be6:	2b04      	cmp	r3, #4
 8006be8:	d149      	bne.n	8006c7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 f857 	bl	8006cac <UART_WaitOnFlagUntilTimeout>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d03c      	beq.n	8006c7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	623b      	str	r3, [r7, #32]
   return(result);
 8006c12:	6a3b      	ldr	r3, [r7, #32]
 8006c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c22:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e6      	bne.n	8006c04 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	3308      	adds	r3, #8
 8006c3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f023 0301 	bic.w	r3, r3, #1
 8006c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3308      	adds	r3, #8
 8006c54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c56:	61fa      	str	r2, [r7, #28]
 8006c58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	69b9      	ldr	r1, [r7, #24]
 8006c5c:	69fa      	ldr	r2, [r7, #28]
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	617b      	str	r3, [r7, #20]
   return(result);
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e5      	bne.n	8006c36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e012      	b.n	8006ca4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2220      	movs	r2, #32
 8006c82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2220      	movs	r2, #32
 8006c8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3758      	adds	r7, #88	@ 0x58
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	603b      	str	r3, [r7, #0]
 8006cb8:	4613      	mov	r3, r2
 8006cba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cbc:	e04f      	b.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc4:	d04b      	beq.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cc6:	f7fb fd0d 	bl	80026e4 <HAL_GetTick>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	69ba      	ldr	r2, [r7, #24]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d302      	bcc.n	8006cdc <UART_WaitOnFlagUntilTimeout+0x30>
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d101      	bne.n	8006ce0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e04e      	b.n	8006d7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0304 	and.w	r3, r3, #4
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d037      	beq.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	2b80      	cmp	r3, #128	@ 0x80
 8006cf2:	d034      	beq.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	2b40      	cmp	r3, #64	@ 0x40
 8006cf8:	d031      	beq.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	f003 0308 	and.w	r3, r3, #8
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	d110      	bne.n	8006d2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2208      	movs	r2, #8
 8006d0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d10:	68f8      	ldr	r0, [r7, #12]
 8006d12:	f000 f838 	bl	8006d86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2208      	movs	r2, #8
 8006d1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e029      	b.n	8006d7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69db      	ldr	r3, [r3, #28]
 8006d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d38:	d111      	bne.n	8006d5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f000 f81e 	bl	8006d86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	e00f      	b.n	8006d7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	69da      	ldr	r2, [r3, #28]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4013      	ands	r3, r2
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	bf0c      	ite	eq
 8006d6e:	2301      	moveq	r3, #1
 8006d70:	2300      	movne	r3, #0
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	461a      	mov	r2, r3
 8006d76:	79fb      	ldrb	r3, [r7, #7]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d0a0      	beq.n	8006cbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d86:	b480      	push	{r7}
 8006d88:	b095      	sub	sp, #84	@ 0x54
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d96:	e853 3f00 	ldrex	r3, [r3]
 8006d9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	461a      	mov	r2, r3
 8006daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dac:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006db2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006db4:	e841 2300 	strex	r3, r2, [r1]
 8006db8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1e6      	bne.n	8006d8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	3308      	adds	r3, #8
 8006dc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc8:	6a3b      	ldr	r3, [r7, #32]
 8006dca:	e853 3f00 	ldrex	r3, [r3]
 8006dce:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006dd6:	f023 0301 	bic.w	r3, r3, #1
 8006dda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	3308      	adds	r3, #8
 8006de2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006de4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dec:	e841 2300 	strex	r3, r2, [r1]
 8006df0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1e3      	bne.n	8006dc0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d118      	bne.n	8006e32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	e853 3f00 	ldrex	r3, [r3]
 8006e0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	f023 0310 	bic.w	r3, r3, #16
 8006e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e1e:	61bb      	str	r3, [r7, #24]
 8006e20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e22:	6979      	ldr	r1, [r7, #20]
 8006e24:	69ba      	ldr	r2, [r7, #24]
 8006e26:	e841 2300 	strex	r3, r2, [r1]
 8006e2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1e6      	bne.n	8006e00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006e46:	bf00      	nop
 8006e48:	3754      	adds	r7, #84	@ 0x54
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b084      	sub	sp, #16
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f7ff fabd 	bl	80063f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e76:	bf00      	nop
 8006e78:	3710      	adds	r7, #16
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b088      	sub	sp, #32
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e9a:	61fb      	str	r3, [r7, #28]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	61bb      	str	r3, [r7, #24]
 8006ea6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6979      	ldr	r1, [r7, #20]
 8006eaa:	69ba      	ldr	r2, [r7, #24]
 8006eac:	e841 2300 	strex	r3, r2, [r1]
 8006eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e6      	bne.n	8006e86 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f7ff fa88 	bl	80063dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ecc:	bf00      	nop
 8006ece:	3720      	adds	r7, #32
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d101      	bne.n	8006f26 <HAL_UARTEx_DisableFifoMode+0x16>
 8006f22:	2302      	movs	r3, #2
 8006f24:	e027      	b.n	8006f76 <HAL_UARTEx_DisableFifoMode+0x66>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2224      	movs	r2, #36	@ 0x24
 8006f32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f022 0201 	bic.w	r2, r2, #1
 8006f4c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006f54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2220      	movs	r2, #32
 8006f68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3714      	adds	r7, #20
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr

08006f82 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b084      	sub	sp, #16
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
 8006f8a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d101      	bne.n	8006f9a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006f96:	2302      	movs	r3, #2
 8006f98:	e02d      	b.n	8006ff6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2224      	movs	r2, #36	@ 0x24
 8006fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f022 0201 	bic.w	r2, r2, #1
 8006fc0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	683a      	ldr	r2, [r7, #0]
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 f850 	bl	800707c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b084      	sub	sp, #16
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
 8007006:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800700e:	2b01      	cmp	r3, #1
 8007010:	d101      	bne.n	8007016 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007012:	2302      	movs	r3, #2
 8007014:	e02d      	b.n	8007072 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2224      	movs	r2, #36	@ 0x24
 8007022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f022 0201 	bic.w	r2, r2, #1
 800703c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	683a      	ldr	r2, [r7, #0]
 800704e:	430a      	orrs	r2, r1
 8007050:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f812 	bl	800707c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2220      	movs	r2, #32
 8007064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
	...

0800707c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007088:	2b00      	cmp	r3, #0
 800708a:	d108      	bne.n	800709e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800709c:	e031      	b.n	8007102 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800709e:	2308      	movs	r3, #8
 80070a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80070a2:	2308      	movs	r3, #8
 80070a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	0e5b      	lsrs	r3, r3, #25
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	f003 0307 	and.w	r3, r3, #7
 80070b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	0f5b      	lsrs	r3, r3, #29
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	f003 0307 	and.w	r3, r3, #7
 80070c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070c6:	7bbb      	ldrb	r3, [r7, #14]
 80070c8:	7b3a      	ldrb	r2, [r7, #12]
 80070ca:	4911      	ldr	r1, [pc, #68]	@ (8007110 <UARTEx_SetNbDataToProcess+0x94>)
 80070cc:	5c8a      	ldrb	r2, [r1, r2]
 80070ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80070d2:	7b3a      	ldrb	r2, [r7, #12]
 80070d4:	490f      	ldr	r1, [pc, #60]	@ (8007114 <UARTEx_SetNbDataToProcess+0x98>)
 80070d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80070dc:	b29a      	uxth	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
 80070e6:	7b7a      	ldrb	r2, [r7, #13]
 80070e8:	4909      	ldr	r1, [pc, #36]	@ (8007110 <UARTEx_SetNbDataToProcess+0x94>)
 80070ea:	5c8a      	ldrb	r2, [r1, r2]
 80070ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80070f0:	7b7a      	ldrb	r2, [r7, #13]
 80070f2:	4908      	ldr	r1, [pc, #32]	@ (8007114 <UARTEx_SetNbDataToProcess+0x98>)
 80070f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007102:	bf00      	nop
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	0800ce3c 	.word	0x0800ce3c
 8007114:	0800ce44 	.word	0x0800ce44

08007118 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	4603      	mov	r3, r0
 8007120:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007122:	2300      	movs	r3, #0
 8007124:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007126:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800712a:	2b84      	cmp	r3, #132	@ 0x84
 800712c:	d005      	beq.n	800713a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800712e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	4413      	add	r3, r2
 8007136:	3303      	adds	r3, #3
 8007138:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800713a:	68fb      	ldr	r3, [r7, #12]
}
 800713c:	4618      	mov	r0, r3
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800714c:	f000 fae4 	bl	8007718 <vTaskStartScheduler>
  
  return osOK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	bd80      	pop	{r7, pc}

08007156 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007156:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007158:	b089      	sub	sp, #36	@ 0x24
 800715a:	af04      	add	r7, sp, #16
 800715c:	6078      	str	r0, [r7, #4]
 800715e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d020      	beq.n	80071aa <osThreadCreate+0x54>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d01c      	beq.n	80071aa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685c      	ldr	r4, [r3, #4]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	691e      	ldr	r6, [r3, #16]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007182:	4618      	mov	r0, r3
 8007184:	f7ff ffc8 	bl	8007118 <makeFreeRtosPriority>
 8007188:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	695b      	ldr	r3, [r3, #20]
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007192:	9202      	str	r2, [sp, #8]
 8007194:	9301      	str	r3, [sp, #4]
 8007196:	9100      	str	r1, [sp, #0]
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	4632      	mov	r2, r6
 800719c:	4629      	mov	r1, r5
 800719e:	4620      	mov	r0, r4
 80071a0:	f000 f8ed 	bl	800737e <xTaskCreateStatic>
 80071a4:	4603      	mov	r3, r0
 80071a6:	60fb      	str	r3, [r7, #12]
 80071a8:	e01c      	b.n	80071e4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	685c      	ldr	r4, [r3, #4]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071b6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071be:	4618      	mov	r0, r3
 80071c0:	f7ff ffaa 	bl	8007118 <makeFreeRtosPriority>
 80071c4:	4602      	mov	r2, r0
 80071c6:	f107 030c 	add.w	r3, r7, #12
 80071ca:	9301      	str	r3, [sp, #4]
 80071cc:	9200      	str	r2, [sp, #0]
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	4632      	mov	r2, r6
 80071d2:	4629      	mov	r1, r5
 80071d4:	4620      	mov	r0, r4
 80071d6:	f000 f932 	bl	800743e <xTaskCreate>
 80071da:	4603      	mov	r3, r0
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d001      	beq.n	80071e4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80071e0:	2300      	movs	r3, #0
 80071e2:	e000      	b.n	80071e6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80071e4:	68fb      	ldr	r3, [r7, #12]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080071ee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b084      	sub	sp, #16
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <osDelay+0x16>
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	e000      	b.n	8007206 <osDelay+0x18>
 8007204:	2301      	movs	r3, #1
 8007206:	4618      	mov	r0, r3
 8007208:	f000 fa50 	bl	80076ac <vTaskDelay>
  
  return osOK;
 800720c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800720e:	4618      	mov	r0, r3
 8007210:	3710      	adds	r7, #16
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f103 0208 	add.w	r2, r3, #8
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f04f 32ff 	mov.w	r2, #4294967295
 800722e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f103 0208 	add.w	r2, r3, #8
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f103 0208 	add.w	r2, r3, #8
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800724a:	bf00      	nop
 800724c:	370c      	adds	r7, #12
 800724e:	46bd      	mov	sp, r7
 8007250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007254:	4770      	bx	lr

08007256 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	689a      	ldr	r2, [r3, #8]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	683a      	ldr	r2, [r7, #0]
 8007294:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	683a      	ldr	r2, [r7, #0]
 800729a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	1c5a      	adds	r2, r3, #1
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	601a      	str	r2, [r3, #0]
}
 80072ac:	bf00      	nop
 80072ae:	3714      	adds	r7, #20
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072b8:	b480      	push	{r7}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ce:	d103      	bne.n	80072d8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	60fb      	str	r3, [r7, #12]
 80072d6:	e00c      	b.n	80072f2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	3308      	adds	r3, #8
 80072dc:	60fb      	str	r3, [r7, #12]
 80072de:	e002      	b.n	80072e6 <vListInsert+0x2e>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	60fb      	str	r3, [r7, #12]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d2f6      	bcs.n	80072e0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	683a      	ldr	r2, [r7, #0]
 8007300:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	1c5a      	adds	r2, r3, #1
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	601a      	str	r2, [r3, #0]
}
 800731e:	bf00      	nop
 8007320:	3714      	adds	r7, #20
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800732a:	b480      	push	{r7}
 800732c:	b085      	sub	sp, #20
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	6892      	ldr	r2, [r2, #8]
 8007340:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	6852      	ldr	r2, [r2, #4]
 800734a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	429a      	cmp	r2, r3
 8007354:	d103      	bne.n	800735e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	1e5a      	subs	r2, r3, #1
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800737e:	b580      	push	{r7, lr}
 8007380:	b08e      	sub	sp, #56	@ 0x38
 8007382:	af04      	add	r7, sp, #16
 8007384:	60f8      	str	r0, [r7, #12]
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	607a      	str	r2, [r7, #4]
 800738a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800738c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10b      	bne.n	80073aa <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007396:	f383 8811 	msr	BASEPRI, r3
 800739a:	f3bf 8f6f 	isb	sy
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop
 80073a8:	e7fd      	b.n	80073a6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80073aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10b      	bne.n	80073c8 <xTaskCreateStatic+0x4a>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	61fb      	str	r3, [r7, #28]
}
 80073c2:	bf00      	nop
 80073c4:	bf00      	nop
 80073c6:	e7fd      	b.n	80073c4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80073c8:	2354      	movs	r3, #84	@ 0x54
 80073ca:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	2b54      	cmp	r3, #84	@ 0x54
 80073d0:	d00b      	beq.n	80073ea <xTaskCreateStatic+0x6c>
	__asm volatile
 80073d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	61bb      	str	r3, [r7, #24]
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
 80073e8:	e7fd      	b.n	80073e6 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80073ea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80073ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d01e      	beq.n	8007430 <xTaskCreateStatic+0xb2>
 80073f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d01b      	beq.n	8007430 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fa:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80073fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007400:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007404:	2202      	movs	r2, #2
 8007406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800740a:	2300      	movs	r3, #0
 800740c:	9303      	str	r3, [sp, #12]
 800740e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007410:	9302      	str	r3, [sp, #8]
 8007412:	f107 0314 	add.w	r3, r7, #20
 8007416:	9301      	str	r3, [sp, #4]
 8007418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	68b9      	ldr	r1, [r7, #8]
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f000 f850 	bl	80074c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007428:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800742a:	f000 f8d5 	bl	80075d8 <prvAddNewTaskToReadyList>
 800742e:	e001      	b.n	8007434 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007430:	2300      	movs	r3, #0
 8007432:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007434:	697b      	ldr	r3, [r7, #20]
	}
 8007436:	4618      	mov	r0, r3
 8007438:	3728      	adds	r7, #40	@ 0x28
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800743e:	b580      	push	{r7, lr}
 8007440:	b08c      	sub	sp, #48	@ 0x30
 8007442:	af04      	add	r7, sp, #16
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	60b9      	str	r1, [r7, #8]
 8007448:	603b      	str	r3, [r7, #0]
 800744a:	4613      	mov	r3, r2
 800744c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800744e:	88fb      	ldrh	r3, [r7, #6]
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	4618      	mov	r0, r3
 8007454:	f000 fed0 	bl	80081f8 <pvPortMalloc>
 8007458:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00e      	beq.n	800747e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007460:	2054      	movs	r0, #84	@ 0x54
 8007462:	f000 fec9 	bl	80081f8 <pvPortMalloc>
 8007466:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d003      	beq.n	8007476 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	631a      	str	r2, [r3, #48]	@ 0x30
 8007474:	e005      	b.n	8007482 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007476:	6978      	ldr	r0, [r7, #20]
 8007478:	f000 ff8c 	bl	8008394 <vPortFree>
 800747c:	e001      	b.n	8007482 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800747e:	2300      	movs	r3, #0
 8007480:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007482:	69fb      	ldr	r3, [r7, #28]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d017      	beq.n	80074b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007490:	88fa      	ldrh	r2, [r7, #6]
 8007492:	2300      	movs	r3, #0
 8007494:	9303      	str	r3, [sp, #12]
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	9302      	str	r3, [sp, #8]
 800749a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800749c:	9301      	str	r3, [sp, #4]
 800749e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	68b9      	ldr	r1, [r7, #8]
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f000 f80e 	bl	80074c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80074ac:	69f8      	ldr	r0, [r7, #28]
 80074ae:	f000 f893 	bl	80075d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80074b2:	2301      	movs	r3, #1
 80074b4:	61bb      	str	r3, [r7, #24]
 80074b6:	e002      	b.n	80074be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80074b8:	f04f 33ff 	mov.w	r3, #4294967295
 80074bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80074be:	69bb      	ldr	r3, [r7, #24]
	}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3720      	adds	r7, #32
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b088      	sub	sp, #32
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80074d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80074e0:	3b01      	subs	r3, #1
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	4413      	add	r3, r2
 80074e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	f023 0307 	bic.w	r3, r3, #7
 80074ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	f003 0307 	and.w	r3, r3, #7
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00b      	beq.n	8007512 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	617b      	str	r3, [r7, #20]
}
 800750c:	bf00      	nop
 800750e:	bf00      	nop
 8007510:	e7fd      	b.n	800750e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d01f      	beq.n	8007558 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007518:	2300      	movs	r3, #0
 800751a:	61fb      	str	r3, [r7, #28]
 800751c:	e012      	b.n	8007544 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800751e:	68ba      	ldr	r2, [r7, #8]
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	4413      	add	r3, r2
 8007524:	7819      	ldrb	r1, [r3, #0]
 8007526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	4413      	add	r3, r2
 800752c:	3334      	adds	r3, #52	@ 0x34
 800752e:	460a      	mov	r2, r1
 8007530:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	4413      	add	r3, r2
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d006      	beq.n	800754c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	3301      	adds	r3, #1
 8007542:	61fb      	str	r3, [r7, #28]
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	2b0f      	cmp	r3, #15
 8007548:	d9e9      	bls.n	800751e <prvInitialiseNewTask+0x56>
 800754a:	e000      	b.n	800754e <prvInitialiseNewTask+0x86>
			{
				break;
 800754c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800754e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007556:	e003      	b.n	8007560 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755a:	2200      	movs	r2, #0
 800755c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007562:	2b06      	cmp	r3, #6
 8007564:	d901      	bls.n	800756a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007566:	2306      	movs	r3, #6
 8007568:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800756a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800756e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007572:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007574:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007578:	2200      	movs	r2, #0
 800757a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800757c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757e:	3304      	adds	r3, #4
 8007580:	4618      	mov	r0, r3
 8007582:	f7ff fe68 	bl	8007256 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007588:	3318      	adds	r3, #24
 800758a:	4618      	mov	r0, r3
 800758c:	f7ff fe63 	bl	8007256 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007592:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007594:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007598:	f1c3 0207 	rsb	r2, r3, #7
 800759c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80075a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075a4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80075a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a8:	2200      	movs	r2, #0
 80075aa:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80075ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	68f9      	ldr	r1, [r7, #12]
 80075b8:	69b8      	ldr	r0, [r7, #24]
 80075ba:	f000 fc0d 	bl	8007dd8 <pxPortInitialiseStack>
 80075be:	4602      	mov	r2, r0
 80075c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80075c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d002      	beq.n	80075d0 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80075ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075d0:	bf00      	nop
 80075d2:	3720      	adds	r7, #32
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80075e0:	f000 fd2a 	bl	8008038 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80075e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007690 <prvAddNewTaskToReadyList+0xb8>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	3301      	adds	r3, #1
 80075ea:	4a29      	ldr	r2, [pc, #164]	@ (8007690 <prvAddNewTaskToReadyList+0xb8>)
 80075ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075ee:	4b29      	ldr	r3, [pc, #164]	@ (8007694 <prvAddNewTaskToReadyList+0xbc>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d109      	bne.n	800760a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075f6:	4a27      	ldr	r2, [pc, #156]	@ (8007694 <prvAddNewTaskToReadyList+0xbc>)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075fc:	4b24      	ldr	r3, [pc, #144]	@ (8007690 <prvAddNewTaskToReadyList+0xb8>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d110      	bne.n	8007626 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007604:	f000 fac4 	bl	8007b90 <prvInitialiseTaskLists>
 8007608:	e00d      	b.n	8007626 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800760a:	4b23      	ldr	r3, [pc, #140]	@ (8007698 <prvAddNewTaskToReadyList+0xc0>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d109      	bne.n	8007626 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007612:	4b20      	ldr	r3, [pc, #128]	@ (8007694 <prvAddNewTaskToReadyList+0xbc>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761c:	429a      	cmp	r2, r3
 800761e:	d802      	bhi.n	8007626 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007620:	4a1c      	ldr	r2, [pc, #112]	@ (8007694 <prvAddNewTaskToReadyList+0xbc>)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007626:	4b1d      	ldr	r3, [pc, #116]	@ (800769c <prvAddNewTaskToReadyList+0xc4>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3301      	adds	r3, #1
 800762c:	4a1b      	ldr	r2, [pc, #108]	@ (800769c <prvAddNewTaskToReadyList+0xc4>)
 800762e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007634:	2201      	movs	r2, #1
 8007636:	409a      	lsls	r2, r3
 8007638:	4b19      	ldr	r3, [pc, #100]	@ (80076a0 <prvAddNewTaskToReadyList+0xc8>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4313      	orrs	r3, r2
 800763e:	4a18      	ldr	r2, [pc, #96]	@ (80076a0 <prvAddNewTaskToReadyList+0xc8>)
 8007640:	6013      	str	r3, [r2, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007646:	4613      	mov	r3, r2
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4413      	add	r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4a15      	ldr	r2, [pc, #84]	@ (80076a4 <prvAddNewTaskToReadyList+0xcc>)
 8007650:	441a      	add	r2, r3
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	3304      	adds	r3, #4
 8007656:	4619      	mov	r1, r3
 8007658:	4610      	mov	r0, r2
 800765a:	f7ff fe09 	bl	8007270 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800765e:	f000 fd1d 	bl	800809c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007662:	4b0d      	ldr	r3, [pc, #52]	@ (8007698 <prvAddNewTaskToReadyList+0xc0>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00e      	beq.n	8007688 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800766a:	4b0a      	ldr	r3, [pc, #40]	@ (8007694 <prvAddNewTaskToReadyList+0xbc>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007674:	429a      	cmp	r2, r3
 8007676:	d207      	bcs.n	8007688 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007678:	4b0b      	ldr	r3, [pc, #44]	@ (80076a8 <prvAddNewTaskToReadyList+0xd0>)
 800767a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800767e:	601a      	str	r2, [r3, #0]
 8007680:	f3bf 8f4f 	dsb	sy
 8007684:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007688:	bf00      	nop
 800768a:	3708      	adds	r7, #8
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	20000860 	.word	0x20000860
 8007694:	20000760 	.word	0x20000760
 8007698:	2000086c 	.word	0x2000086c
 800769c:	2000087c 	.word	0x2000087c
 80076a0:	20000868 	.word	0x20000868
 80076a4:	20000764 	.word	0x20000764
 80076a8:	e000ed04 	.word	0xe000ed04

080076ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80076b4:	2300      	movs	r3, #0
 80076b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d018      	beq.n	80076f0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80076be:	4b14      	ldr	r3, [pc, #80]	@ (8007710 <vTaskDelay+0x64>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00b      	beq.n	80076de <vTaskDelay+0x32>
	__asm volatile
 80076c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ca:	f383 8811 	msr	BASEPRI, r3
 80076ce:	f3bf 8f6f 	isb	sy
 80076d2:	f3bf 8f4f 	dsb	sy
 80076d6:	60bb      	str	r3, [r7, #8]
}
 80076d8:	bf00      	nop
 80076da:	bf00      	nop
 80076dc:	e7fd      	b.n	80076da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80076de:	f000 f87d 	bl	80077dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80076e2:	2100      	movs	r1, #0
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fb11 	bl	8007d0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80076ea:	f000 f885 	bl	80077f8 <xTaskResumeAll>
 80076ee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d107      	bne.n	8007706 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80076f6:	4b07      	ldr	r3, [pc, #28]	@ (8007714 <vTaskDelay+0x68>)
 80076f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007706:	bf00      	nop
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	20000888 	.word	0x20000888
 8007714:	e000ed04 	.word	0xe000ed04

08007718 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b08a      	sub	sp, #40	@ 0x28
 800771c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800771e:	2300      	movs	r3, #0
 8007720:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007722:	2300      	movs	r3, #0
 8007724:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007726:	463a      	mov	r2, r7
 8007728:	1d39      	adds	r1, r7, #4
 800772a:	f107 0308 	add.w	r3, r7, #8
 800772e:	4618      	mov	r0, r3
 8007730:	f7f9 fc70 	bl	8001014 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007734:	6839      	ldr	r1, [r7, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	68ba      	ldr	r2, [r7, #8]
 800773a:	9202      	str	r2, [sp, #8]
 800773c:	9301      	str	r3, [sp, #4]
 800773e:	2300      	movs	r3, #0
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	2300      	movs	r3, #0
 8007744:	460a      	mov	r2, r1
 8007746:	491f      	ldr	r1, [pc, #124]	@ (80077c4 <vTaskStartScheduler+0xac>)
 8007748:	481f      	ldr	r0, [pc, #124]	@ (80077c8 <vTaskStartScheduler+0xb0>)
 800774a:	f7ff fe18 	bl	800737e <xTaskCreateStatic>
 800774e:	4603      	mov	r3, r0
 8007750:	4a1e      	ldr	r2, [pc, #120]	@ (80077cc <vTaskStartScheduler+0xb4>)
 8007752:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007754:	4b1d      	ldr	r3, [pc, #116]	@ (80077cc <vTaskStartScheduler+0xb4>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d002      	beq.n	8007762 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800775c:	2301      	movs	r3, #1
 800775e:	617b      	str	r3, [r7, #20]
 8007760:	e001      	b.n	8007766 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007762:	2300      	movs	r3, #0
 8007764:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d116      	bne.n	800779a <vTaskStartScheduler+0x82>
	__asm volatile
 800776c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	613b      	str	r3, [r7, #16]
}
 800777e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007780:	4b13      	ldr	r3, [pc, #76]	@ (80077d0 <vTaskStartScheduler+0xb8>)
 8007782:	f04f 32ff 	mov.w	r2, #4294967295
 8007786:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007788:	4b12      	ldr	r3, [pc, #72]	@ (80077d4 <vTaskStartScheduler+0xbc>)
 800778a:	2201      	movs	r2, #1
 800778c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800778e:	4b12      	ldr	r3, [pc, #72]	@ (80077d8 <vTaskStartScheduler+0xc0>)
 8007790:	2200      	movs	r2, #0
 8007792:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007794:	f000 fbac 	bl	8007ef0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007798:	e00f      	b.n	80077ba <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a0:	d10b      	bne.n	80077ba <vTaskStartScheduler+0xa2>
	__asm volatile
 80077a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a6:	f383 8811 	msr	BASEPRI, r3
 80077aa:	f3bf 8f6f 	isb	sy
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	60fb      	str	r3, [r7, #12]
}
 80077b4:	bf00      	nop
 80077b6:	bf00      	nop
 80077b8:	e7fd      	b.n	80077b6 <vTaskStartScheduler+0x9e>
}
 80077ba:	bf00      	nop
 80077bc:	3718      	adds	r7, #24
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	0800cdd4 	.word	0x0800cdd4
 80077c8:	08007b61 	.word	0x08007b61
 80077cc:	20000884 	.word	0x20000884
 80077d0:	20000880 	.word	0x20000880
 80077d4:	2000086c 	.word	0x2000086c
 80077d8:	20000864 	.word	0x20000864

080077dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80077dc:	b480      	push	{r7}
 80077de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80077e0:	4b04      	ldr	r3, [pc, #16]	@ (80077f4 <vTaskSuspendAll+0x18>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3301      	adds	r3, #1
 80077e6:	4a03      	ldr	r2, [pc, #12]	@ (80077f4 <vTaskSuspendAll+0x18>)
 80077e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80077ea:	bf00      	nop
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	20000888 	.word	0x20000888

080077f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007802:	2300      	movs	r3, #0
 8007804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007806:	4b42      	ldr	r3, [pc, #264]	@ (8007910 <xTaskResumeAll+0x118>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10b      	bne.n	8007826 <xTaskResumeAll+0x2e>
	__asm volatile
 800780e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007812:	f383 8811 	msr	BASEPRI, r3
 8007816:	f3bf 8f6f 	isb	sy
 800781a:	f3bf 8f4f 	dsb	sy
 800781e:	603b      	str	r3, [r7, #0]
}
 8007820:	bf00      	nop
 8007822:	bf00      	nop
 8007824:	e7fd      	b.n	8007822 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007826:	f000 fc07 	bl	8008038 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800782a:	4b39      	ldr	r3, [pc, #228]	@ (8007910 <xTaskResumeAll+0x118>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3b01      	subs	r3, #1
 8007830:	4a37      	ldr	r2, [pc, #220]	@ (8007910 <xTaskResumeAll+0x118>)
 8007832:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007834:	4b36      	ldr	r3, [pc, #216]	@ (8007910 <xTaskResumeAll+0x118>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d161      	bne.n	8007900 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800783c:	4b35      	ldr	r3, [pc, #212]	@ (8007914 <xTaskResumeAll+0x11c>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d05d      	beq.n	8007900 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007844:	e02e      	b.n	80078a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007846:	4b34      	ldr	r3, [pc, #208]	@ (8007918 <xTaskResumeAll+0x120>)
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	3318      	adds	r3, #24
 8007852:	4618      	mov	r0, r3
 8007854:	f7ff fd69 	bl	800732a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	3304      	adds	r3, #4
 800785c:	4618      	mov	r0, r3
 800785e:	f7ff fd64 	bl	800732a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007866:	2201      	movs	r2, #1
 8007868:	409a      	lsls	r2, r3
 800786a:	4b2c      	ldr	r3, [pc, #176]	@ (800791c <xTaskResumeAll+0x124>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4313      	orrs	r3, r2
 8007870:	4a2a      	ldr	r2, [pc, #168]	@ (800791c <xTaskResumeAll+0x124>)
 8007872:	6013      	str	r3, [r2, #0]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007878:	4613      	mov	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4413      	add	r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4a27      	ldr	r2, [pc, #156]	@ (8007920 <xTaskResumeAll+0x128>)
 8007882:	441a      	add	r2, r3
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	3304      	adds	r3, #4
 8007888:	4619      	mov	r1, r3
 800788a:	4610      	mov	r0, r2
 800788c:	f7ff fcf0 	bl	8007270 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007894:	4b23      	ldr	r3, [pc, #140]	@ (8007924 <xTaskResumeAll+0x12c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800789a:	429a      	cmp	r2, r3
 800789c:	d302      	bcc.n	80078a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800789e:	4b22      	ldr	r3, [pc, #136]	@ (8007928 <xTaskResumeAll+0x130>)
 80078a0:	2201      	movs	r2, #1
 80078a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078a4:	4b1c      	ldr	r3, [pc, #112]	@ (8007918 <xTaskResumeAll+0x120>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1cc      	bne.n	8007846 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80078b2:	f000 fa0b 	bl	8007ccc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80078b6:	4b1d      	ldr	r3, [pc, #116]	@ (800792c <xTaskResumeAll+0x134>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d010      	beq.n	80078e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80078c2:	f000 f837 	bl	8007934 <xTaskIncrementTick>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80078cc:	4b16      	ldr	r3, [pc, #88]	@ (8007928 <xTaskResumeAll+0x130>)
 80078ce:	2201      	movs	r2, #1
 80078d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	3b01      	subs	r3, #1
 80078d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1f1      	bne.n	80078c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80078de:	4b13      	ldr	r3, [pc, #76]	@ (800792c <xTaskResumeAll+0x134>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80078e4:	4b10      	ldr	r3, [pc, #64]	@ (8007928 <xTaskResumeAll+0x130>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d009      	beq.n	8007900 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80078ec:	2301      	movs	r3, #1
 80078ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80078f0:	4b0f      	ldr	r3, [pc, #60]	@ (8007930 <xTaskResumeAll+0x138>)
 80078f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078f6:	601a      	str	r2, [r3, #0]
 80078f8:	f3bf 8f4f 	dsb	sy
 80078fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007900:	f000 fbcc 	bl	800809c <vPortExitCritical>

	return xAlreadyYielded;
 8007904:	68bb      	ldr	r3, [r7, #8]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	20000888 	.word	0x20000888
 8007914:	20000860 	.word	0x20000860
 8007918:	20000820 	.word	0x20000820
 800791c:	20000868 	.word	0x20000868
 8007920:	20000764 	.word	0x20000764
 8007924:	20000760 	.word	0x20000760
 8007928:	20000874 	.word	0x20000874
 800792c:	20000870 	.word	0x20000870
 8007930:	e000ed04 	.word	0xe000ed04

08007934 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800793e:	4b4f      	ldr	r3, [pc, #316]	@ (8007a7c <xTaskIncrementTick+0x148>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	f040 808f 	bne.w	8007a66 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007948:	4b4d      	ldr	r3, [pc, #308]	@ (8007a80 <xTaskIncrementTick+0x14c>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3301      	adds	r3, #1
 800794e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007950:	4a4b      	ldr	r2, [pc, #300]	@ (8007a80 <xTaskIncrementTick+0x14c>)
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d121      	bne.n	80079a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800795c:	4b49      	ldr	r3, [pc, #292]	@ (8007a84 <xTaskIncrementTick+0x150>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00b      	beq.n	800797e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	603b      	str	r3, [r7, #0]
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <xTaskIncrementTick+0x46>
 800797e:	4b41      	ldr	r3, [pc, #260]	@ (8007a84 <xTaskIncrementTick+0x150>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	4b40      	ldr	r3, [pc, #256]	@ (8007a88 <xTaskIncrementTick+0x154>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a3e      	ldr	r2, [pc, #248]	@ (8007a84 <xTaskIncrementTick+0x150>)
 800798a:	6013      	str	r3, [r2, #0]
 800798c:	4a3e      	ldr	r2, [pc, #248]	@ (8007a88 <xTaskIncrementTick+0x154>)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6013      	str	r3, [r2, #0]
 8007992:	4b3e      	ldr	r3, [pc, #248]	@ (8007a8c <xTaskIncrementTick+0x158>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3301      	adds	r3, #1
 8007998:	4a3c      	ldr	r2, [pc, #240]	@ (8007a8c <xTaskIncrementTick+0x158>)
 800799a:	6013      	str	r3, [r2, #0]
 800799c:	f000 f996 	bl	8007ccc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80079a0:	4b3b      	ldr	r3, [pc, #236]	@ (8007a90 <xTaskIncrementTick+0x15c>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	693a      	ldr	r2, [r7, #16]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d348      	bcc.n	8007a3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079aa:	4b36      	ldr	r3, [pc, #216]	@ (8007a84 <xTaskIncrementTick+0x150>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d104      	bne.n	80079be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079b4:	4b36      	ldr	r3, [pc, #216]	@ (8007a90 <xTaskIncrementTick+0x15c>)
 80079b6:	f04f 32ff 	mov.w	r2, #4294967295
 80079ba:	601a      	str	r2, [r3, #0]
					break;
 80079bc:	e03e      	b.n	8007a3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079be:	4b31      	ldr	r3, [pc, #196]	@ (8007a84 <xTaskIncrementTick+0x150>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80079ce:	693a      	ldr	r2, [r7, #16]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d203      	bcs.n	80079de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80079d6:	4a2e      	ldr	r2, [pc, #184]	@ (8007a90 <xTaskIncrementTick+0x15c>)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80079dc:	e02e      	b.n	8007a3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	3304      	adds	r3, #4
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7ff fca1 	bl	800732a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d004      	beq.n	80079fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	3318      	adds	r3, #24
 80079f4:	4618      	mov	r0, r3
 80079f6:	f7ff fc98 	bl	800732a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fe:	2201      	movs	r2, #1
 8007a00:	409a      	lsls	r2, r3
 8007a02:	4b24      	ldr	r3, [pc, #144]	@ (8007a94 <xTaskIncrementTick+0x160>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	4a22      	ldr	r2, [pc, #136]	@ (8007a94 <xTaskIncrementTick+0x160>)
 8007a0a:	6013      	str	r3, [r2, #0]
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4a1f      	ldr	r2, [pc, #124]	@ (8007a98 <xTaskIncrementTick+0x164>)
 8007a1a:	441a      	add	r2, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	3304      	adds	r3, #4
 8007a20:	4619      	mov	r1, r3
 8007a22:	4610      	mov	r0, r2
 8007a24:	f7ff fc24 	bl	8007270 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8007a9c <xTaskIncrementTick+0x168>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d3b9      	bcc.n	80079aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007a36:	2301      	movs	r3, #1
 8007a38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a3a:	e7b6      	b.n	80079aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a3c:	4b17      	ldr	r3, [pc, #92]	@ (8007a9c <xTaskIncrementTick+0x168>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a42:	4915      	ldr	r1, [pc, #84]	@ (8007a98 <xTaskIncrementTick+0x164>)
 8007a44:	4613      	mov	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d901      	bls.n	8007a58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007a54:	2301      	movs	r3, #1
 8007a56:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a58:	4b11      	ldr	r3, [pc, #68]	@ (8007aa0 <xTaskIncrementTick+0x16c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d007      	beq.n	8007a70 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007a60:	2301      	movs	r3, #1
 8007a62:	617b      	str	r3, [r7, #20]
 8007a64:	e004      	b.n	8007a70 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007a66:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa4 <xTaskIncrementTick+0x170>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8007aa4 <xTaskIncrementTick+0x170>)
 8007a6e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007a70:	697b      	ldr	r3, [r7, #20]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3718      	adds	r7, #24
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20000888 	.word	0x20000888
 8007a80:	20000864 	.word	0x20000864
 8007a84:	20000818 	.word	0x20000818
 8007a88:	2000081c 	.word	0x2000081c
 8007a8c:	20000878 	.word	0x20000878
 8007a90:	20000880 	.word	0x20000880
 8007a94:	20000868 	.word	0x20000868
 8007a98:	20000764 	.word	0x20000764
 8007a9c:	20000760 	.word	0x20000760
 8007aa0:	20000874 	.word	0x20000874
 8007aa4:	20000870 	.word	0x20000870

08007aa8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b087      	sub	sp, #28
 8007aac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007aae:	4b27      	ldr	r3, [pc, #156]	@ (8007b4c <vTaskSwitchContext+0xa4>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007ab6:	4b26      	ldr	r3, [pc, #152]	@ (8007b50 <vTaskSwitchContext+0xa8>)
 8007ab8:	2201      	movs	r2, #1
 8007aba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007abc:	e040      	b.n	8007b40 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007abe:	4b24      	ldr	r3, [pc, #144]	@ (8007b50 <vTaskSwitchContext+0xa8>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ac4:	4b23      	ldr	r3, [pc, #140]	@ (8007b54 <vTaskSwitchContext+0xac>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	fab3 f383 	clz	r3, r3
 8007ad0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007ad2:	7afb      	ldrb	r3, [r7, #11]
 8007ad4:	f1c3 031f 	rsb	r3, r3, #31
 8007ad8:	617b      	str	r3, [r7, #20]
 8007ada:	491f      	ldr	r1, [pc, #124]	@ (8007b58 <vTaskSwitchContext+0xb0>)
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	4413      	add	r3, r2
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	440b      	add	r3, r1
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10b      	bne.n	8007b06 <vTaskSwitchContext+0x5e>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	607b      	str	r3, [r7, #4]
}
 8007b00:	bf00      	nop
 8007b02:	bf00      	nop
 8007b04:	e7fd      	b.n	8007b02 <vTaskSwitchContext+0x5a>
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	4613      	mov	r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4413      	add	r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	4a11      	ldr	r2, [pc, #68]	@ (8007b58 <vTaskSwitchContext+0xb0>)
 8007b12:	4413      	add	r3, r2
 8007b14:	613b      	str	r3, [r7, #16]
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	605a      	str	r2, [r3, #4]
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	685a      	ldr	r2, [r3, #4]
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	3308      	adds	r3, #8
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d104      	bne.n	8007b36 <vTaskSwitchContext+0x8e>
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	605a      	str	r2, [r3, #4]
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	4a07      	ldr	r2, [pc, #28]	@ (8007b5c <vTaskSwitchContext+0xb4>)
 8007b3e:	6013      	str	r3, [r2, #0]
}
 8007b40:	bf00      	nop
 8007b42:	371c      	adds	r7, #28
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr
 8007b4c:	20000888 	.word	0x20000888
 8007b50:	20000874 	.word	0x20000874
 8007b54:	20000868 	.word	0x20000868
 8007b58:	20000764 	.word	0x20000764
 8007b5c:	20000760 	.word	0x20000760

08007b60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b68:	f000 f852 	bl	8007c10 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b6c:	4b06      	ldr	r3, [pc, #24]	@ (8007b88 <prvIdleTask+0x28>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d9f9      	bls.n	8007b68 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b74:	4b05      	ldr	r3, [pc, #20]	@ (8007b8c <prvIdleTask+0x2c>)
 8007b76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b7a:	601a      	str	r2, [r3, #0]
 8007b7c:	f3bf 8f4f 	dsb	sy
 8007b80:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b84:	e7f0      	b.n	8007b68 <prvIdleTask+0x8>
 8007b86:	bf00      	nop
 8007b88:	20000764 	.word	0x20000764
 8007b8c:	e000ed04 	.word	0xe000ed04

08007b90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b96:	2300      	movs	r3, #0
 8007b98:	607b      	str	r3, [r7, #4]
 8007b9a:	e00c      	b.n	8007bb6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	4413      	add	r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4a12      	ldr	r2, [pc, #72]	@ (8007bf0 <prvInitialiseTaskLists+0x60>)
 8007ba8:	4413      	add	r3, r2
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7ff fb33 	bl	8007216 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	607b      	str	r3, [r7, #4]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b06      	cmp	r3, #6
 8007bba:	d9ef      	bls.n	8007b9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007bbc:	480d      	ldr	r0, [pc, #52]	@ (8007bf4 <prvInitialiseTaskLists+0x64>)
 8007bbe:	f7ff fb2a 	bl	8007216 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007bc2:	480d      	ldr	r0, [pc, #52]	@ (8007bf8 <prvInitialiseTaskLists+0x68>)
 8007bc4:	f7ff fb27 	bl	8007216 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007bc8:	480c      	ldr	r0, [pc, #48]	@ (8007bfc <prvInitialiseTaskLists+0x6c>)
 8007bca:	f7ff fb24 	bl	8007216 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007bce:	480c      	ldr	r0, [pc, #48]	@ (8007c00 <prvInitialiseTaskLists+0x70>)
 8007bd0:	f7ff fb21 	bl	8007216 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007bd4:	480b      	ldr	r0, [pc, #44]	@ (8007c04 <prvInitialiseTaskLists+0x74>)
 8007bd6:	f7ff fb1e 	bl	8007216 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007bda:	4b0b      	ldr	r3, [pc, #44]	@ (8007c08 <prvInitialiseTaskLists+0x78>)
 8007bdc:	4a05      	ldr	r2, [pc, #20]	@ (8007bf4 <prvInitialiseTaskLists+0x64>)
 8007bde:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007be0:	4b0a      	ldr	r3, [pc, #40]	@ (8007c0c <prvInitialiseTaskLists+0x7c>)
 8007be2:	4a05      	ldr	r2, [pc, #20]	@ (8007bf8 <prvInitialiseTaskLists+0x68>)
 8007be4:	601a      	str	r2, [r3, #0]
}
 8007be6:	bf00      	nop
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	20000764 	.word	0x20000764
 8007bf4:	200007f0 	.word	0x200007f0
 8007bf8:	20000804 	.word	0x20000804
 8007bfc:	20000820 	.word	0x20000820
 8007c00:	20000834 	.word	0x20000834
 8007c04:	2000084c 	.word	0x2000084c
 8007c08:	20000818 	.word	0x20000818
 8007c0c:	2000081c 	.word	0x2000081c

08007c10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c16:	e019      	b.n	8007c4c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c18:	f000 fa0e 	bl	8008038 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c1c:	4b10      	ldr	r3, [pc, #64]	@ (8007c60 <prvCheckTasksWaitingTermination+0x50>)
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	3304      	adds	r3, #4
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7ff fb7e 	bl	800732a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c64 <prvCheckTasksWaitingTermination+0x54>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	3b01      	subs	r3, #1
 8007c34:	4a0b      	ldr	r2, [pc, #44]	@ (8007c64 <prvCheckTasksWaitingTermination+0x54>)
 8007c36:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c38:	4b0b      	ldr	r3, [pc, #44]	@ (8007c68 <prvCheckTasksWaitingTermination+0x58>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8007c68 <prvCheckTasksWaitingTermination+0x58>)
 8007c40:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007c42:	f000 fa2b 	bl	800809c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f810 	bl	8007c6c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c4c:	4b06      	ldr	r3, [pc, #24]	@ (8007c68 <prvCheckTasksWaitingTermination+0x58>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1e1      	bne.n	8007c18 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c54:	bf00      	nop
 8007c56:	bf00      	nop
 8007c58:	3708      	adds	r7, #8
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	20000834 	.word	0x20000834
 8007c64:	20000860 	.word	0x20000860
 8007c68:	20000848 	.word	0x20000848

08007c6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d108      	bne.n	8007c90 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 fb86 	bl	8008394 <vPortFree>
				vPortFree( pxTCB );
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 fb83 	bl	8008394 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c8e:	e019      	b.n	8007cc4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d103      	bne.n	8007ca2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fb7a 	bl	8008394 <vPortFree>
	}
 8007ca0:	e010      	b.n	8007cc4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	d00b      	beq.n	8007cc4 <prvDeleteTCB+0x58>
	__asm volatile
 8007cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	60fb      	str	r3, [r7, #12]
}
 8007cbe:	bf00      	nop
 8007cc0:	bf00      	nop
 8007cc2:	e7fd      	b.n	8007cc0 <prvDeleteTCB+0x54>
	}
 8007cc4:	bf00      	nop
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8007d04 <prvResetNextTaskUnblockTime+0x38>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d104      	bne.n	8007ce6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8007d08 <prvResetNextTaskUnblockTime+0x3c>)
 8007cde:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ce4:	e008      	b.n	8007cf8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ce6:	4b07      	ldr	r3, [pc, #28]	@ (8007d04 <prvResetNextTaskUnblockTime+0x38>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	4a04      	ldr	r2, [pc, #16]	@ (8007d08 <prvResetNextTaskUnblockTime+0x3c>)
 8007cf6:	6013      	str	r3, [r2, #0]
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr
 8007d04:	20000818 	.word	0x20000818
 8007d08:	20000880 	.word	0x20000880

08007d0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d16:	4b29      	ldr	r3, [pc, #164]	@ (8007dbc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d1c:	4b28      	ldr	r3, [pc, #160]	@ (8007dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	3304      	adds	r3, #4
 8007d22:	4618      	mov	r0, r3
 8007d24:	f7ff fb01 	bl	800732a <uxListRemove>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10b      	bne.n	8007d46 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007d2e:	4b24      	ldr	r3, [pc, #144]	@ (8007dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	2201      	movs	r2, #1
 8007d36:	fa02 f303 	lsl.w	r3, r2, r3
 8007d3a:	43da      	mvns	r2, r3
 8007d3c:	4b21      	ldr	r3, [pc, #132]	@ (8007dc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4013      	ands	r3, r2
 8007d42:	4a20      	ldr	r2, [pc, #128]	@ (8007dc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007d44:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4c:	d10a      	bne.n	8007d64 <prvAddCurrentTaskToDelayedList+0x58>
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d007      	beq.n	8007d64 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d54:	4b1a      	ldr	r3, [pc, #104]	@ (8007dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3304      	adds	r3, #4
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	481a      	ldr	r0, [pc, #104]	@ (8007dc8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007d5e:	f7ff fa87 	bl	8007270 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d62:	e026      	b.n	8007db2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4413      	add	r3, r2
 8007d6a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d6c:	4b14      	ldr	r3, [pc, #80]	@ (8007dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d74:	68ba      	ldr	r2, [r7, #8]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d209      	bcs.n	8007d90 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d7c:	4b13      	ldr	r3, [pc, #76]	@ (8007dcc <prvAddCurrentTaskToDelayedList+0xc0>)
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	4b0f      	ldr	r3, [pc, #60]	@ (8007dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	3304      	adds	r3, #4
 8007d86:	4619      	mov	r1, r3
 8007d88:	4610      	mov	r0, r2
 8007d8a:	f7ff fa95 	bl	80072b8 <vListInsert>
}
 8007d8e:	e010      	b.n	8007db2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d90:	4b0f      	ldr	r3, [pc, #60]	@ (8007dd0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	3304      	adds	r3, #4
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	f7ff fa8b 	bl	80072b8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007da2:	4b0c      	ldr	r3, [pc, #48]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d202      	bcs.n	8007db2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007dac:	4a09      	ldr	r2, [pc, #36]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	6013      	str	r3, [r2, #0]
}
 8007db2:	bf00      	nop
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20000864 	.word	0x20000864
 8007dc0:	20000760 	.word	0x20000760
 8007dc4:	20000868 	.word	0x20000868
 8007dc8:	2000084c 	.word	0x2000084c
 8007dcc:	2000081c 	.word	0x2000081c
 8007dd0:	20000818 	.word	0x20000818
 8007dd4:	20000880 	.word	0x20000880

08007dd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60f8      	str	r0, [r7, #12]
 8007de0:	60b9      	str	r1, [r7, #8]
 8007de2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	3b04      	subs	r3, #4
 8007de8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007df0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	3b04      	subs	r3, #4
 8007df6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	f023 0201 	bic.w	r2, r3, #1
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3b04      	subs	r3, #4
 8007e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e08:	4a0c      	ldr	r2, [pc, #48]	@ (8007e3c <pxPortInitialiseStack+0x64>)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	3b14      	subs	r3, #20
 8007e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	3b04      	subs	r3, #4
 8007e1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f06f 0202 	mvn.w	r2, #2
 8007e26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	3b20      	subs	r3, #32
 8007e2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3714      	adds	r7, #20
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr
 8007e3c:	08007e41 	.word	0x08007e41

08007e40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e46:	2300      	movs	r3, #0
 8007e48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007e4a:	4b13      	ldr	r3, [pc, #76]	@ (8007e98 <prvTaskExitError+0x58>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e52:	d00b      	beq.n	8007e6c <prvTaskExitError+0x2c>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	60fb      	str	r3, [r7, #12]
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	e7fd      	b.n	8007e68 <prvTaskExitError+0x28>
	__asm volatile
 8007e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	60bb      	str	r3, [r7, #8]
}
 8007e7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e80:	bf00      	nop
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d0fc      	beq.n	8007e82 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e88:	bf00      	nop
 8007e8a:	bf00      	nop
 8007e8c:	3714      	adds	r7, #20
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	20000094 	.word	0x20000094
 8007e9c:	00000000 	.word	0x00000000

08007ea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ea0:	4b07      	ldr	r3, [pc, #28]	@ (8007ec0 <pxCurrentTCBConst2>)
 8007ea2:	6819      	ldr	r1, [r3, #0]
 8007ea4:	6808      	ldr	r0, [r1, #0]
 8007ea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eaa:	f380 8809 	msr	PSP, r0
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f04f 0000 	mov.w	r0, #0
 8007eb6:	f380 8811 	msr	BASEPRI, r0
 8007eba:	4770      	bx	lr
 8007ebc:	f3af 8000 	nop.w

08007ec0 <pxCurrentTCBConst2>:
 8007ec0:	20000760 	.word	0x20000760
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007ec4:	bf00      	nop
 8007ec6:	bf00      	nop

08007ec8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ec8:	4808      	ldr	r0, [pc, #32]	@ (8007eec <prvPortStartFirstTask+0x24>)
 8007eca:	6800      	ldr	r0, [r0, #0]
 8007ecc:	6800      	ldr	r0, [r0, #0]
 8007ece:	f380 8808 	msr	MSP, r0
 8007ed2:	f04f 0000 	mov.w	r0, #0
 8007ed6:	f380 8814 	msr	CONTROL, r0
 8007eda:	b662      	cpsie	i
 8007edc:	b661      	cpsie	f
 8007ede:	f3bf 8f4f 	dsb	sy
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	df00      	svc	0
 8007ee8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007eea:	bf00      	nop
 8007eec:	e000ed08 	.word	0xe000ed08

08007ef0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b086      	sub	sp, #24
 8007ef4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ef6:	4b47      	ldr	r3, [pc, #284]	@ (8008014 <xPortStartScheduler+0x124>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a47      	ldr	r2, [pc, #284]	@ (8008018 <xPortStartScheduler+0x128>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d10b      	bne.n	8007f18 <xPortStartScheduler+0x28>
	__asm volatile
 8007f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	613b      	str	r3, [r7, #16]
}
 8007f12:	bf00      	nop
 8007f14:	bf00      	nop
 8007f16:	e7fd      	b.n	8007f14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f18:	4b3e      	ldr	r3, [pc, #248]	@ (8008014 <xPortStartScheduler+0x124>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a3f      	ldr	r2, [pc, #252]	@ (800801c <xPortStartScheduler+0x12c>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d10b      	bne.n	8007f3a <xPortStartScheduler+0x4a>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	60fb      	str	r3, [r7, #12]
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop
 8007f38:	e7fd      	b.n	8007f36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f3a:	4b39      	ldr	r3, [pc, #228]	@ (8008020 <xPortStartScheduler+0x130>)
 8007f3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	22ff      	movs	r2, #255	@ 0xff
 8007f4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f54:	78fb      	ldrb	r3, [r7, #3]
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007f5c:	b2da      	uxtb	r2, r3
 8007f5e:	4b31      	ldr	r3, [pc, #196]	@ (8008024 <xPortStartScheduler+0x134>)
 8007f60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f62:	4b31      	ldr	r3, [pc, #196]	@ (8008028 <xPortStartScheduler+0x138>)
 8007f64:	2207      	movs	r2, #7
 8007f66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f68:	e009      	b.n	8007f7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8008028 <xPortStartScheduler+0x138>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	4a2d      	ldr	r2, [pc, #180]	@ (8008028 <xPortStartScheduler+0x138>)
 8007f72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f74:	78fb      	ldrb	r3, [r7, #3]
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f7e:	78fb      	ldrb	r3, [r7, #3]
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f86:	2b80      	cmp	r3, #128	@ 0x80
 8007f88:	d0ef      	beq.n	8007f6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f8a:	4b27      	ldr	r3, [pc, #156]	@ (8008028 <xPortStartScheduler+0x138>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f1c3 0307 	rsb	r3, r3, #7
 8007f92:	2b04      	cmp	r3, #4
 8007f94:	d00b      	beq.n	8007fae <xPortStartScheduler+0xbe>
	__asm volatile
 8007f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9a:	f383 8811 	msr	BASEPRI, r3
 8007f9e:	f3bf 8f6f 	isb	sy
 8007fa2:	f3bf 8f4f 	dsb	sy
 8007fa6:	60bb      	str	r3, [r7, #8]
}
 8007fa8:	bf00      	nop
 8007faa:	bf00      	nop
 8007fac:	e7fd      	b.n	8007faa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007fae:	4b1e      	ldr	r3, [pc, #120]	@ (8008028 <xPortStartScheduler+0x138>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	021b      	lsls	r3, r3, #8
 8007fb4:	4a1c      	ldr	r2, [pc, #112]	@ (8008028 <xPortStartScheduler+0x138>)
 8007fb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8008028 <xPortStartScheduler+0x138>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007fc0:	4a19      	ldr	r2, [pc, #100]	@ (8008028 <xPortStartScheduler+0x138>)
 8007fc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007fcc:	4b17      	ldr	r3, [pc, #92]	@ (800802c <xPortStartScheduler+0x13c>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a16      	ldr	r2, [pc, #88]	@ (800802c <xPortStartScheduler+0x13c>)
 8007fd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007fd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007fd8:	4b14      	ldr	r3, [pc, #80]	@ (800802c <xPortStartScheduler+0x13c>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a13      	ldr	r2, [pc, #76]	@ (800802c <xPortStartScheduler+0x13c>)
 8007fde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007fe2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007fe4:	f000 f8da 	bl	800819c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007fe8:	4b11      	ldr	r3, [pc, #68]	@ (8008030 <xPortStartScheduler+0x140>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007fee:	f000 f8f9 	bl	80081e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ff2:	4b10      	ldr	r3, [pc, #64]	@ (8008034 <xPortStartScheduler+0x144>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a0f      	ldr	r2, [pc, #60]	@ (8008034 <xPortStartScheduler+0x144>)
 8007ff8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007ffc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007ffe:	f7ff ff63 	bl	8007ec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008002:	f7ff fd51 	bl	8007aa8 <vTaskSwitchContext>
	prvTaskExitError();
 8008006:	f7ff ff1b 	bl	8007e40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3718      	adds	r7, #24
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	e000ed00 	.word	0xe000ed00
 8008018:	410fc271 	.word	0x410fc271
 800801c:	410fc270 	.word	0x410fc270
 8008020:	e000e400 	.word	0xe000e400
 8008024:	2000088c 	.word	0x2000088c
 8008028:	20000890 	.word	0x20000890
 800802c:	e000ed20 	.word	0xe000ed20
 8008030:	20000094 	.word	0x20000094
 8008034:	e000ef34 	.word	0xe000ef34

08008038 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008042:	f383 8811 	msr	BASEPRI, r3
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	f3bf 8f4f 	dsb	sy
 800804e:	607b      	str	r3, [r7, #4]
}
 8008050:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008052:	4b10      	ldr	r3, [pc, #64]	@ (8008094 <vPortEnterCritical+0x5c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3301      	adds	r3, #1
 8008058:	4a0e      	ldr	r2, [pc, #56]	@ (8008094 <vPortEnterCritical+0x5c>)
 800805a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800805c:	4b0d      	ldr	r3, [pc, #52]	@ (8008094 <vPortEnterCritical+0x5c>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d110      	bne.n	8008086 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008064:	4b0c      	ldr	r3, [pc, #48]	@ (8008098 <vPortEnterCritical+0x60>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00b      	beq.n	8008086 <vPortEnterCritical+0x4e>
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	603b      	str	r3, [r7, #0]
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	e7fd      	b.n	8008082 <vPortEnterCritical+0x4a>
	}
}
 8008086:	bf00      	nop
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	20000094 	.word	0x20000094
 8008098:	e000ed04 	.word	0xe000ed04

0800809c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80080a2:	4b12      	ldr	r3, [pc, #72]	@ (80080ec <vPortExitCritical+0x50>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d10b      	bne.n	80080c2 <vPortExitCritical+0x26>
	__asm volatile
 80080aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ae:	f383 8811 	msr	BASEPRI, r3
 80080b2:	f3bf 8f6f 	isb	sy
 80080b6:	f3bf 8f4f 	dsb	sy
 80080ba:	607b      	str	r3, [r7, #4]
}
 80080bc:	bf00      	nop
 80080be:	bf00      	nop
 80080c0:	e7fd      	b.n	80080be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80080c2:	4b0a      	ldr	r3, [pc, #40]	@ (80080ec <vPortExitCritical+0x50>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	4a08      	ldr	r2, [pc, #32]	@ (80080ec <vPortExitCritical+0x50>)
 80080ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80080cc:	4b07      	ldr	r3, [pc, #28]	@ (80080ec <vPortExitCritical+0x50>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d105      	bne.n	80080e0 <vPortExitCritical+0x44>
 80080d4:	2300      	movs	r3, #0
 80080d6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80080de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80080e0:	bf00      	nop
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr
 80080ec:	20000094 	.word	0x20000094

080080f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80080f0:	f3ef 8009 	mrs	r0, PSP
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	4b15      	ldr	r3, [pc, #84]	@ (8008150 <pxCurrentTCBConst>)
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	f01e 0f10 	tst.w	lr, #16
 8008100:	bf08      	it	eq
 8008102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810a:	6010      	str	r0, [r2, #0]
 800810c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008110:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008114:	f380 8811 	msr	BASEPRI, r0
 8008118:	f3bf 8f4f 	dsb	sy
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	f7ff fcc2 	bl	8007aa8 <vTaskSwitchContext>
 8008124:	f04f 0000 	mov.w	r0, #0
 8008128:	f380 8811 	msr	BASEPRI, r0
 800812c:	bc09      	pop	{r0, r3}
 800812e:	6819      	ldr	r1, [r3, #0]
 8008130:	6808      	ldr	r0, [r1, #0]
 8008132:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008136:	f01e 0f10 	tst.w	lr, #16
 800813a:	bf08      	it	eq
 800813c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008140:	f380 8809 	msr	PSP, r0
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	f3af 8000 	nop.w

08008150 <pxCurrentTCBConst>:
 8008150:	20000760 	.word	0x20000760
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008154:	bf00      	nop
 8008156:	bf00      	nop

08008158 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
	__asm volatile
 800815e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	607b      	str	r3, [r7, #4]
}
 8008170:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008172:	f7ff fbdf 	bl	8007934 <xTaskIncrementTick>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d003      	beq.n	8008184 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800817c:	4b06      	ldr	r3, [pc, #24]	@ (8008198 <SysTick_Handler+0x40>)
 800817e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008182:	601a      	str	r2, [r3, #0]
 8008184:	2300      	movs	r3, #0
 8008186:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	f383 8811 	msr	BASEPRI, r3
}
 800818e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008190:	bf00      	nop
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	e000ed04 	.word	0xe000ed04

0800819c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800819c:	b480      	push	{r7}
 800819e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081a0:	4b0b      	ldr	r3, [pc, #44]	@ (80081d0 <vPortSetupTimerInterrupt+0x34>)
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081a6:	4b0b      	ldr	r3, [pc, #44]	@ (80081d4 <vPortSetupTimerInterrupt+0x38>)
 80081a8:	2200      	movs	r2, #0
 80081aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081ac:	4b0a      	ldr	r3, [pc, #40]	@ (80081d8 <vPortSetupTimerInterrupt+0x3c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a0a      	ldr	r2, [pc, #40]	@ (80081dc <vPortSetupTimerInterrupt+0x40>)
 80081b2:	fba2 2303 	umull	r2, r3, r2, r3
 80081b6:	099b      	lsrs	r3, r3, #6
 80081b8:	4a09      	ldr	r2, [pc, #36]	@ (80081e0 <vPortSetupTimerInterrupt+0x44>)
 80081ba:	3b01      	subs	r3, #1
 80081bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081be:	4b04      	ldr	r3, [pc, #16]	@ (80081d0 <vPortSetupTimerInterrupt+0x34>)
 80081c0:	2207      	movs	r2, #7
 80081c2:	601a      	str	r2, [r3, #0]
}
 80081c4:	bf00      	nop
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop
 80081d0:	e000e010 	.word	0xe000e010
 80081d4:	e000e018 	.word	0xe000e018
 80081d8:	20000004 	.word	0x20000004
 80081dc:	10624dd3 	.word	0x10624dd3
 80081e0:	e000e014 	.word	0xe000e014

080081e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80081e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80081f4 <vPortEnableVFP+0x10>
 80081e8:	6801      	ldr	r1, [r0, #0]
 80081ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80081ee:	6001      	str	r1, [r0, #0]
 80081f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081f2:	bf00      	nop
 80081f4:	e000ed88 	.word	0xe000ed88

080081f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b08a      	sub	sp, #40	@ 0x28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008200:	2300      	movs	r3, #0
 8008202:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008204:	f7ff faea 	bl	80077dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008208:	4b5c      	ldr	r3, [pc, #368]	@ (800837c <pvPortMalloc+0x184>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008210:	f000 f924 	bl	800845c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008214:	4b5a      	ldr	r3, [pc, #360]	@ (8008380 <pvPortMalloc+0x188>)
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	4013      	ands	r3, r2
 800821c:	2b00      	cmp	r3, #0
 800821e:	f040 8095 	bne.w	800834c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d01e      	beq.n	8008266 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008228:	2208      	movs	r2, #8
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4413      	add	r3, r2
 800822e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f003 0307 	and.w	r3, r3, #7
 8008236:	2b00      	cmp	r3, #0
 8008238:	d015      	beq.n	8008266 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f023 0307 	bic.w	r3, r3, #7
 8008240:	3308      	adds	r3, #8
 8008242:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f003 0307 	and.w	r3, r3, #7
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00b      	beq.n	8008266 <pvPortMalloc+0x6e>
	__asm volatile
 800824e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008252:	f383 8811 	msr	BASEPRI, r3
 8008256:	f3bf 8f6f 	isb	sy
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	617b      	str	r3, [r7, #20]
}
 8008260:	bf00      	nop
 8008262:	bf00      	nop
 8008264:	e7fd      	b.n	8008262 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d06f      	beq.n	800834c <pvPortMalloc+0x154>
 800826c:	4b45      	ldr	r3, [pc, #276]	@ (8008384 <pvPortMalloc+0x18c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	429a      	cmp	r2, r3
 8008274:	d86a      	bhi.n	800834c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008276:	4b44      	ldr	r3, [pc, #272]	@ (8008388 <pvPortMalloc+0x190>)
 8008278:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800827a:	4b43      	ldr	r3, [pc, #268]	@ (8008388 <pvPortMalloc+0x190>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008280:	e004      	b.n	800828c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008284:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800828c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	429a      	cmp	r2, r3
 8008294:	d903      	bls.n	800829e <pvPortMalloc+0xa6>
 8008296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1f1      	bne.n	8008282 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800829e:	4b37      	ldr	r3, [pc, #220]	@ (800837c <pvPortMalloc+0x184>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d051      	beq.n	800834c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80082a8:	6a3b      	ldr	r3, [r7, #32]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2208      	movs	r2, #8
 80082ae:	4413      	add	r3, r2
 80082b0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80082ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082bc:	685a      	ldr	r2, [r3, #4]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	1ad2      	subs	r2, r2, r3
 80082c2:	2308      	movs	r3, #8
 80082c4:	005b      	lsls	r3, r3, #1
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d920      	bls.n	800830c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80082ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4413      	add	r3, r2
 80082d0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	f003 0307 	and.w	r3, r3, #7
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00b      	beq.n	80082f4 <pvPortMalloc+0xfc>
	__asm volatile
 80082dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e0:	f383 8811 	msr	BASEPRI, r3
 80082e4:	f3bf 8f6f 	isb	sy
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	613b      	str	r3, [r7, #16]
}
 80082ee:	bf00      	nop
 80082f0:	bf00      	nop
 80082f2:	e7fd      	b.n	80082f0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	1ad2      	subs	r2, r2, r3
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008306:	69b8      	ldr	r0, [r7, #24]
 8008308:	f000 f90a 	bl	8008520 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800830c:	4b1d      	ldr	r3, [pc, #116]	@ (8008384 <pvPortMalloc+0x18c>)
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	1ad3      	subs	r3, r2, r3
 8008316:	4a1b      	ldr	r2, [pc, #108]	@ (8008384 <pvPortMalloc+0x18c>)
 8008318:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800831a:	4b1a      	ldr	r3, [pc, #104]	@ (8008384 <pvPortMalloc+0x18c>)
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	4b1b      	ldr	r3, [pc, #108]	@ (800838c <pvPortMalloc+0x194>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	429a      	cmp	r2, r3
 8008324:	d203      	bcs.n	800832e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008326:	4b17      	ldr	r3, [pc, #92]	@ (8008384 <pvPortMalloc+0x18c>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a18      	ldr	r2, [pc, #96]	@ (800838c <pvPortMalloc+0x194>)
 800832c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800832e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	4b13      	ldr	r3, [pc, #76]	@ (8008380 <pvPortMalloc+0x188>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	431a      	orrs	r2, r3
 8008338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800833c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833e:	2200      	movs	r2, #0
 8008340:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008342:	4b13      	ldr	r3, [pc, #76]	@ (8008390 <pvPortMalloc+0x198>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	3301      	adds	r3, #1
 8008348:	4a11      	ldr	r2, [pc, #68]	@ (8008390 <pvPortMalloc+0x198>)
 800834a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800834c:	f7ff fa54 	bl	80077f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	f003 0307 	and.w	r3, r3, #7
 8008356:	2b00      	cmp	r3, #0
 8008358:	d00b      	beq.n	8008372 <pvPortMalloc+0x17a>
	__asm volatile
 800835a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835e:	f383 8811 	msr	BASEPRI, r3
 8008362:	f3bf 8f6f 	isb	sy
 8008366:	f3bf 8f4f 	dsb	sy
 800836a:	60fb      	str	r3, [r7, #12]
}
 800836c:	bf00      	nop
 800836e:	bf00      	nop
 8008370:	e7fd      	b.n	800836e <pvPortMalloc+0x176>
	return pvReturn;
 8008372:	69fb      	ldr	r3, [r7, #28]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3728      	adds	r7, #40	@ 0x28
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	20001454 	.word	0x20001454
 8008380:	20001468 	.word	0x20001468
 8008384:	20001458 	.word	0x20001458
 8008388:	2000144c 	.word	0x2000144c
 800838c:	2000145c 	.word	0x2000145c
 8008390:	20001460 	.word	0x20001460

08008394 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b086      	sub	sp, #24
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d04f      	beq.n	8008446 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80083a6:	2308      	movs	r3, #8
 80083a8:	425b      	negs	r3, r3
 80083aa:	697a      	ldr	r2, [r7, #20]
 80083ac:	4413      	add	r3, r2
 80083ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	4b25      	ldr	r3, [pc, #148]	@ (8008450 <vPortFree+0xbc>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4013      	ands	r3, r2
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d10b      	bne.n	80083da <vPortFree+0x46>
	__asm volatile
 80083c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c6:	f383 8811 	msr	BASEPRI, r3
 80083ca:	f3bf 8f6f 	isb	sy
 80083ce:	f3bf 8f4f 	dsb	sy
 80083d2:	60fb      	str	r3, [r7, #12]
}
 80083d4:	bf00      	nop
 80083d6:	bf00      	nop
 80083d8:	e7fd      	b.n	80083d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00b      	beq.n	80083fa <vPortFree+0x66>
	__asm volatile
 80083e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e6:	f383 8811 	msr	BASEPRI, r3
 80083ea:	f3bf 8f6f 	isb	sy
 80083ee:	f3bf 8f4f 	dsb	sy
 80083f2:	60bb      	str	r3, [r7, #8]
}
 80083f4:	bf00      	nop
 80083f6:	bf00      	nop
 80083f8:	e7fd      	b.n	80083f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	685a      	ldr	r2, [r3, #4]
 80083fe:	4b14      	ldr	r3, [pc, #80]	@ (8008450 <vPortFree+0xbc>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4013      	ands	r3, r2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d01e      	beq.n	8008446 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d11a      	bne.n	8008446 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	685a      	ldr	r2, [r3, #4]
 8008414:	4b0e      	ldr	r3, [pc, #56]	@ (8008450 <vPortFree+0xbc>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	43db      	mvns	r3, r3
 800841a:	401a      	ands	r2, r3
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008420:	f7ff f9dc 	bl	80077dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	685a      	ldr	r2, [r3, #4]
 8008428:	4b0a      	ldr	r3, [pc, #40]	@ (8008454 <vPortFree+0xc0>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4413      	add	r3, r2
 800842e:	4a09      	ldr	r2, [pc, #36]	@ (8008454 <vPortFree+0xc0>)
 8008430:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008432:	6938      	ldr	r0, [r7, #16]
 8008434:	f000 f874 	bl	8008520 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008438:	4b07      	ldr	r3, [pc, #28]	@ (8008458 <vPortFree+0xc4>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3301      	adds	r3, #1
 800843e:	4a06      	ldr	r2, [pc, #24]	@ (8008458 <vPortFree+0xc4>)
 8008440:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008442:	f7ff f9d9 	bl	80077f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008446:	bf00      	nop
 8008448:	3718      	adds	r7, #24
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	20001468 	.word	0x20001468
 8008454:	20001458 	.word	0x20001458
 8008458:	20001464 	.word	0x20001464

0800845c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800845c:	b480      	push	{r7}
 800845e:	b085      	sub	sp, #20
 8008460:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008462:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008466:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008468:	4b27      	ldr	r3, [pc, #156]	@ (8008508 <prvHeapInit+0xac>)
 800846a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f003 0307 	and.w	r3, r3, #7
 8008472:	2b00      	cmp	r3, #0
 8008474:	d00c      	beq.n	8008490 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	3307      	adds	r3, #7
 800847a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f023 0307 	bic.w	r3, r3, #7
 8008482:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008484:	68ba      	ldr	r2, [r7, #8]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	1ad3      	subs	r3, r2, r3
 800848a:	4a1f      	ldr	r2, [pc, #124]	@ (8008508 <prvHeapInit+0xac>)
 800848c:	4413      	add	r3, r2
 800848e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008494:	4a1d      	ldr	r2, [pc, #116]	@ (800850c <prvHeapInit+0xb0>)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800849a:	4b1c      	ldr	r3, [pc, #112]	@ (800850c <prvHeapInit+0xb0>)
 800849c:	2200      	movs	r2, #0
 800849e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	4413      	add	r3, r2
 80084a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80084a8:	2208      	movs	r2, #8
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	1a9b      	subs	r3, r3, r2
 80084ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f023 0307 	bic.w	r3, r3, #7
 80084b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4a15      	ldr	r2, [pc, #84]	@ (8008510 <prvHeapInit+0xb4>)
 80084bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80084be:	4b14      	ldr	r3, [pc, #80]	@ (8008510 <prvHeapInit+0xb4>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2200      	movs	r2, #0
 80084c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80084c6:	4b12      	ldr	r3, [pc, #72]	@ (8008510 <prvHeapInit+0xb4>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2200      	movs	r2, #0
 80084cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	1ad2      	subs	r2, r2, r3
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80084dc:	4b0c      	ldr	r3, [pc, #48]	@ (8008510 <prvHeapInit+0xb4>)
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	4a0a      	ldr	r2, [pc, #40]	@ (8008514 <prvHeapInit+0xb8>)
 80084ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	4a09      	ldr	r2, [pc, #36]	@ (8008518 <prvHeapInit+0xbc>)
 80084f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084f4:	4b09      	ldr	r3, [pc, #36]	@ (800851c <prvHeapInit+0xc0>)
 80084f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80084fa:	601a      	str	r2, [r3, #0]
}
 80084fc:	bf00      	nop
 80084fe:	3714      	adds	r7, #20
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr
 8008508:	20000894 	.word	0x20000894
 800850c:	2000144c 	.word	0x2000144c
 8008510:	20001454 	.word	0x20001454
 8008514:	2000145c 	.word	0x2000145c
 8008518:	20001458 	.word	0x20001458
 800851c:	20001468 	.word	0x20001468

08008520 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008520:	b480      	push	{r7}
 8008522:	b085      	sub	sp, #20
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008528:	4b28      	ldr	r3, [pc, #160]	@ (80085cc <prvInsertBlockIntoFreeList+0xac>)
 800852a:	60fb      	str	r3, [r7, #12]
 800852c:	e002      	b.n	8008534 <prvInsertBlockIntoFreeList+0x14>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	429a      	cmp	r2, r3
 800853c:	d8f7      	bhi.n	800852e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	68ba      	ldr	r2, [r7, #8]
 8008548:	4413      	add	r3, r2
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	429a      	cmp	r2, r3
 800854e:	d108      	bne.n	8008562 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	685a      	ldr	r2, [r3, #4]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	441a      	add	r2, r3
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	68ba      	ldr	r2, [r7, #8]
 800856c:	441a      	add	r2, r3
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	429a      	cmp	r2, r3
 8008574:	d118      	bne.n	80085a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	4b15      	ldr	r3, [pc, #84]	@ (80085d0 <prvInsertBlockIntoFreeList+0xb0>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	429a      	cmp	r2, r3
 8008580:	d00d      	beq.n	800859e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685a      	ldr	r2, [r3, #4]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	441a      	add	r2, r3
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	e008      	b.n	80085b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800859e:	4b0c      	ldr	r3, [pc, #48]	@ (80085d0 <prvInsertBlockIntoFreeList+0xb0>)
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	601a      	str	r2, [r3, #0]
 80085a6:	e003      	b.n	80085b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d002      	beq.n	80085be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085be:	bf00      	nop
 80085c0:	3714      	adds	r7, #20
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr
 80085ca:	bf00      	nop
 80085cc:	2000144c 	.word	0x2000144c
 80085d0:	20001454 	.word	0x20001454

080085d4 <__cvt>:
 80085d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085d8:	ec57 6b10 	vmov	r6, r7, d0
 80085dc:	2f00      	cmp	r7, #0
 80085de:	460c      	mov	r4, r1
 80085e0:	4619      	mov	r1, r3
 80085e2:	463b      	mov	r3, r7
 80085e4:	bfbb      	ittet	lt
 80085e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80085ea:	461f      	movlt	r7, r3
 80085ec:	2300      	movge	r3, #0
 80085ee:	232d      	movlt	r3, #45	@ 0x2d
 80085f0:	700b      	strb	r3, [r1, #0]
 80085f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80085f8:	4691      	mov	r9, r2
 80085fa:	f023 0820 	bic.w	r8, r3, #32
 80085fe:	bfbc      	itt	lt
 8008600:	4632      	movlt	r2, r6
 8008602:	4616      	movlt	r6, r2
 8008604:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008608:	d005      	beq.n	8008616 <__cvt+0x42>
 800860a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800860e:	d100      	bne.n	8008612 <__cvt+0x3e>
 8008610:	3401      	adds	r4, #1
 8008612:	2102      	movs	r1, #2
 8008614:	e000      	b.n	8008618 <__cvt+0x44>
 8008616:	2103      	movs	r1, #3
 8008618:	ab03      	add	r3, sp, #12
 800861a:	9301      	str	r3, [sp, #4]
 800861c:	ab02      	add	r3, sp, #8
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	ec47 6b10 	vmov	d0, r6, r7
 8008624:	4653      	mov	r3, sl
 8008626:	4622      	mov	r2, r4
 8008628:	f001 f882 	bl	8009730 <_dtoa_r>
 800862c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008630:	4605      	mov	r5, r0
 8008632:	d119      	bne.n	8008668 <__cvt+0x94>
 8008634:	f019 0f01 	tst.w	r9, #1
 8008638:	d00e      	beq.n	8008658 <__cvt+0x84>
 800863a:	eb00 0904 	add.w	r9, r0, r4
 800863e:	2200      	movs	r2, #0
 8008640:	2300      	movs	r3, #0
 8008642:	4630      	mov	r0, r6
 8008644:	4639      	mov	r1, r7
 8008646:	f7f8 fa57 	bl	8000af8 <__aeabi_dcmpeq>
 800864a:	b108      	cbz	r0, 8008650 <__cvt+0x7c>
 800864c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008650:	2230      	movs	r2, #48	@ 0x30
 8008652:	9b03      	ldr	r3, [sp, #12]
 8008654:	454b      	cmp	r3, r9
 8008656:	d31e      	bcc.n	8008696 <__cvt+0xc2>
 8008658:	9b03      	ldr	r3, [sp, #12]
 800865a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800865c:	1b5b      	subs	r3, r3, r5
 800865e:	4628      	mov	r0, r5
 8008660:	6013      	str	r3, [r2, #0]
 8008662:	b004      	add	sp, #16
 8008664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008668:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800866c:	eb00 0904 	add.w	r9, r0, r4
 8008670:	d1e5      	bne.n	800863e <__cvt+0x6a>
 8008672:	7803      	ldrb	r3, [r0, #0]
 8008674:	2b30      	cmp	r3, #48	@ 0x30
 8008676:	d10a      	bne.n	800868e <__cvt+0xba>
 8008678:	2200      	movs	r2, #0
 800867a:	2300      	movs	r3, #0
 800867c:	4630      	mov	r0, r6
 800867e:	4639      	mov	r1, r7
 8008680:	f7f8 fa3a 	bl	8000af8 <__aeabi_dcmpeq>
 8008684:	b918      	cbnz	r0, 800868e <__cvt+0xba>
 8008686:	f1c4 0401 	rsb	r4, r4, #1
 800868a:	f8ca 4000 	str.w	r4, [sl]
 800868e:	f8da 3000 	ldr.w	r3, [sl]
 8008692:	4499      	add	r9, r3
 8008694:	e7d3      	b.n	800863e <__cvt+0x6a>
 8008696:	1c59      	adds	r1, r3, #1
 8008698:	9103      	str	r1, [sp, #12]
 800869a:	701a      	strb	r2, [r3, #0]
 800869c:	e7d9      	b.n	8008652 <__cvt+0x7e>

0800869e <__exponent>:
 800869e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086a0:	2900      	cmp	r1, #0
 80086a2:	bfba      	itte	lt
 80086a4:	4249      	neglt	r1, r1
 80086a6:	232d      	movlt	r3, #45	@ 0x2d
 80086a8:	232b      	movge	r3, #43	@ 0x2b
 80086aa:	2909      	cmp	r1, #9
 80086ac:	7002      	strb	r2, [r0, #0]
 80086ae:	7043      	strb	r3, [r0, #1]
 80086b0:	dd29      	ble.n	8008706 <__exponent+0x68>
 80086b2:	f10d 0307 	add.w	r3, sp, #7
 80086b6:	461d      	mov	r5, r3
 80086b8:	270a      	movs	r7, #10
 80086ba:	461a      	mov	r2, r3
 80086bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80086c0:	fb07 1416 	mls	r4, r7, r6, r1
 80086c4:	3430      	adds	r4, #48	@ 0x30
 80086c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80086ca:	460c      	mov	r4, r1
 80086cc:	2c63      	cmp	r4, #99	@ 0x63
 80086ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80086d2:	4631      	mov	r1, r6
 80086d4:	dcf1      	bgt.n	80086ba <__exponent+0x1c>
 80086d6:	3130      	adds	r1, #48	@ 0x30
 80086d8:	1e94      	subs	r4, r2, #2
 80086da:	f803 1c01 	strb.w	r1, [r3, #-1]
 80086de:	1c41      	adds	r1, r0, #1
 80086e0:	4623      	mov	r3, r4
 80086e2:	42ab      	cmp	r3, r5
 80086e4:	d30a      	bcc.n	80086fc <__exponent+0x5e>
 80086e6:	f10d 0309 	add.w	r3, sp, #9
 80086ea:	1a9b      	subs	r3, r3, r2
 80086ec:	42ac      	cmp	r4, r5
 80086ee:	bf88      	it	hi
 80086f0:	2300      	movhi	r3, #0
 80086f2:	3302      	adds	r3, #2
 80086f4:	4403      	add	r3, r0
 80086f6:	1a18      	subs	r0, r3, r0
 80086f8:	b003      	add	sp, #12
 80086fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008700:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008704:	e7ed      	b.n	80086e2 <__exponent+0x44>
 8008706:	2330      	movs	r3, #48	@ 0x30
 8008708:	3130      	adds	r1, #48	@ 0x30
 800870a:	7083      	strb	r3, [r0, #2]
 800870c:	70c1      	strb	r1, [r0, #3]
 800870e:	1d03      	adds	r3, r0, #4
 8008710:	e7f1      	b.n	80086f6 <__exponent+0x58>
	...

08008714 <_printf_float>:
 8008714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008718:	b08d      	sub	sp, #52	@ 0x34
 800871a:	460c      	mov	r4, r1
 800871c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008720:	4616      	mov	r6, r2
 8008722:	461f      	mov	r7, r3
 8008724:	4605      	mov	r5, r0
 8008726:	f000 feef 	bl	8009508 <_localeconv_r>
 800872a:	6803      	ldr	r3, [r0, #0]
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	4618      	mov	r0, r3
 8008730:	f7f7 fdb6 	bl	80002a0 <strlen>
 8008734:	2300      	movs	r3, #0
 8008736:	930a      	str	r3, [sp, #40]	@ 0x28
 8008738:	f8d8 3000 	ldr.w	r3, [r8]
 800873c:	9005      	str	r0, [sp, #20]
 800873e:	3307      	adds	r3, #7
 8008740:	f023 0307 	bic.w	r3, r3, #7
 8008744:	f103 0208 	add.w	r2, r3, #8
 8008748:	f894 a018 	ldrb.w	sl, [r4, #24]
 800874c:	f8d4 b000 	ldr.w	fp, [r4]
 8008750:	f8c8 2000 	str.w	r2, [r8]
 8008754:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008758:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800875c:	9307      	str	r3, [sp, #28]
 800875e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008762:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800876a:	4b9c      	ldr	r3, [pc, #624]	@ (80089dc <_printf_float+0x2c8>)
 800876c:	f04f 32ff 	mov.w	r2, #4294967295
 8008770:	f7f8 f9f4 	bl	8000b5c <__aeabi_dcmpun>
 8008774:	bb70      	cbnz	r0, 80087d4 <_printf_float+0xc0>
 8008776:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800877a:	4b98      	ldr	r3, [pc, #608]	@ (80089dc <_printf_float+0x2c8>)
 800877c:	f04f 32ff 	mov.w	r2, #4294967295
 8008780:	f7f8 f9ce 	bl	8000b20 <__aeabi_dcmple>
 8008784:	bb30      	cbnz	r0, 80087d4 <_printf_float+0xc0>
 8008786:	2200      	movs	r2, #0
 8008788:	2300      	movs	r3, #0
 800878a:	4640      	mov	r0, r8
 800878c:	4649      	mov	r1, r9
 800878e:	f7f8 f9bd 	bl	8000b0c <__aeabi_dcmplt>
 8008792:	b110      	cbz	r0, 800879a <_printf_float+0x86>
 8008794:	232d      	movs	r3, #45	@ 0x2d
 8008796:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800879a:	4a91      	ldr	r2, [pc, #580]	@ (80089e0 <_printf_float+0x2cc>)
 800879c:	4b91      	ldr	r3, [pc, #580]	@ (80089e4 <_printf_float+0x2d0>)
 800879e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80087a2:	bf94      	ite	ls
 80087a4:	4690      	movls	r8, r2
 80087a6:	4698      	movhi	r8, r3
 80087a8:	2303      	movs	r3, #3
 80087aa:	6123      	str	r3, [r4, #16]
 80087ac:	f02b 0304 	bic.w	r3, fp, #4
 80087b0:	6023      	str	r3, [r4, #0]
 80087b2:	f04f 0900 	mov.w	r9, #0
 80087b6:	9700      	str	r7, [sp, #0]
 80087b8:	4633      	mov	r3, r6
 80087ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80087bc:	4621      	mov	r1, r4
 80087be:	4628      	mov	r0, r5
 80087c0:	f000 f9d2 	bl	8008b68 <_printf_common>
 80087c4:	3001      	adds	r0, #1
 80087c6:	f040 808d 	bne.w	80088e4 <_printf_float+0x1d0>
 80087ca:	f04f 30ff 	mov.w	r0, #4294967295
 80087ce:	b00d      	add	sp, #52	@ 0x34
 80087d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d4:	4642      	mov	r2, r8
 80087d6:	464b      	mov	r3, r9
 80087d8:	4640      	mov	r0, r8
 80087da:	4649      	mov	r1, r9
 80087dc:	f7f8 f9be 	bl	8000b5c <__aeabi_dcmpun>
 80087e0:	b140      	cbz	r0, 80087f4 <_printf_float+0xe0>
 80087e2:	464b      	mov	r3, r9
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	bfbc      	itt	lt
 80087e8:	232d      	movlt	r3, #45	@ 0x2d
 80087ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80087ee:	4a7e      	ldr	r2, [pc, #504]	@ (80089e8 <_printf_float+0x2d4>)
 80087f0:	4b7e      	ldr	r3, [pc, #504]	@ (80089ec <_printf_float+0x2d8>)
 80087f2:	e7d4      	b.n	800879e <_printf_float+0x8a>
 80087f4:	6863      	ldr	r3, [r4, #4]
 80087f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80087fa:	9206      	str	r2, [sp, #24]
 80087fc:	1c5a      	adds	r2, r3, #1
 80087fe:	d13b      	bne.n	8008878 <_printf_float+0x164>
 8008800:	2306      	movs	r3, #6
 8008802:	6063      	str	r3, [r4, #4]
 8008804:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008808:	2300      	movs	r3, #0
 800880a:	6022      	str	r2, [r4, #0]
 800880c:	9303      	str	r3, [sp, #12]
 800880e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008810:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008814:	ab09      	add	r3, sp, #36	@ 0x24
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	6861      	ldr	r1, [r4, #4]
 800881a:	ec49 8b10 	vmov	d0, r8, r9
 800881e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008822:	4628      	mov	r0, r5
 8008824:	f7ff fed6 	bl	80085d4 <__cvt>
 8008828:	9b06      	ldr	r3, [sp, #24]
 800882a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800882c:	2b47      	cmp	r3, #71	@ 0x47
 800882e:	4680      	mov	r8, r0
 8008830:	d129      	bne.n	8008886 <_printf_float+0x172>
 8008832:	1cc8      	adds	r0, r1, #3
 8008834:	db02      	blt.n	800883c <_printf_float+0x128>
 8008836:	6863      	ldr	r3, [r4, #4]
 8008838:	4299      	cmp	r1, r3
 800883a:	dd41      	ble.n	80088c0 <_printf_float+0x1ac>
 800883c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008840:	fa5f fa8a 	uxtb.w	sl, sl
 8008844:	3901      	subs	r1, #1
 8008846:	4652      	mov	r2, sl
 8008848:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800884c:	9109      	str	r1, [sp, #36]	@ 0x24
 800884e:	f7ff ff26 	bl	800869e <__exponent>
 8008852:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008854:	1813      	adds	r3, r2, r0
 8008856:	2a01      	cmp	r2, #1
 8008858:	4681      	mov	r9, r0
 800885a:	6123      	str	r3, [r4, #16]
 800885c:	dc02      	bgt.n	8008864 <_printf_float+0x150>
 800885e:	6822      	ldr	r2, [r4, #0]
 8008860:	07d2      	lsls	r2, r2, #31
 8008862:	d501      	bpl.n	8008868 <_printf_float+0x154>
 8008864:	3301      	adds	r3, #1
 8008866:	6123      	str	r3, [r4, #16]
 8008868:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800886c:	2b00      	cmp	r3, #0
 800886e:	d0a2      	beq.n	80087b6 <_printf_float+0xa2>
 8008870:	232d      	movs	r3, #45	@ 0x2d
 8008872:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008876:	e79e      	b.n	80087b6 <_printf_float+0xa2>
 8008878:	9a06      	ldr	r2, [sp, #24]
 800887a:	2a47      	cmp	r2, #71	@ 0x47
 800887c:	d1c2      	bne.n	8008804 <_printf_float+0xf0>
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1c0      	bne.n	8008804 <_printf_float+0xf0>
 8008882:	2301      	movs	r3, #1
 8008884:	e7bd      	b.n	8008802 <_printf_float+0xee>
 8008886:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800888a:	d9db      	bls.n	8008844 <_printf_float+0x130>
 800888c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008890:	d118      	bne.n	80088c4 <_printf_float+0x1b0>
 8008892:	2900      	cmp	r1, #0
 8008894:	6863      	ldr	r3, [r4, #4]
 8008896:	dd0b      	ble.n	80088b0 <_printf_float+0x19c>
 8008898:	6121      	str	r1, [r4, #16]
 800889a:	b913      	cbnz	r3, 80088a2 <_printf_float+0x18e>
 800889c:	6822      	ldr	r2, [r4, #0]
 800889e:	07d0      	lsls	r0, r2, #31
 80088a0:	d502      	bpl.n	80088a8 <_printf_float+0x194>
 80088a2:	3301      	adds	r3, #1
 80088a4:	440b      	add	r3, r1
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80088aa:	f04f 0900 	mov.w	r9, #0
 80088ae:	e7db      	b.n	8008868 <_printf_float+0x154>
 80088b0:	b913      	cbnz	r3, 80088b8 <_printf_float+0x1a4>
 80088b2:	6822      	ldr	r2, [r4, #0]
 80088b4:	07d2      	lsls	r2, r2, #31
 80088b6:	d501      	bpl.n	80088bc <_printf_float+0x1a8>
 80088b8:	3302      	adds	r3, #2
 80088ba:	e7f4      	b.n	80088a6 <_printf_float+0x192>
 80088bc:	2301      	movs	r3, #1
 80088be:	e7f2      	b.n	80088a6 <_printf_float+0x192>
 80088c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80088c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088c6:	4299      	cmp	r1, r3
 80088c8:	db05      	blt.n	80088d6 <_printf_float+0x1c2>
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	6121      	str	r1, [r4, #16]
 80088ce:	07d8      	lsls	r0, r3, #31
 80088d0:	d5ea      	bpl.n	80088a8 <_printf_float+0x194>
 80088d2:	1c4b      	adds	r3, r1, #1
 80088d4:	e7e7      	b.n	80088a6 <_printf_float+0x192>
 80088d6:	2900      	cmp	r1, #0
 80088d8:	bfd4      	ite	le
 80088da:	f1c1 0202 	rsble	r2, r1, #2
 80088de:	2201      	movgt	r2, #1
 80088e0:	4413      	add	r3, r2
 80088e2:	e7e0      	b.n	80088a6 <_printf_float+0x192>
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	055a      	lsls	r2, r3, #21
 80088e8:	d407      	bmi.n	80088fa <_printf_float+0x1e6>
 80088ea:	6923      	ldr	r3, [r4, #16]
 80088ec:	4642      	mov	r2, r8
 80088ee:	4631      	mov	r1, r6
 80088f0:	4628      	mov	r0, r5
 80088f2:	47b8      	blx	r7
 80088f4:	3001      	adds	r0, #1
 80088f6:	d12b      	bne.n	8008950 <_printf_float+0x23c>
 80088f8:	e767      	b.n	80087ca <_printf_float+0xb6>
 80088fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80088fe:	f240 80dd 	bls.w	8008abc <_printf_float+0x3a8>
 8008902:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008906:	2200      	movs	r2, #0
 8008908:	2300      	movs	r3, #0
 800890a:	f7f8 f8f5 	bl	8000af8 <__aeabi_dcmpeq>
 800890e:	2800      	cmp	r0, #0
 8008910:	d033      	beq.n	800897a <_printf_float+0x266>
 8008912:	4a37      	ldr	r2, [pc, #220]	@ (80089f0 <_printf_float+0x2dc>)
 8008914:	2301      	movs	r3, #1
 8008916:	4631      	mov	r1, r6
 8008918:	4628      	mov	r0, r5
 800891a:	47b8      	blx	r7
 800891c:	3001      	adds	r0, #1
 800891e:	f43f af54 	beq.w	80087ca <_printf_float+0xb6>
 8008922:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008926:	4543      	cmp	r3, r8
 8008928:	db02      	blt.n	8008930 <_printf_float+0x21c>
 800892a:	6823      	ldr	r3, [r4, #0]
 800892c:	07d8      	lsls	r0, r3, #31
 800892e:	d50f      	bpl.n	8008950 <_printf_float+0x23c>
 8008930:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	47b8      	blx	r7
 800893a:	3001      	adds	r0, #1
 800893c:	f43f af45 	beq.w	80087ca <_printf_float+0xb6>
 8008940:	f04f 0900 	mov.w	r9, #0
 8008944:	f108 38ff 	add.w	r8, r8, #4294967295
 8008948:	f104 0a1a 	add.w	sl, r4, #26
 800894c:	45c8      	cmp	r8, r9
 800894e:	dc09      	bgt.n	8008964 <_printf_float+0x250>
 8008950:	6823      	ldr	r3, [r4, #0]
 8008952:	079b      	lsls	r3, r3, #30
 8008954:	f100 8103 	bmi.w	8008b5e <_printf_float+0x44a>
 8008958:	68e0      	ldr	r0, [r4, #12]
 800895a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800895c:	4298      	cmp	r0, r3
 800895e:	bfb8      	it	lt
 8008960:	4618      	movlt	r0, r3
 8008962:	e734      	b.n	80087ce <_printf_float+0xba>
 8008964:	2301      	movs	r3, #1
 8008966:	4652      	mov	r2, sl
 8008968:	4631      	mov	r1, r6
 800896a:	4628      	mov	r0, r5
 800896c:	47b8      	blx	r7
 800896e:	3001      	adds	r0, #1
 8008970:	f43f af2b 	beq.w	80087ca <_printf_float+0xb6>
 8008974:	f109 0901 	add.w	r9, r9, #1
 8008978:	e7e8      	b.n	800894c <_printf_float+0x238>
 800897a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800897c:	2b00      	cmp	r3, #0
 800897e:	dc39      	bgt.n	80089f4 <_printf_float+0x2e0>
 8008980:	4a1b      	ldr	r2, [pc, #108]	@ (80089f0 <_printf_float+0x2dc>)
 8008982:	2301      	movs	r3, #1
 8008984:	4631      	mov	r1, r6
 8008986:	4628      	mov	r0, r5
 8008988:	47b8      	blx	r7
 800898a:	3001      	adds	r0, #1
 800898c:	f43f af1d 	beq.w	80087ca <_printf_float+0xb6>
 8008990:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008994:	ea59 0303 	orrs.w	r3, r9, r3
 8008998:	d102      	bne.n	80089a0 <_printf_float+0x28c>
 800899a:	6823      	ldr	r3, [r4, #0]
 800899c:	07d9      	lsls	r1, r3, #31
 800899e:	d5d7      	bpl.n	8008950 <_printf_float+0x23c>
 80089a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	47b8      	blx	r7
 80089aa:	3001      	adds	r0, #1
 80089ac:	f43f af0d 	beq.w	80087ca <_printf_float+0xb6>
 80089b0:	f04f 0a00 	mov.w	sl, #0
 80089b4:	f104 0b1a 	add.w	fp, r4, #26
 80089b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ba:	425b      	negs	r3, r3
 80089bc:	4553      	cmp	r3, sl
 80089be:	dc01      	bgt.n	80089c4 <_printf_float+0x2b0>
 80089c0:	464b      	mov	r3, r9
 80089c2:	e793      	b.n	80088ec <_printf_float+0x1d8>
 80089c4:	2301      	movs	r3, #1
 80089c6:	465a      	mov	r2, fp
 80089c8:	4631      	mov	r1, r6
 80089ca:	4628      	mov	r0, r5
 80089cc:	47b8      	blx	r7
 80089ce:	3001      	adds	r0, #1
 80089d0:	f43f aefb 	beq.w	80087ca <_printf_float+0xb6>
 80089d4:	f10a 0a01 	add.w	sl, sl, #1
 80089d8:	e7ee      	b.n	80089b8 <_printf_float+0x2a4>
 80089da:	bf00      	nop
 80089dc:	7fefffff 	.word	0x7fefffff
 80089e0:	0800ce4c 	.word	0x0800ce4c
 80089e4:	0800ce50 	.word	0x0800ce50
 80089e8:	0800ce54 	.word	0x0800ce54
 80089ec:	0800ce58 	.word	0x0800ce58
 80089f0:	0800ce5c 	.word	0x0800ce5c
 80089f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80089f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80089fa:	4553      	cmp	r3, sl
 80089fc:	bfa8      	it	ge
 80089fe:	4653      	movge	r3, sl
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	4699      	mov	r9, r3
 8008a04:	dc36      	bgt.n	8008a74 <_printf_float+0x360>
 8008a06:	f04f 0b00 	mov.w	fp, #0
 8008a0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a0e:	f104 021a 	add.w	r2, r4, #26
 8008a12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a14:	9306      	str	r3, [sp, #24]
 8008a16:	eba3 0309 	sub.w	r3, r3, r9
 8008a1a:	455b      	cmp	r3, fp
 8008a1c:	dc31      	bgt.n	8008a82 <_printf_float+0x36e>
 8008a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a20:	459a      	cmp	sl, r3
 8008a22:	dc3a      	bgt.n	8008a9a <_printf_float+0x386>
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	07da      	lsls	r2, r3, #31
 8008a28:	d437      	bmi.n	8008a9a <_printf_float+0x386>
 8008a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2c:	ebaa 0903 	sub.w	r9, sl, r3
 8008a30:	9b06      	ldr	r3, [sp, #24]
 8008a32:	ebaa 0303 	sub.w	r3, sl, r3
 8008a36:	4599      	cmp	r9, r3
 8008a38:	bfa8      	it	ge
 8008a3a:	4699      	movge	r9, r3
 8008a3c:	f1b9 0f00 	cmp.w	r9, #0
 8008a40:	dc33      	bgt.n	8008aaa <_printf_float+0x396>
 8008a42:	f04f 0800 	mov.w	r8, #0
 8008a46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a4a:	f104 0b1a 	add.w	fp, r4, #26
 8008a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a50:	ebaa 0303 	sub.w	r3, sl, r3
 8008a54:	eba3 0309 	sub.w	r3, r3, r9
 8008a58:	4543      	cmp	r3, r8
 8008a5a:	f77f af79 	ble.w	8008950 <_printf_float+0x23c>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	465a      	mov	r2, fp
 8008a62:	4631      	mov	r1, r6
 8008a64:	4628      	mov	r0, r5
 8008a66:	47b8      	blx	r7
 8008a68:	3001      	adds	r0, #1
 8008a6a:	f43f aeae 	beq.w	80087ca <_printf_float+0xb6>
 8008a6e:	f108 0801 	add.w	r8, r8, #1
 8008a72:	e7ec      	b.n	8008a4e <_printf_float+0x33a>
 8008a74:	4642      	mov	r2, r8
 8008a76:	4631      	mov	r1, r6
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b8      	blx	r7
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	d1c2      	bne.n	8008a06 <_printf_float+0x2f2>
 8008a80:	e6a3      	b.n	80087ca <_printf_float+0xb6>
 8008a82:	2301      	movs	r3, #1
 8008a84:	4631      	mov	r1, r6
 8008a86:	4628      	mov	r0, r5
 8008a88:	9206      	str	r2, [sp, #24]
 8008a8a:	47b8      	blx	r7
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	f43f ae9c 	beq.w	80087ca <_printf_float+0xb6>
 8008a92:	9a06      	ldr	r2, [sp, #24]
 8008a94:	f10b 0b01 	add.w	fp, fp, #1
 8008a98:	e7bb      	b.n	8008a12 <_printf_float+0x2fe>
 8008a9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	47b8      	blx	r7
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	d1c0      	bne.n	8008a2a <_printf_float+0x316>
 8008aa8:	e68f      	b.n	80087ca <_printf_float+0xb6>
 8008aaa:	9a06      	ldr	r2, [sp, #24]
 8008aac:	464b      	mov	r3, r9
 8008aae:	4442      	add	r2, r8
 8008ab0:	4631      	mov	r1, r6
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	47b8      	blx	r7
 8008ab6:	3001      	adds	r0, #1
 8008ab8:	d1c3      	bne.n	8008a42 <_printf_float+0x32e>
 8008aba:	e686      	b.n	80087ca <_printf_float+0xb6>
 8008abc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008ac0:	f1ba 0f01 	cmp.w	sl, #1
 8008ac4:	dc01      	bgt.n	8008aca <_printf_float+0x3b6>
 8008ac6:	07db      	lsls	r3, r3, #31
 8008ac8:	d536      	bpl.n	8008b38 <_printf_float+0x424>
 8008aca:	2301      	movs	r3, #1
 8008acc:	4642      	mov	r2, r8
 8008ace:	4631      	mov	r1, r6
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b8      	blx	r7
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	f43f ae78 	beq.w	80087ca <_printf_float+0xb6>
 8008ada:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	f43f ae70 	beq.w	80087ca <_printf_float+0xb6>
 8008aea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008aee:	2200      	movs	r2, #0
 8008af0:	2300      	movs	r3, #0
 8008af2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008af6:	f7f7 ffff 	bl	8000af8 <__aeabi_dcmpeq>
 8008afa:	b9c0      	cbnz	r0, 8008b2e <_printf_float+0x41a>
 8008afc:	4653      	mov	r3, sl
 8008afe:	f108 0201 	add.w	r2, r8, #1
 8008b02:	4631      	mov	r1, r6
 8008b04:	4628      	mov	r0, r5
 8008b06:	47b8      	blx	r7
 8008b08:	3001      	adds	r0, #1
 8008b0a:	d10c      	bne.n	8008b26 <_printf_float+0x412>
 8008b0c:	e65d      	b.n	80087ca <_printf_float+0xb6>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	465a      	mov	r2, fp
 8008b12:	4631      	mov	r1, r6
 8008b14:	4628      	mov	r0, r5
 8008b16:	47b8      	blx	r7
 8008b18:	3001      	adds	r0, #1
 8008b1a:	f43f ae56 	beq.w	80087ca <_printf_float+0xb6>
 8008b1e:	f108 0801 	add.w	r8, r8, #1
 8008b22:	45d0      	cmp	r8, sl
 8008b24:	dbf3      	blt.n	8008b0e <_printf_float+0x3fa>
 8008b26:	464b      	mov	r3, r9
 8008b28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008b2c:	e6df      	b.n	80088ee <_printf_float+0x1da>
 8008b2e:	f04f 0800 	mov.w	r8, #0
 8008b32:	f104 0b1a 	add.w	fp, r4, #26
 8008b36:	e7f4      	b.n	8008b22 <_printf_float+0x40e>
 8008b38:	2301      	movs	r3, #1
 8008b3a:	4642      	mov	r2, r8
 8008b3c:	e7e1      	b.n	8008b02 <_printf_float+0x3ee>
 8008b3e:	2301      	movs	r3, #1
 8008b40:	464a      	mov	r2, r9
 8008b42:	4631      	mov	r1, r6
 8008b44:	4628      	mov	r0, r5
 8008b46:	47b8      	blx	r7
 8008b48:	3001      	adds	r0, #1
 8008b4a:	f43f ae3e 	beq.w	80087ca <_printf_float+0xb6>
 8008b4e:	f108 0801 	add.w	r8, r8, #1
 8008b52:	68e3      	ldr	r3, [r4, #12]
 8008b54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b56:	1a5b      	subs	r3, r3, r1
 8008b58:	4543      	cmp	r3, r8
 8008b5a:	dcf0      	bgt.n	8008b3e <_printf_float+0x42a>
 8008b5c:	e6fc      	b.n	8008958 <_printf_float+0x244>
 8008b5e:	f04f 0800 	mov.w	r8, #0
 8008b62:	f104 0919 	add.w	r9, r4, #25
 8008b66:	e7f4      	b.n	8008b52 <_printf_float+0x43e>

08008b68 <_printf_common>:
 8008b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b6c:	4616      	mov	r6, r2
 8008b6e:	4698      	mov	r8, r3
 8008b70:	688a      	ldr	r2, [r1, #8]
 8008b72:	690b      	ldr	r3, [r1, #16]
 8008b74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	bfb8      	it	lt
 8008b7c:	4613      	movlt	r3, r2
 8008b7e:	6033      	str	r3, [r6, #0]
 8008b80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b84:	4607      	mov	r7, r0
 8008b86:	460c      	mov	r4, r1
 8008b88:	b10a      	cbz	r2, 8008b8e <_printf_common+0x26>
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	6033      	str	r3, [r6, #0]
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	0699      	lsls	r1, r3, #26
 8008b92:	bf42      	ittt	mi
 8008b94:	6833      	ldrmi	r3, [r6, #0]
 8008b96:	3302      	addmi	r3, #2
 8008b98:	6033      	strmi	r3, [r6, #0]
 8008b9a:	6825      	ldr	r5, [r4, #0]
 8008b9c:	f015 0506 	ands.w	r5, r5, #6
 8008ba0:	d106      	bne.n	8008bb0 <_printf_common+0x48>
 8008ba2:	f104 0a19 	add.w	sl, r4, #25
 8008ba6:	68e3      	ldr	r3, [r4, #12]
 8008ba8:	6832      	ldr	r2, [r6, #0]
 8008baa:	1a9b      	subs	r3, r3, r2
 8008bac:	42ab      	cmp	r3, r5
 8008bae:	dc26      	bgt.n	8008bfe <_printf_common+0x96>
 8008bb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bb4:	6822      	ldr	r2, [r4, #0]
 8008bb6:	3b00      	subs	r3, #0
 8008bb8:	bf18      	it	ne
 8008bba:	2301      	movne	r3, #1
 8008bbc:	0692      	lsls	r2, r2, #26
 8008bbe:	d42b      	bmi.n	8008c18 <_printf_common+0xb0>
 8008bc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008bc4:	4641      	mov	r1, r8
 8008bc6:	4638      	mov	r0, r7
 8008bc8:	47c8      	blx	r9
 8008bca:	3001      	adds	r0, #1
 8008bcc:	d01e      	beq.n	8008c0c <_printf_common+0xa4>
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	6922      	ldr	r2, [r4, #16]
 8008bd2:	f003 0306 	and.w	r3, r3, #6
 8008bd6:	2b04      	cmp	r3, #4
 8008bd8:	bf02      	ittt	eq
 8008bda:	68e5      	ldreq	r5, [r4, #12]
 8008bdc:	6833      	ldreq	r3, [r6, #0]
 8008bde:	1aed      	subeq	r5, r5, r3
 8008be0:	68a3      	ldr	r3, [r4, #8]
 8008be2:	bf0c      	ite	eq
 8008be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008be8:	2500      	movne	r5, #0
 8008bea:	4293      	cmp	r3, r2
 8008bec:	bfc4      	itt	gt
 8008bee:	1a9b      	subgt	r3, r3, r2
 8008bf0:	18ed      	addgt	r5, r5, r3
 8008bf2:	2600      	movs	r6, #0
 8008bf4:	341a      	adds	r4, #26
 8008bf6:	42b5      	cmp	r5, r6
 8008bf8:	d11a      	bne.n	8008c30 <_printf_common+0xc8>
 8008bfa:	2000      	movs	r0, #0
 8008bfc:	e008      	b.n	8008c10 <_printf_common+0xa8>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	4652      	mov	r2, sl
 8008c02:	4641      	mov	r1, r8
 8008c04:	4638      	mov	r0, r7
 8008c06:	47c8      	blx	r9
 8008c08:	3001      	adds	r0, #1
 8008c0a:	d103      	bne.n	8008c14 <_printf_common+0xac>
 8008c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c14:	3501      	adds	r5, #1
 8008c16:	e7c6      	b.n	8008ba6 <_printf_common+0x3e>
 8008c18:	18e1      	adds	r1, r4, r3
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	2030      	movs	r0, #48	@ 0x30
 8008c1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c22:	4422      	add	r2, r4
 8008c24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c2c:	3302      	adds	r3, #2
 8008c2e:	e7c7      	b.n	8008bc0 <_printf_common+0x58>
 8008c30:	2301      	movs	r3, #1
 8008c32:	4622      	mov	r2, r4
 8008c34:	4641      	mov	r1, r8
 8008c36:	4638      	mov	r0, r7
 8008c38:	47c8      	blx	r9
 8008c3a:	3001      	adds	r0, #1
 8008c3c:	d0e6      	beq.n	8008c0c <_printf_common+0xa4>
 8008c3e:	3601      	adds	r6, #1
 8008c40:	e7d9      	b.n	8008bf6 <_printf_common+0x8e>
	...

08008c44 <_printf_i>:
 8008c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c48:	7e0f      	ldrb	r7, [r1, #24]
 8008c4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c4c:	2f78      	cmp	r7, #120	@ 0x78
 8008c4e:	4691      	mov	r9, r2
 8008c50:	4680      	mov	r8, r0
 8008c52:	460c      	mov	r4, r1
 8008c54:	469a      	mov	sl, r3
 8008c56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c5a:	d807      	bhi.n	8008c6c <_printf_i+0x28>
 8008c5c:	2f62      	cmp	r7, #98	@ 0x62
 8008c5e:	d80a      	bhi.n	8008c76 <_printf_i+0x32>
 8008c60:	2f00      	cmp	r7, #0
 8008c62:	f000 80d2 	beq.w	8008e0a <_printf_i+0x1c6>
 8008c66:	2f58      	cmp	r7, #88	@ 0x58
 8008c68:	f000 80b9 	beq.w	8008dde <_printf_i+0x19a>
 8008c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c74:	e03a      	b.n	8008cec <_printf_i+0xa8>
 8008c76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c7a:	2b15      	cmp	r3, #21
 8008c7c:	d8f6      	bhi.n	8008c6c <_printf_i+0x28>
 8008c7e:	a101      	add	r1, pc, #4	@ (adr r1, 8008c84 <_printf_i+0x40>)
 8008c80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c84:	08008cdd 	.word	0x08008cdd
 8008c88:	08008cf1 	.word	0x08008cf1
 8008c8c:	08008c6d 	.word	0x08008c6d
 8008c90:	08008c6d 	.word	0x08008c6d
 8008c94:	08008c6d 	.word	0x08008c6d
 8008c98:	08008c6d 	.word	0x08008c6d
 8008c9c:	08008cf1 	.word	0x08008cf1
 8008ca0:	08008c6d 	.word	0x08008c6d
 8008ca4:	08008c6d 	.word	0x08008c6d
 8008ca8:	08008c6d 	.word	0x08008c6d
 8008cac:	08008c6d 	.word	0x08008c6d
 8008cb0:	08008df1 	.word	0x08008df1
 8008cb4:	08008d1b 	.word	0x08008d1b
 8008cb8:	08008dab 	.word	0x08008dab
 8008cbc:	08008c6d 	.word	0x08008c6d
 8008cc0:	08008c6d 	.word	0x08008c6d
 8008cc4:	08008e13 	.word	0x08008e13
 8008cc8:	08008c6d 	.word	0x08008c6d
 8008ccc:	08008d1b 	.word	0x08008d1b
 8008cd0:	08008c6d 	.word	0x08008c6d
 8008cd4:	08008c6d 	.word	0x08008c6d
 8008cd8:	08008db3 	.word	0x08008db3
 8008cdc:	6833      	ldr	r3, [r6, #0]
 8008cde:	1d1a      	adds	r2, r3, #4
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6032      	str	r2, [r6, #0]
 8008ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ce8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cec:	2301      	movs	r3, #1
 8008cee:	e09d      	b.n	8008e2c <_printf_i+0x1e8>
 8008cf0:	6833      	ldr	r3, [r6, #0]
 8008cf2:	6820      	ldr	r0, [r4, #0]
 8008cf4:	1d19      	adds	r1, r3, #4
 8008cf6:	6031      	str	r1, [r6, #0]
 8008cf8:	0606      	lsls	r6, r0, #24
 8008cfa:	d501      	bpl.n	8008d00 <_printf_i+0xbc>
 8008cfc:	681d      	ldr	r5, [r3, #0]
 8008cfe:	e003      	b.n	8008d08 <_printf_i+0xc4>
 8008d00:	0645      	lsls	r5, r0, #25
 8008d02:	d5fb      	bpl.n	8008cfc <_printf_i+0xb8>
 8008d04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d08:	2d00      	cmp	r5, #0
 8008d0a:	da03      	bge.n	8008d14 <_printf_i+0xd0>
 8008d0c:	232d      	movs	r3, #45	@ 0x2d
 8008d0e:	426d      	negs	r5, r5
 8008d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d14:	4859      	ldr	r0, [pc, #356]	@ (8008e7c <_printf_i+0x238>)
 8008d16:	230a      	movs	r3, #10
 8008d18:	e011      	b.n	8008d3e <_printf_i+0xfa>
 8008d1a:	6821      	ldr	r1, [r4, #0]
 8008d1c:	6833      	ldr	r3, [r6, #0]
 8008d1e:	0608      	lsls	r0, r1, #24
 8008d20:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d24:	d402      	bmi.n	8008d2c <_printf_i+0xe8>
 8008d26:	0649      	lsls	r1, r1, #25
 8008d28:	bf48      	it	mi
 8008d2a:	b2ad      	uxthmi	r5, r5
 8008d2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d2e:	4853      	ldr	r0, [pc, #332]	@ (8008e7c <_printf_i+0x238>)
 8008d30:	6033      	str	r3, [r6, #0]
 8008d32:	bf14      	ite	ne
 8008d34:	230a      	movne	r3, #10
 8008d36:	2308      	moveq	r3, #8
 8008d38:	2100      	movs	r1, #0
 8008d3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d3e:	6866      	ldr	r6, [r4, #4]
 8008d40:	60a6      	str	r6, [r4, #8]
 8008d42:	2e00      	cmp	r6, #0
 8008d44:	bfa2      	ittt	ge
 8008d46:	6821      	ldrge	r1, [r4, #0]
 8008d48:	f021 0104 	bicge.w	r1, r1, #4
 8008d4c:	6021      	strge	r1, [r4, #0]
 8008d4e:	b90d      	cbnz	r5, 8008d54 <_printf_i+0x110>
 8008d50:	2e00      	cmp	r6, #0
 8008d52:	d04b      	beq.n	8008dec <_printf_i+0x1a8>
 8008d54:	4616      	mov	r6, r2
 8008d56:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d5a:	fb03 5711 	mls	r7, r3, r1, r5
 8008d5e:	5dc7      	ldrb	r7, [r0, r7]
 8008d60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d64:	462f      	mov	r7, r5
 8008d66:	42bb      	cmp	r3, r7
 8008d68:	460d      	mov	r5, r1
 8008d6a:	d9f4      	bls.n	8008d56 <_printf_i+0x112>
 8008d6c:	2b08      	cmp	r3, #8
 8008d6e:	d10b      	bne.n	8008d88 <_printf_i+0x144>
 8008d70:	6823      	ldr	r3, [r4, #0]
 8008d72:	07df      	lsls	r7, r3, #31
 8008d74:	d508      	bpl.n	8008d88 <_printf_i+0x144>
 8008d76:	6923      	ldr	r3, [r4, #16]
 8008d78:	6861      	ldr	r1, [r4, #4]
 8008d7a:	4299      	cmp	r1, r3
 8008d7c:	bfde      	ittt	le
 8008d7e:	2330      	movle	r3, #48	@ 0x30
 8008d80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d88:	1b92      	subs	r2, r2, r6
 8008d8a:	6122      	str	r2, [r4, #16]
 8008d8c:	f8cd a000 	str.w	sl, [sp]
 8008d90:	464b      	mov	r3, r9
 8008d92:	aa03      	add	r2, sp, #12
 8008d94:	4621      	mov	r1, r4
 8008d96:	4640      	mov	r0, r8
 8008d98:	f7ff fee6 	bl	8008b68 <_printf_common>
 8008d9c:	3001      	adds	r0, #1
 8008d9e:	d14a      	bne.n	8008e36 <_printf_i+0x1f2>
 8008da0:	f04f 30ff 	mov.w	r0, #4294967295
 8008da4:	b004      	add	sp, #16
 8008da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	f043 0320 	orr.w	r3, r3, #32
 8008db0:	6023      	str	r3, [r4, #0]
 8008db2:	4833      	ldr	r0, [pc, #204]	@ (8008e80 <_printf_i+0x23c>)
 8008db4:	2778      	movs	r7, #120	@ 0x78
 8008db6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	6831      	ldr	r1, [r6, #0]
 8008dbe:	061f      	lsls	r7, r3, #24
 8008dc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8008dc4:	d402      	bmi.n	8008dcc <_printf_i+0x188>
 8008dc6:	065f      	lsls	r7, r3, #25
 8008dc8:	bf48      	it	mi
 8008dca:	b2ad      	uxthmi	r5, r5
 8008dcc:	6031      	str	r1, [r6, #0]
 8008dce:	07d9      	lsls	r1, r3, #31
 8008dd0:	bf44      	itt	mi
 8008dd2:	f043 0320 	orrmi.w	r3, r3, #32
 8008dd6:	6023      	strmi	r3, [r4, #0]
 8008dd8:	b11d      	cbz	r5, 8008de2 <_printf_i+0x19e>
 8008dda:	2310      	movs	r3, #16
 8008ddc:	e7ac      	b.n	8008d38 <_printf_i+0xf4>
 8008dde:	4827      	ldr	r0, [pc, #156]	@ (8008e7c <_printf_i+0x238>)
 8008de0:	e7e9      	b.n	8008db6 <_printf_i+0x172>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	f023 0320 	bic.w	r3, r3, #32
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	e7f6      	b.n	8008dda <_printf_i+0x196>
 8008dec:	4616      	mov	r6, r2
 8008dee:	e7bd      	b.n	8008d6c <_printf_i+0x128>
 8008df0:	6833      	ldr	r3, [r6, #0]
 8008df2:	6825      	ldr	r5, [r4, #0]
 8008df4:	6961      	ldr	r1, [r4, #20]
 8008df6:	1d18      	adds	r0, r3, #4
 8008df8:	6030      	str	r0, [r6, #0]
 8008dfa:	062e      	lsls	r6, r5, #24
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	d501      	bpl.n	8008e04 <_printf_i+0x1c0>
 8008e00:	6019      	str	r1, [r3, #0]
 8008e02:	e002      	b.n	8008e0a <_printf_i+0x1c6>
 8008e04:	0668      	lsls	r0, r5, #25
 8008e06:	d5fb      	bpl.n	8008e00 <_printf_i+0x1bc>
 8008e08:	8019      	strh	r1, [r3, #0]
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	6123      	str	r3, [r4, #16]
 8008e0e:	4616      	mov	r6, r2
 8008e10:	e7bc      	b.n	8008d8c <_printf_i+0x148>
 8008e12:	6833      	ldr	r3, [r6, #0]
 8008e14:	1d1a      	adds	r2, r3, #4
 8008e16:	6032      	str	r2, [r6, #0]
 8008e18:	681e      	ldr	r6, [r3, #0]
 8008e1a:	6862      	ldr	r2, [r4, #4]
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7f7 f9ee 	bl	8000200 <memchr>
 8008e24:	b108      	cbz	r0, 8008e2a <_printf_i+0x1e6>
 8008e26:	1b80      	subs	r0, r0, r6
 8008e28:	6060      	str	r0, [r4, #4]
 8008e2a:	6863      	ldr	r3, [r4, #4]
 8008e2c:	6123      	str	r3, [r4, #16]
 8008e2e:	2300      	movs	r3, #0
 8008e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e34:	e7aa      	b.n	8008d8c <_printf_i+0x148>
 8008e36:	6923      	ldr	r3, [r4, #16]
 8008e38:	4632      	mov	r2, r6
 8008e3a:	4649      	mov	r1, r9
 8008e3c:	4640      	mov	r0, r8
 8008e3e:	47d0      	blx	sl
 8008e40:	3001      	adds	r0, #1
 8008e42:	d0ad      	beq.n	8008da0 <_printf_i+0x15c>
 8008e44:	6823      	ldr	r3, [r4, #0]
 8008e46:	079b      	lsls	r3, r3, #30
 8008e48:	d413      	bmi.n	8008e72 <_printf_i+0x22e>
 8008e4a:	68e0      	ldr	r0, [r4, #12]
 8008e4c:	9b03      	ldr	r3, [sp, #12]
 8008e4e:	4298      	cmp	r0, r3
 8008e50:	bfb8      	it	lt
 8008e52:	4618      	movlt	r0, r3
 8008e54:	e7a6      	b.n	8008da4 <_printf_i+0x160>
 8008e56:	2301      	movs	r3, #1
 8008e58:	4632      	mov	r2, r6
 8008e5a:	4649      	mov	r1, r9
 8008e5c:	4640      	mov	r0, r8
 8008e5e:	47d0      	blx	sl
 8008e60:	3001      	adds	r0, #1
 8008e62:	d09d      	beq.n	8008da0 <_printf_i+0x15c>
 8008e64:	3501      	adds	r5, #1
 8008e66:	68e3      	ldr	r3, [r4, #12]
 8008e68:	9903      	ldr	r1, [sp, #12]
 8008e6a:	1a5b      	subs	r3, r3, r1
 8008e6c:	42ab      	cmp	r3, r5
 8008e6e:	dcf2      	bgt.n	8008e56 <_printf_i+0x212>
 8008e70:	e7eb      	b.n	8008e4a <_printf_i+0x206>
 8008e72:	2500      	movs	r5, #0
 8008e74:	f104 0619 	add.w	r6, r4, #25
 8008e78:	e7f5      	b.n	8008e66 <_printf_i+0x222>
 8008e7a:	bf00      	nop
 8008e7c:	0800ce5e 	.word	0x0800ce5e
 8008e80:	0800ce6f 	.word	0x0800ce6f

08008e84 <_scanf_float>:
 8008e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e88:	b087      	sub	sp, #28
 8008e8a:	4617      	mov	r7, r2
 8008e8c:	9303      	str	r3, [sp, #12]
 8008e8e:	688b      	ldr	r3, [r1, #8]
 8008e90:	1e5a      	subs	r2, r3, #1
 8008e92:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008e96:	bf81      	itttt	hi
 8008e98:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008e9c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008ea0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008ea4:	608b      	strhi	r3, [r1, #8]
 8008ea6:	680b      	ldr	r3, [r1, #0]
 8008ea8:	460a      	mov	r2, r1
 8008eaa:	f04f 0500 	mov.w	r5, #0
 8008eae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008eb2:	f842 3b1c 	str.w	r3, [r2], #28
 8008eb6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008eba:	4680      	mov	r8, r0
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	bf98      	it	ls
 8008ec0:	f04f 0b00 	movls.w	fp, #0
 8008ec4:	9201      	str	r2, [sp, #4]
 8008ec6:	4616      	mov	r6, r2
 8008ec8:	46aa      	mov	sl, r5
 8008eca:	46a9      	mov	r9, r5
 8008ecc:	9502      	str	r5, [sp, #8]
 8008ece:	68a2      	ldr	r2, [r4, #8]
 8008ed0:	b152      	cbz	r2, 8008ee8 <_scanf_float+0x64>
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b4e      	cmp	r3, #78	@ 0x4e
 8008ed8:	d864      	bhi.n	8008fa4 <_scanf_float+0x120>
 8008eda:	2b40      	cmp	r3, #64	@ 0x40
 8008edc:	d83c      	bhi.n	8008f58 <_scanf_float+0xd4>
 8008ede:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008ee2:	b2c8      	uxtb	r0, r1
 8008ee4:	280e      	cmp	r0, #14
 8008ee6:	d93a      	bls.n	8008f5e <_scanf_float+0xda>
 8008ee8:	f1b9 0f00 	cmp.w	r9, #0
 8008eec:	d003      	beq.n	8008ef6 <_scanf_float+0x72>
 8008eee:	6823      	ldr	r3, [r4, #0]
 8008ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ef4:	6023      	str	r3, [r4, #0]
 8008ef6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008efa:	f1ba 0f01 	cmp.w	sl, #1
 8008efe:	f200 8117 	bhi.w	8009130 <_scanf_float+0x2ac>
 8008f02:	9b01      	ldr	r3, [sp, #4]
 8008f04:	429e      	cmp	r6, r3
 8008f06:	f200 8108 	bhi.w	800911a <_scanf_float+0x296>
 8008f0a:	2001      	movs	r0, #1
 8008f0c:	b007      	add	sp, #28
 8008f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f12:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008f16:	2a0d      	cmp	r2, #13
 8008f18:	d8e6      	bhi.n	8008ee8 <_scanf_float+0x64>
 8008f1a:	a101      	add	r1, pc, #4	@ (adr r1, 8008f20 <_scanf_float+0x9c>)
 8008f1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008f20:	08009067 	.word	0x08009067
 8008f24:	08008ee9 	.word	0x08008ee9
 8008f28:	08008ee9 	.word	0x08008ee9
 8008f2c:	08008ee9 	.word	0x08008ee9
 8008f30:	080090c7 	.word	0x080090c7
 8008f34:	0800909f 	.word	0x0800909f
 8008f38:	08008ee9 	.word	0x08008ee9
 8008f3c:	08008ee9 	.word	0x08008ee9
 8008f40:	08009075 	.word	0x08009075
 8008f44:	08008ee9 	.word	0x08008ee9
 8008f48:	08008ee9 	.word	0x08008ee9
 8008f4c:	08008ee9 	.word	0x08008ee9
 8008f50:	08008ee9 	.word	0x08008ee9
 8008f54:	0800902d 	.word	0x0800902d
 8008f58:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008f5c:	e7db      	b.n	8008f16 <_scanf_float+0x92>
 8008f5e:	290e      	cmp	r1, #14
 8008f60:	d8c2      	bhi.n	8008ee8 <_scanf_float+0x64>
 8008f62:	a001      	add	r0, pc, #4	@ (adr r0, 8008f68 <_scanf_float+0xe4>)
 8008f64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008f68:	0800901d 	.word	0x0800901d
 8008f6c:	08008ee9 	.word	0x08008ee9
 8008f70:	0800901d 	.word	0x0800901d
 8008f74:	080090b3 	.word	0x080090b3
 8008f78:	08008ee9 	.word	0x08008ee9
 8008f7c:	08008fc5 	.word	0x08008fc5
 8008f80:	08009003 	.word	0x08009003
 8008f84:	08009003 	.word	0x08009003
 8008f88:	08009003 	.word	0x08009003
 8008f8c:	08009003 	.word	0x08009003
 8008f90:	08009003 	.word	0x08009003
 8008f94:	08009003 	.word	0x08009003
 8008f98:	08009003 	.word	0x08009003
 8008f9c:	08009003 	.word	0x08009003
 8008fa0:	08009003 	.word	0x08009003
 8008fa4:	2b6e      	cmp	r3, #110	@ 0x6e
 8008fa6:	d809      	bhi.n	8008fbc <_scanf_float+0x138>
 8008fa8:	2b60      	cmp	r3, #96	@ 0x60
 8008faa:	d8b2      	bhi.n	8008f12 <_scanf_float+0x8e>
 8008fac:	2b54      	cmp	r3, #84	@ 0x54
 8008fae:	d07b      	beq.n	80090a8 <_scanf_float+0x224>
 8008fb0:	2b59      	cmp	r3, #89	@ 0x59
 8008fb2:	d199      	bne.n	8008ee8 <_scanf_float+0x64>
 8008fb4:	2d07      	cmp	r5, #7
 8008fb6:	d197      	bne.n	8008ee8 <_scanf_float+0x64>
 8008fb8:	2508      	movs	r5, #8
 8008fba:	e02c      	b.n	8009016 <_scanf_float+0x192>
 8008fbc:	2b74      	cmp	r3, #116	@ 0x74
 8008fbe:	d073      	beq.n	80090a8 <_scanf_float+0x224>
 8008fc0:	2b79      	cmp	r3, #121	@ 0x79
 8008fc2:	e7f6      	b.n	8008fb2 <_scanf_float+0x12e>
 8008fc4:	6821      	ldr	r1, [r4, #0]
 8008fc6:	05c8      	lsls	r0, r1, #23
 8008fc8:	d51b      	bpl.n	8009002 <_scanf_float+0x17e>
 8008fca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008fce:	6021      	str	r1, [r4, #0]
 8008fd0:	f109 0901 	add.w	r9, r9, #1
 8008fd4:	f1bb 0f00 	cmp.w	fp, #0
 8008fd8:	d003      	beq.n	8008fe2 <_scanf_float+0x15e>
 8008fda:	3201      	adds	r2, #1
 8008fdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008fe0:	60a2      	str	r2, [r4, #8]
 8008fe2:	68a3      	ldr	r3, [r4, #8]
 8008fe4:	3b01      	subs	r3, #1
 8008fe6:	60a3      	str	r3, [r4, #8]
 8008fe8:	6923      	ldr	r3, [r4, #16]
 8008fea:	3301      	adds	r3, #1
 8008fec:	6123      	str	r3, [r4, #16]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	607b      	str	r3, [r7, #4]
 8008ff6:	f340 8087 	ble.w	8009108 <_scanf_float+0x284>
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	603b      	str	r3, [r7, #0]
 8009000:	e765      	b.n	8008ece <_scanf_float+0x4a>
 8009002:	eb1a 0105 	adds.w	r1, sl, r5
 8009006:	f47f af6f 	bne.w	8008ee8 <_scanf_float+0x64>
 800900a:	6822      	ldr	r2, [r4, #0]
 800900c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009010:	6022      	str	r2, [r4, #0]
 8009012:	460d      	mov	r5, r1
 8009014:	468a      	mov	sl, r1
 8009016:	f806 3b01 	strb.w	r3, [r6], #1
 800901a:	e7e2      	b.n	8008fe2 <_scanf_float+0x15e>
 800901c:	6822      	ldr	r2, [r4, #0]
 800901e:	0610      	lsls	r0, r2, #24
 8009020:	f57f af62 	bpl.w	8008ee8 <_scanf_float+0x64>
 8009024:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009028:	6022      	str	r2, [r4, #0]
 800902a:	e7f4      	b.n	8009016 <_scanf_float+0x192>
 800902c:	f1ba 0f00 	cmp.w	sl, #0
 8009030:	d10e      	bne.n	8009050 <_scanf_float+0x1cc>
 8009032:	f1b9 0f00 	cmp.w	r9, #0
 8009036:	d10e      	bne.n	8009056 <_scanf_float+0x1d2>
 8009038:	6822      	ldr	r2, [r4, #0]
 800903a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800903e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009042:	d108      	bne.n	8009056 <_scanf_float+0x1d2>
 8009044:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009048:	6022      	str	r2, [r4, #0]
 800904a:	f04f 0a01 	mov.w	sl, #1
 800904e:	e7e2      	b.n	8009016 <_scanf_float+0x192>
 8009050:	f1ba 0f02 	cmp.w	sl, #2
 8009054:	d055      	beq.n	8009102 <_scanf_float+0x27e>
 8009056:	2d01      	cmp	r5, #1
 8009058:	d002      	beq.n	8009060 <_scanf_float+0x1dc>
 800905a:	2d04      	cmp	r5, #4
 800905c:	f47f af44 	bne.w	8008ee8 <_scanf_float+0x64>
 8009060:	3501      	adds	r5, #1
 8009062:	b2ed      	uxtb	r5, r5
 8009064:	e7d7      	b.n	8009016 <_scanf_float+0x192>
 8009066:	f1ba 0f01 	cmp.w	sl, #1
 800906a:	f47f af3d 	bne.w	8008ee8 <_scanf_float+0x64>
 800906e:	f04f 0a02 	mov.w	sl, #2
 8009072:	e7d0      	b.n	8009016 <_scanf_float+0x192>
 8009074:	b97d      	cbnz	r5, 8009096 <_scanf_float+0x212>
 8009076:	f1b9 0f00 	cmp.w	r9, #0
 800907a:	f47f af38 	bne.w	8008eee <_scanf_float+0x6a>
 800907e:	6822      	ldr	r2, [r4, #0]
 8009080:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009084:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009088:	f040 8108 	bne.w	800929c <_scanf_float+0x418>
 800908c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009090:	6022      	str	r2, [r4, #0]
 8009092:	2501      	movs	r5, #1
 8009094:	e7bf      	b.n	8009016 <_scanf_float+0x192>
 8009096:	2d03      	cmp	r5, #3
 8009098:	d0e2      	beq.n	8009060 <_scanf_float+0x1dc>
 800909a:	2d05      	cmp	r5, #5
 800909c:	e7de      	b.n	800905c <_scanf_float+0x1d8>
 800909e:	2d02      	cmp	r5, #2
 80090a0:	f47f af22 	bne.w	8008ee8 <_scanf_float+0x64>
 80090a4:	2503      	movs	r5, #3
 80090a6:	e7b6      	b.n	8009016 <_scanf_float+0x192>
 80090a8:	2d06      	cmp	r5, #6
 80090aa:	f47f af1d 	bne.w	8008ee8 <_scanf_float+0x64>
 80090ae:	2507      	movs	r5, #7
 80090b0:	e7b1      	b.n	8009016 <_scanf_float+0x192>
 80090b2:	6822      	ldr	r2, [r4, #0]
 80090b4:	0591      	lsls	r1, r2, #22
 80090b6:	f57f af17 	bpl.w	8008ee8 <_scanf_float+0x64>
 80090ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80090be:	6022      	str	r2, [r4, #0]
 80090c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80090c4:	e7a7      	b.n	8009016 <_scanf_float+0x192>
 80090c6:	6822      	ldr	r2, [r4, #0]
 80090c8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80090cc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80090d0:	d006      	beq.n	80090e0 <_scanf_float+0x25c>
 80090d2:	0550      	lsls	r0, r2, #21
 80090d4:	f57f af08 	bpl.w	8008ee8 <_scanf_float+0x64>
 80090d8:	f1b9 0f00 	cmp.w	r9, #0
 80090dc:	f000 80de 	beq.w	800929c <_scanf_float+0x418>
 80090e0:	0591      	lsls	r1, r2, #22
 80090e2:	bf58      	it	pl
 80090e4:	9902      	ldrpl	r1, [sp, #8]
 80090e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80090ea:	bf58      	it	pl
 80090ec:	eba9 0101 	subpl.w	r1, r9, r1
 80090f0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80090f4:	bf58      	it	pl
 80090f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80090fa:	6022      	str	r2, [r4, #0]
 80090fc:	f04f 0900 	mov.w	r9, #0
 8009100:	e789      	b.n	8009016 <_scanf_float+0x192>
 8009102:	f04f 0a03 	mov.w	sl, #3
 8009106:	e786      	b.n	8009016 <_scanf_float+0x192>
 8009108:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800910c:	4639      	mov	r1, r7
 800910e:	4640      	mov	r0, r8
 8009110:	4798      	blx	r3
 8009112:	2800      	cmp	r0, #0
 8009114:	f43f aedb 	beq.w	8008ece <_scanf_float+0x4a>
 8009118:	e6e6      	b.n	8008ee8 <_scanf_float+0x64>
 800911a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800911e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009122:	463a      	mov	r2, r7
 8009124:	4640      	mov	r0, r8
 8009126:	4798      	blx	r3
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	3b01      	subs	r3, #1
 800912c:	6123      	str	r3, [r4, #16]
 800912e:	e6e8      	b.n	8008f02 <_scanf_float+0x7e>
 8009130:	1e6b      	subs	r3, r5, #1
 8009132:	2b06      	cmp	r3, #6
 8009134:	d824      	bhi.n	8009180 <_scanf_float+0x2fc>
 8009136:	2d02      	cmp	r5, #2
 8009138:	d836      	bhi.n	80091a8 <_scanf_float+0x324>
 800913a:	9b01      	ldr	r3, [sp, #4]
 800913c:	429e      	cmp	r6, r3
 800913e:	f67f aee4 	bls.w	8008f0a <_scanf_float+0x86>
 8009142:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009146:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800914a:	463a      	mov	r2, r7
 800914c:	4640      	mov	r0, r8
 800914e:	4798      	blx	r3
 8009150:	6923      	ldr	r3, [r4, #16]
 8009152:	3b01      	subs	r3, #1
 8009154:	6123      	str	r3, [r4, #16]
 8009156:	e7f0      	b.n	800913a <_scanf_float+0x2b6>
 8009158:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800915c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009160:	463a      	mov	r2, r7
 8009162:	4640      	mov	r0, r8
 8009164:	4798      	blx	r3
 8009166:	6923      	ldr	r3, [r4, #16]
 8009168:	3b01      	subs	r3, #1
 800916a:	6123      	str	r3, [r4, #16]
 800916c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009170:	fa5f fa8a 	uxtb.w	sl, sl
 8009174:	f1ba 0f02 	cmp.w	sl, #2
 8009178:	d1ee      	bne.n	8009158 <_scanf_float+0x2d4>
 800917a:	3d03      	subs	r5, #3
 800917c:	b2ed      	uxtb	r5, r5
 800917e:	1b76      	subs	r6, r6, r5
 8009180:	6823      	ldr	r3, [r4, #0]
 8009182:	05da      	lsls	r2, r3, #23
 8009184:	d530      	bpl.n	80091e8 <_scanf_float+0x364>
 8009186:	055b      	lsls	r3, r3, #21
 8009188:	d511      	bpl.n	80091ae <_scanf_float+0x32a>
 800918a:	9b01      	ldr	r3, [sp, #4]
 800918c:	429e      	cmp	r6, r3
 800918e:	f67f aebc 	bls.w	8008f0a <_scanf_float+0x86>
 8009192:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009196:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800919a:	463a      	mov	r2, r7
 800919c:	4640      	mov	r0, r8
 800919e:	4798      	blx	r3
 80091a0:	6923      	ldr	r3, [r4, #16]
 80091a2:	3b01      	subs	r3, #1
 80091a4:	6123      	str	r3, [r4, #16]
 80091a6:	e7f0      	b.n	800918a <_scanf_float+0x306>
 80091a8:	46aa      	mov	sl, r5
 80091aa:	46b3      	mov	fp, r6
 80091ac:	e7de      	b.n	800916c <_scanf_float+0x2e8>
 80091ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80091b2:	6923      	ldr	r3, [r4, #16]
 80091b4:	2965      	cmp	r1, #101	@ 0x65
 80091b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80091ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80091be:	6123      	str	r3, [r4, #16]
 80091c0:	d00c      	beq.n	80091dc <_scanf_float+0x358>
 80091c2:	2945      	cmp	r1, #69	@ 0x45
 80091c4:	d00a      	beq.n	80091dc <_scanf_float+0x358>
 80091c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091ca:	463a      	mov	r2, r7
 80091cc:	4640      	mov	r0, r8
 80091ce:	4798      	blx	r3
 80091d0:	6923      	ldr	r3, [r4, #16]
 80091d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80091d6:	3b01      	subs	r3, #1
 80091d8:	1eb5      	subs	r5, r6, #2
 80091da:	6123      	str	r3, [r4, #16]
 80091dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091e0:	463a      	mov	r2, r7
 80091e2:	4640      	mov	r0, r8
 80091e4:	4798      	blx	r3
 80091e6:	462e      	mov	r6, r5
 80091e8:	6822      	ldr	r2, [r4, #0]
 80091ea:	f012 0210 	ands.w	r2, r2, #16
 80091ee:	d001      	beq.n	80091f4 <_scanf_float+0x370>
 80091f0:	2000      	movs	r0, #0
 80091f2:	e68b      	b.n	8008f0c <_scanf_float+0x88>
 80091f4:	7032      	strb	r2, [r6, #0]
 80091f6:	6823      	ldr	r3, [r4, #0]
 80091f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80091fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009200:	d11c      	bne.n	800923c <_scanf_float+0x3b8>
 8009202:	9b02      	ldr	r3, [sp, #8]
 8009204:	454b      	cmp	r3, r9
 8009206:	eba3 0209 	sub.w	r2, r3, r9
 800920a:	d123      	bne.n	8009254 <_scanf_float+0x3d0>
 800920c:	9901      	ldr	r1, [sp, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	4640      	mov	r0, r8
 8009212:	f002 fc05 	bl	800ba20 <_strtod_r>
 8009216:	9b03      	ldr	r3, [sp, #12]
 8009218:	6821      	ldr	r1, [r4, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f011 0f02 	tst.w	r1, #2
 8009220:	ec57 6b10 	vmov	r6, r7, d0
 8009224:	f103 0204 	add.w	r2, r3, #4
 8009228:	d01f      	beq.n	800926a <_scanf_float+0x3e6>
 800922a:	9903      	ldr	r1, [sp, #12]
 800922c:	600a      	str	r2, [r1, #0]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	e9c3 6700 	strd	r6, r7, [r3]
 8009234:	68e3      	ldr	r3, [r4, #12]
 8009236:	3301      	adds	r3, #1
 8009238:	60e3      	str	r3, [r4, #12]
 800923a:	e7d9      	b.n	80091f0 <_scanf_float+0x36c>
 800923c:	9b04      	ldr	r3, [sp, #16]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0e4      	beq.n	800920c <_scanf_float+0x388>
 8009242:	9905      	ldr	r1, [sp, #20]
 8009244:	230a      	movs	r3, #10
 8009246:	3101      	adds	r1, #1
 8009248:	4640      	mov	r0, r8
 800924a:	f002 fc69 	bl	800bb20 <_strtol_r>
 800924e:	9b04      	ldr	r3, [sp, #16]
 8009250:	9e05      	ldr	r6, [sp, #20]
 8009252:	1ac2      	subs	r2, r0, r3
 8009254:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009258:	429e      	cmp	r6, r3
 800925a:	bf28      	it	cs
 800925c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009260:	4910      	ldr	r1, [pc, #64]	@ (80092a4 <_scanf_float+0x420>)
 8009262:	4630      	mov	r0, r6
 8009264:	f000 f8e4 	bl	8009430 <siprintf>
 8009268:	e7d0      	b.n	800920c <_scanf_float+0x388>
 800926a:	f011 0f04 	tst.w	r1, #4
 800926e:	9903      	ldr	r1, [sp, #12]
 8009270:	600a      	str	r2, [r1, #0]
 8009272:	d1dc      	bne.n	800922e <_scanf_float+0x3aa>
 8009274:	681d      	ldr	r5, [r3, #0]
 8009276:	4632      	mov	r2, r6
 8009278:	463b      	mov	r3, r7
 800927a:	4630      	mov	r0, r6
 800927c:	4639      	mov	r1, r7
 800927e:	f7f7 fc6d 	bl	8000b5c <__aeabi_dcmpun>
 8009282:	b128      	cbz	r0, 8009290 <_scanf_float+0x40c>
 8009284:	4808      	ldr	r0, [pc, #32]	@ (80092a8 <_scanf_float+0x424>)
 8009286:	f000 f9c5 	bl	8009614 <nanf>
 800928a:	ed85 0a00 	vstr	s0, [r5]
 800928e:	e7d1      	b.n	8009234 <_scanf_float+0x3b0>
 8009290:	4630      	mov	r0, r6
 8009292:	4639      	mov	r1, r7
 8009294:	f7f7 fcc0 	bl	8000c18 <__aeabi_d2f>
 8009298:	6028      	str	r0, [r5, #0]
 800929a:	e7cb      	b.n	8009234 <_scanf_float+0x3b0>
 800929c:	f04f 0900 	mov.w	r9, #0
 80092a0:	e629      	b.n	8008ef6 <_scanf_float+0x72>
 80092a2:	bf00      	nop
 80092a4:	0800ce80 	.word	0x0800ce80
 80092a8:	0800d215 	.word	0x0800d215

080092ac <std>:
 80092ac:	2300      	movs	r3, #0
 80092ae:	b510      	push	{r4, lr}
 80092b0:	4604      	mov	r4, r0
 80092b2:	e9c0 3300 	strd	r3, r3, [r0]
 80092b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ba:	6083      	str	r3, [r0, #8]
 80092bc:	8181      	strh	r1, [r0, #12]
 80092be:	6643      	str	r3, [r0, #100]	@ 0x64
 80092c0:	81c2      	strh	r2, [r0, #14]
 80092c2:	6183      	str	r3, [r0, #24]
 80092c4:	4619      	mov	r1, r3
 80092c6:	2208      	movs	r2, #8
 80092c8:	305c      	adds	r0, #92	@ 0x5c
 80092ca:	f000 f914 	bl	80094f6 <memset>
 80092ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009304 <std+0x58>)
 80092d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80092d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009308 <std+0x5c>)
 80092d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80092d6:	4b0d      	ldr	r3, [pc, #52]	@ (800930c <std+0x60>)
 80092d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80092da:	4b0d      	ldr	r3, [pc, #52]	@ (8009310 <std+0x64>)
 80092dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80092de:	4b0d      	ldr	r3, [pc, #52]	@ (8009314 <std+0x68>)
 80092e0:	6224      	str	r4, [r4, #32]
 80092e2:	429c      	cmp	r4, r3
 80092e4:	d006      	beq.n	80092f4 <std+0x48>
 80092e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80092ea:	4294      	cmp	r4, r2
 80092ec:	d002      	beq.n	80092f4 <std+0x48>
 80092ee:	33d0      	adds	r3, #208	@ 0xd0
 80092f0:	429c      	cmp	r4, r3
 80092f2:	d105      	bne.n	8009300 <std+0x54>
 80092f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80092f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092fc:	f000 b978 	b.w	80095f0 <__retarget_lock_init_recursive>
 8009300:	bd10      	pop	{r4, pc}
 8009302:	bf00      	nop
 8009304:	08009471 	.word	0x08009471
 8009308:	08009493 	.word	0x08009493
 800930c:	080094cb 	.word	0x080094cb
 8009310:	080094ef 	.word	0x080094ef
 8009314:	2000146c 	.word	0x2000146c

08009318 <stdio_exit_handler>:
 8009318:	4a02      	ldr	r2, [pc, #8]	@ (8009324 <stdio_exit_handler+0xc>)
 800931a:	4903      	ldr	r1, [pc, #12]	@ (8009328 <stdio_exit_handler+0x10>)
 800931c:	4803      	ldr	r0, [pc, #12]	@ (800932c <stdio_exit_handler+0x14>)
 800931e:	f000 b869 	b.w	80093f4 <_fwalk_sglue>
 8009322:	bf00      	nop
 8009324:	20000098 	.word	0x20000098
 8009328:	0800bedd 	.word	0x0800bedd
 800932c:	200000a8 	.word	0x200000a8

08009330 <cleanup_stdio>:
 8009330:	6841      	ldr	r1, [r0, #4]
 8009332:	4b0c      	ldr	r3, [pc, #48]	@ (8009364 <cleanup_stdio+0x34>)
 8009334:	4299      	cmp	r1, r3
 8009336:	b510      	push	{r4, lr}
 8009338:	4604      	mov	r4, r0
 800933a:	d001      	beq.n	8009340 <cleanup_stdio+0x10>
 800933c:	f002 fdce 	bl	800bedc <_fflush_r>
 8009340:	68a1      	ldr	r1, [r4, #8]
 8009342:	4b09      	ldr	r3, [pc, #36]	@ (8009368 <cleanup_stdio+0x38>)
 8009344:	4299      	cmp	r1, r3
 8009346:	d002      	beq.n	800934e <cleanup_stdio+0x1e>
 8009348:	4620      	mov	r0, r4
 800934a:	f002 fdc7 	bl	800bedc <_fflush_r>
 800934e:	68e1      	ldr	r1, [r4, #12]
 8009350:	4b06      	ldr	r3, [pc, #24]	@ (800936c <cleanup_stdio+0x3c>)
 8009352:	4299      	cmp	r1, r3
 8009354:	d004      	beq.n	8009360 <cleanup_stdio+0x30>
 8009356:	4620      	mov	r0, r4
 8009358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800935c:	f002 bdbe 	b.w	800bedc <_fflush_r>
 8009360:	bd10      	pop	{r4, pc}
 8009362:	bf00      	nop
 8009364:	2000146c 	.word	0x2000146c
 8009368:	200014d4 	.word	0x200014d4
 800936c:	2000153c 	.word	0x2000153c

08009370 <global_stdio_init.part.0>:
 8009370:	b510      	push	{r4, lr}
 8009372:	4b0b      	ldr	r3, [pc, #44]	@ (80093a0 <global_stdio_init.part.0+0x30>)
 8009374:	4c0b      	ldr	r4, [pc, #44]	@ (80093a4 <global_stdio_init.part.0+0x34>)
 8009376:	4a0c      	ldr	r2, [pc, #48]	@ (80093a8 <global_stdio_init.part.0+0x38>)
 8009378:	601a      	str	r2, [r3, #0]
 800937a:	4620      	mov	r0, r4
 800937c:	2200      	movs	r2, #0
 800937e:	2104      	movs	r1, #4
 8009380:	f7ff ff94 	bl	80092ac <std>
 8009384:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009388:	2201      	movs	r2, #1
 800938a:	2109      	movs	r1, #9
 800938c:	f7ff ff8e 	bl	80092ac <std>
 8009390:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009394:	2202      	movs	r2, #2
 8009396:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800939a:	2112      	movs	r1, #18
 800939c:	f7ff bf86 	b.w	80092ac <std>
 80093a0:	200015a4 	.word	0x200015a4
 80093a4:	2000146c 	.word	0x2000146c
 80093a8:	08009319 	.word	0x08009319

080093ac <__sfp_lock_acquire>:
 80093ac:	4801      	ldr	r0, [pc, #4]	@ (80093b4 <__sfp_lock_acquire+0x8>)
 80093ae:	f000 b920 	b.w	80095f2 <__retarget_lock_acquire_recursive>
 80093b2:	bf00      	nop
 80093b4:	200015ad 	.word	0x200015ad

080093b8 <__sfp_lock_release>:
 80093b8:	4801      	ldr	r0, [pc, #4]	@ (80093c0 <__sfp_lock_release+0x8>)
 80093ba:	f000 b91b 	b.w	80095f4 <__retarget_lock_release_recursive>
 80093be:	bf00      	nop
 80093c0:	200015ad 	.word	0x200015ad

080093c4 <__sinit>:
 80093c4:	b510      	push	{r4, lr}
 80093c6:	4604      	mov	r4, r0
 80093c8:	f7ff fff0 	bl	80093ac <__sfp_lock_acquire>
 80093cc:	6a23      	ldr	r3, [r4, #32]
 80093ce:	b11b      	cbz	r3, 80093d8 <__sinit+0x14>
 80093d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d4:	f7ff bff0 	b.w	80093b8 <__sfp_lock_release>
 80093d8:	4b04      	ldr	r3, [pc, #16]	@ (80093ec <__sinit+0x28>)
 80093da:	6223      	str	r3, [r4, #32]
 80093dc:	4b04      	ldr	r3, [pc, #16]	@ (80093f0 <__sinit+0x2c>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1f5      	bne.n	80093d0 <__sinit+0xc>
 80093e4:	f7ff ffc4 	bl	8009370 <global_stdio_init.part.0>
 80093e8:	e7f2      	b.n	80093d0 <__sinit+0xc>
 80093ea:	bf00      	nop
 80093ec:	08009331 	.word	0x08009331
 80093f0:	200015a4 	.word	0x200015a4

080093f4 <_fwalk_sglue>:
 80093f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093f8:	4607      	mov	r7, r0
 80093fa:	4688      	mov	r8, r1
 80093fc:	4614      	mov	r4, r2
 80093fe:	2600      	movs	r6, #0
 8009400:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009404:	f1b9 0901 	subs.w	r9, r9, #1
 8009408:	d505      	bpl.n	8009416 <_fwalk_sglue+0x22>
 800940a:	6824      	ldr	r4, [r4, #0]
 800940c:	2c00      	cmp	r4, #0
 800940e:	d1f7      	bne.n	8009400 <_fwalk_sglue+0xc>
 8009410:	4630      	mov	r0, r6
 8009412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009416:	89ab      	ldrh	r3, [r5, #12]
 8009418:	2b01      	cmp	r3, #1
 800941a:	d907      	bls.n	800942c <_fwalk_sglue+0x38>
 800941c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009420:	3301      	adds	r3, #1
 8009422:	d003      	beq.n	800942c <_fwalk_sglue+0x38>
 8009424:	4629      	mov	r1, r5
 8009426:	4638      	mov	r0, r7
 8009428:	47c0      	blx	r8
 800942a:	4306      	orrs	r6, r0
 800942c:	3568      	adds	r5, #104	@ 0x68
 800942e:	e7e9      	b.n	8009404 <_fwalk_sglue+0x10>

08009430 <siprintf>:
 8009430:	b40e      	push	{r1, r2, r3}
 8009432:	b500      	push	{lr}
 8009434:	b09c      	sub	sp, #112	@ 0x70
 8009436:	ab1d      	add	r3, sp, #116	@ 0x74
 8009438:	9002      	str	r0, [sp, #8]
 800943a:	9006      	str	r0, [sp, #24]
 800943c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009440:	4809      	ldr	r0, [pc, #36]	@ (8009468 <siprintf+0x38>)
 8009442:	9107      	str	r1, [sp, #28]
 8009444:	9104      	str	r1, [sp, #16]
 8009446:	4909      	ldr	r1, [pc, #36]	@ (800946c <siprintf+0x3c>)
 8009448:	f853 2b04 	ldr.w	r2, [r3], #4
 800944c:	9105      	str	r1, [sp, #20]
 800944e:	6800      	ldr	r0, [r0, #0]
 8009450:	9301      	str	r3, [sp, #4]
 8009452:	a902      	add	r1, sp, #8
 8009454:	f002 fbc2 	bl	800bbdc <_svfiprintf_r>
 8009458:	9b02      	ldr	r3, [sp, #8]
 800945a:	2200      	movs	r2, #0
 800945c:	701a      	strb	r2, [r3, #0]
 800945e:	b01c      	add	sp, #112	@ 0x70
 8009460:	f85d eb04 	ldr.w	lr, [sp], #4
 8009464:	b003      	add	sp, #12
 8009466:	4770      	bx	lr
 8009468:	200000a4 	.word	0x200000a4
 800946c:	ffff0208 	.word	0xffff0208

08009470 <__sread>:
 8009470:	b510      	push	{r4, lr}
 8009472:	460c      	mov	r4, r1
 8009474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009478:	f000 f86c 	bl	8009554 <_read_r>
 800947c:	2800      	cmp	r0, #0
 800947e:	bfab      	itete	ge
 8009480:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009482:	89a3      	ldrhlt	r3, [r4, #12]
 8009484:	181b      	addge	r3, r3, r0
 8009486:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800948a:	bfac      	ite	ge
 800948c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800948e:	81a3      	strhlt	r3, [r4, #12]
 8009490:	bd10      	pop	{r4, pc}

08009492 <__swrite>:
 8009492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009496:	461f      	mov	r7, r3
 8009498:	898b      	ldrh	r3, [r1, #12]
 800949a:	05db      	lsls	r3, r3, #23
 800949c:	4605      	mov	r5, r0
 800949e:	460c      	mov	r4, r1
 80094a0:	4616      	mov	r6, r2
 80094a2:	d505      	bpl.n	80094b0 <__swrite+0x1e>
 80094a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094a8:	2302      	movs	r3, #2
 80094aa:	2200      	movs	r2, #0
 80094ac:	f000 f840 	bl	8009530 <_lseek_r>
 80094b0:	89a3      	ldrh	r3, [r4, #12]
 80094b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094ba:	81a3      	strh	r3, [r4, #12]
 80094bc:	4632      	mov	r2, r6
 80094be:	463b      	mov	r3, r7
 80094c0:	4628      	mov	r0, r5
 80094c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094c6:	f000 b857 	b.w	8009578 <_write_r>

080094ca <__sseek>:
 80094ca:	b510      	push	{r4, lr}
 80094cc:	460c      	mov	r4, r1
 80094ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d2:	f000 f82d 	bl	8009530 <_lseek_r>
 80094d6:	1c43      	adds	r3, r0, #1
 80094d8:	89a3      	ldrh	r3, [r4, #12]
 80094da:	bf15      	itete	ne
 80094dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80094de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80094e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80094e6:	81a3      	strheq	r3, [r4, #12]
 80094e8:	bf18      	it	ne
 80094ea:	81a3      	strhne	r3, [r4, #12]
 80094ec:	bd10      	pop	{r4, pc}

080094ee <__sclose>:
 80094ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094f2:	f000 b80d 	b.w	8009510 <_close_r>

080094f6 <memset>:
 80094f6:	4402      	add	r2, r0
 80094f8:	4603      	mov	r3, r0
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d100      	bne.n	8009500 <memset+0xa>
 80094fe:	4770      	bx	lr
 8009500:	f803 1b01 	strb.w	r1, [r3], #1
 8009504:	e7f9      	b.n	80094fa <memset+0x4>
	...

08009508 <_localeconv_r>:
 8009508:	4800      	ldr	r0, [pc, #0]	@ (800950c <_localeconv_r+0x4>)
 800950a:	4770      	bx	lr
 800950c:	200001e4 	.word	0x200001e4

08009510 <_close_r>:
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4d06      	ldr	r5, [pc, #24]	@ (800952c <_close_r+0x1c>)
 8009514:	2300      	movs	r3, #0
 8009516:	4604      	mov	r4, r0
 8009518:	4608      	mov	r0, r1
 800951a:	602b      	str	r3, [r5, #0]
 800951c:	f7f8 fc90 	bl	8001e40 <_close>
 8009520:	1c43      	adds	r3, r0, #1
 8009522:	d102      	bne.n	800952a <_close_r+0x1a>
 8009524:	682b      	ldr	r3, [r5, #0]
 8009526:	b103      	cbz	r3, 800952a <_close_r+0x1a>
 8009528:	6023      	str	r3, [r4, #0]
 800952a:	bd38      	pop	{r3, r4, r5, pc}
 800952c:	200015a8 	.word	0x200015a8

08009530 <_lseek_r>:
 8009530:	b538      	push	{r3, r4, r5, lr}
 8009532:	4d07      	ldr	r5, [pc, #28]	@ (8009550 <_lseek_r+0x20>)
 8009534:	4604      	mov	r4, r0
 8009536:	4608      	mov	r0, r1
 8009538:	4611      	mov	r1, r2
 800953a:	2200      	movs	r2, #0
 800953c:	602a      	str	r2, [r5, #0]
 800953e:	461a      	mov	r2, r3
 8009540:	f7f8 fca5 	bl	8001e8e <_lseek>
 8009544:	1c43      	adds	r3, r0, #1
 8009546:	d102      	bne.n	800954e <_lseek_r+0x1e>
 8009548:	682b      	ldr	r3, [r5, #0]
 800954a:	b103      	cbz	r3, 800954e <_lseek_r+0x1e>
 800954c:	6023      	str	r3, [r4, #0]
 800954e:	bd38      	pop	{r3, r4, r5, pc}
 8009550:	200015a8 	.word	0x200015a8

08009554 <_read_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4d07      	ldr	r5, [pc, #28]	@ (8009574 <_read_r+0x20>)
 8009558:	4604      	mov	r4, r0
 800955a:	4608      	mov	r0, r1
 800955c:	4611      	mov	r1, r2
 800955e:	2200      	movs	r2, #0
 8009560:	602a      	str	r2, [r5, #0]
 8009562:	461a      	mov	r2, r3
 8009564:	f7f8 fc33 	bl	8001dce <_read>
 8009568:	1c43      	adds	r3, r0, #1
 800956a:	d102      	bne.n	8009572 <_read_r+0x1e>
 800956c:	682b      	ldr	r3, [r5, #0]
 800956e:	b103      	cbz	r3, 8009572 <_read_r+0x1e>
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	bd38      	pop	{r3, r4, r5, pc}
 8009574:	200015a8 	.word	0x200015a8

08009578 <_write_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d07      	ldr	r5, [pc, #28]	@ (8009598 <_write_r+0x20>)
 800957c:	4604      	mov	r4, r0
 800957e:	4608      	mov	r0, r1
 8009580:	4611      	mov	r1, r2
 8009582:	2200      	movs	r2, #0
 8009584:	602a      	str	r2, [r5, #0]
 8009586:	461a      	mov	r2, r3
 8009588:	f7f8 fc3e 	bl	8001e08 <_write>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d102      	bne.n	8009596 <_write_r+0x1e>
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	b103      	cbz	r3, 8009596 <_write_r+0x1e>
 8009594:	6023      	str	r3, [r4, #0]
 8009596:	bd38      	pop	{r3, r4, r5, pc}
 8009598:	200015a8 	.word	0x200015a8

0800959c <__errno>:
 800959c:	4b01      	ldr	r3, [pc, #4]	@ (80095a4 <__errno+0x8>)
 800959e:	6818      	ldr	r0, [r3, #0]
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	200000a4 	.word	0x200000a4

080095a8 <__libc_init_array>:
 80095a8:	b570      	push	{r4, r5, r6, lr}
 80095aa:	4d0d      	ldr	r5, [pc, #52]	@ (80095e0 <__libc_init_array+0x38>)
 80095ac:	4c0d      	ldr	r4, [pc, #52]	@ (80095e4 <__libc_init_array+0x3c>)
 80095ae:	1b64      	subs	r4, r4, r5
 80095b0:	10a4      	asrs	r4, r4, #2
 80095b2:	2600      	movs	r6, #0
 80095b4:	42a6      	cmp	r6, r4
 80095b6:	d109      	bne.n	80095cc <__libc_init_array+0x24>
 80095b8:	4d0b      	ldr	r5, [pc, #44]	@ (80095e8 <__libc_init_array+0x40>)
 80095ba:	4c0c      	ldr	r4, [pc, #48]	@ (80095ec <__libc_init_array+0x44>)
 80095bc:	f003 fb72 	bl	800cca4 <_init>
 80095c0:	1b64      	subs	r4, r4, r5
 80095c2:	10a4      	asrs	r4, r4, #2
 80095c4:	2600      	movs	r6, #0
 80095c6:	42a6      	cmp	r6, r4
 80095c8:	d105      	bne.n	80095d6 <__libc_init_array+0x2e>
 80095ca:	bd70      	pop	{r4, r5, r6, pc}
 80095cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80095d0:	4798      	blx	r3
 80095d2:	3601      	adds	r6, #1
 80095d4:	e7ee      	b.n	80095b4 <__libc_init_array+0xc>
 80095d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80095da:	4798      	blx	r3
 80095dc:	3601      	adds	r6, #1
 80095de:	e7f2      	b.n	80095c6 <__libc_init_array+0x1e>
 80095e0:	0800d280 	.word	0x0800d280
 80095e4:	0800d280 	.word	0x0800d280
 80095e8:	0800d280 	.word	0x0800d280
 80095ec:	0800d284 	.word	0x0800d284

080095f0 <__retarget_lock_init_recursive>:
 80095f0:	4770      	bx	lr

080095f2 <__retarget_lock_acquire_recursive>:
 80095f2:	4770      	bx	lr

080095f4 <__retarget_lock_release_recursive>:
 80095f4:	4770      	bx	lr

080095f6 <memcpy>:
 80095f6:	440a      	add	r2, r1
 80095f8:	4291      	cmp	r1, r2
 80095fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80095fe:	d100      	bne.n	8009602 <memcpy+0xc>
 8009600:	4770      	bx	lr
 8009602:	b510      	push	{r4, lr}
 8009604:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009608:	f803 4f01 	strb.w	r4, [r3, #1]!
 800960c:	4291      	cmp	r1, r2
 800960e:	d1f9      	bne.n	8009604 <memcpy+0xe>
 8009610:	bd10      	pop	{r4, pc}
	...

08009614 <nanf>:
 8009614:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800961c <nanf+0x8>
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	7fc00000 	.word	0x7fc00000

08009620 <quorem>:
 8009620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009624:	6903      	ldr	r3, [r0, #16]
 8009626:	690c      	ldr	r4, [r1, #16]
 8009628:	42a3      	cmp	r3, r4
 800962a:	4607      	mov	r7, r0
 800962c:	db7e      	blt.n	800972c <quorem+0x10c>
 800962e:	3c01      	subs	r4, #1
 8009630:	f101 0814 	add.w	r8, r1, #20
 8009634:	00a3      	lsls	r3, r4, #2
 8009636:	f100 0514 	add.w	r5, r0, #20
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009640:	9301      	str	r3, [sp, #4]
 8009642:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009646:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800964a:	3301      	adds	r3, #1
 800964c:	429a      	cmp	r2, r3
 800964e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009652:	fbb2 f6f3 	udiv	r6, r2, r3
 8009656:	d32e      	bcc.n	80096b6 <quorem+0x96>
 8009658:	f04f 0a00 	mov.w	sl, #0
 800965c:	46c4      	mov	ip, r8
 800965e:	46ae      	mov	lr, r5
 8009660:	46d3      	mov	fp, sl
 8009662:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009666:	b298      	uxth	r0, r3
 8009668:	fb06 a000 	mla	r0, r6, r0, sl
 800966c:	0c02      	lsrs	r2, r0, #16
 800966e:	0c1b      	lsrs	r3, r3, #16
 8009670:	fb06 2303 	mla	r3, r6, r3, r2
 8009674:	f8de 2000 	ldr.w	r2, [lr]
 8009678:	b280      	uxth	r0, r0
 800967a:	b292      	uxth	r2, r2
 800967c:	1a12      	subs	r2, r2, r0
 800967e:	445a      	add	r2, fp
 8009680:	f8de 0000 	ldr.w	r0, [lr]
 8009684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009688:	b29b      	uxth	r3, r3
 800968a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800968e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009692:	b292      	uxth	r2, r2
 8009694:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009698:	45e1      	cmp	r9, ip
 800969a:	f84e 2b04 	str.w	r2, [lr], #4
 800969e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80096a2:	d2de      	bcs.n	8009662 <quorem+0x42>
 80096a4:	9b00      	ldr	r3, [sp, #0]
 80096a6:	58eb      	ldr	r3, [r5, r3]
 80096a8:	b92b      	cbnz	r3, 80096b6 <quorem+0x96>
 80096aa:	9b01      	ldr	r3, [sp, #4]
 80096ac:	3b04      	subs	r3, #4
 80096ae:	429d      	cmp	r5, r3
 80096b0:	461a      	mov	r2, r3
 80096b2:	d32f      	bcc.n	8009714 <quorem+0xf4>
 80096b4:	613c      	str	r4, [r7, #16]
 80096b6:	4638      	mov	r0, r7
 80096b8:	f001 f9c2 	bl	800aa40 <__mcmp>
 80096bc:	2800      	cmp	r0, #0
 80096be:	db25      	blt.n	800970c <quorem+0xec>
 80096c0:	4629      	mov	r1, r5
 80096c2:	2000      	movs	r0, #0
 80096c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80096c8:	f8d1 c000 	ldr.w	ip, [r1]
 80096cc:	fa1f fe82 	uxth.w	lr, r2
 80096d0:	fa1f f38c 	uxth.w	r3, ip
 80096d4:	eba3 030e 	sub.w	r3, r3, lr
 80096d8:	4403      	add	r3, r0
 80096da:	0c12      	lsrs	r2, r2, #16
 80096dc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80096e0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096ea:	45c1      	cmp	r9, r8
 80096ec:	f841 3b04 	str.w	r3, [r1], #4
 80096f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80096f4:	d2e6      	bcs.n	80096c4 <quorem+0xa4>
 80096f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096fe:	b922      	cbnz	r2, 800970a <quorem+0xea>
 8009700:	3b04      	subs	r3, #4
 8009702:	429d      	cmp	r5, r3
 8009704:	461a      	mov	r2, r3
 8009706:	d30b      	bcc.n	8009720 <quorem+0x100>
 8009708:	613c      	str	r4, [r7, #16]
 800970a:	3601      	adds	r6, #1
 800970c:	4630      	mov	r0, r6
 800970e:	b003      	add	sp, #12
 8009710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009714:	6812      	ldr	r2, [r2, #0]
 8009716:	3b04      	subs	r3, #4
 8009718:	2a00      	cmp	r2, #0
 800971a:	d1cb      	bne.n	80096b4 <quorem+0x94>
 800971c:	3c01      	subs	r4, #1
 800971e:	e7c6      	b.n	80096ae <quorem+0x8e>
 8009720:	6812      	ldr	r2, [r2, #0]
 8009722:	3b04      	subs	r3, #4
 8009724:	2a00      	cmp	r2, #0
 8009726:	d1ef      	bne.n	8009708 <quorem+0xe8>
 8009728:	3c01      	subs	r4, #1
 800972a:	e7ea      	b.n	8009702 <quorem+0xe2>
 800972c:	2000      	movs	r0, #0
 800972e:	e7ee      	b.n	800970e <quorem+0xee>

08009730 <_dtoa_r>:
 8009730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	69c7      	ldr	r7, [r0, #28]
 8009736:	b099      	sub	sp, #100	@ 0x64
 8009738:	ed8d 0b02 	vstr	d0, [sp, #8]
 800973c:	ec55 4b10 	vmov	r4, r5, d0
 8009740:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009742:	9109      	str	r1, [sp, #36]	@ 0x24
 8009744:	4683      	mov	fp, r0
 8009746:	920e      	str	r2, [sp, #56]	@ 0x38
 8009748:	9313      	str	r3, [sp, #76]	@ 0x4c
 800974a:	b97f      	cbnz	r7, 800976c <_dtoa_r+0x3c>
 800974c:	2010      	movs	r0, #16
 800974e:	f000 fdfd 	bl	800a34c <malloc>
 8009752:	4602      	mov	r2, r0
 8009754:	f8cb 001c 	str.w	r0, [fp, #28]
 8009758:	b920      	cbnz	r0, 8009764 <_dtoa_r+0x34>
 800975a:	4ba7      	ldr	r3, [pc, #668]	@ (80099f8 <_dtoa_r+0x2c8>)
 800975c:	21ef      	movs	r1, #239	@ 0xef
 800975e:	48a7      	ldr	r0, [pc, #668]	@ (80099fc <_dtoa_r+0x2cc>)
 8009760:	f002 fc2a 	bl	800bfb8 <__assert_func>
 8009764:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009768:	6007      	str	r7, [r0, #0]
 800976a:	60c7      	str	r7, [r0, #12]
 800976c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009770:	6819      	ldr	r1, [r3, #0]
 8009772:	b159      	cbz	r1, 800978c <_dtoa_r+0x5c>
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	604a      	str	r2, [r1, #4]
 8009778:	2301      	movs	r3, #1
 800977a:	4093      	lsls	r3, r2
 800977c:	608b      	str	r3, [r1, #8]
 800977e:	4658      	mov	r0, fp
 8009780:	f000 feda 	bl	800a538 <_Bfree>
 8009784:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009788:	2200      	movs	r2, #0
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	1e2b      	subs	r3, r5, #0
 800978e:	bfb9      	ittee	lt
 8009790:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009794:	9303      	strlt	r3, [sp, #12]
 8009796:	2300      	movge	r3, #0
 8009798:	6033      	strge	r3, [r6, #0]
 800979a:	9f03      	ldr	r7, [sp, #12]
 800979c:	4b98      	ldr	r3, [pc, #608]	@ (8009a00 <_dtoa_r+0x2d0>)
 800979e:	bfbc      	itt	lt
 80097a0:	2201      	movlt	r2, #1
 80097a2:	6032      	strlt	r2, [r6, #0]
 80097a4:	43bb      	bics	r3, r7
 80097a6:	d112      	bne.n	80097ce <_dtoa_r+0x9e>
 80097a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80097ae:	6013      	str	r3, [r2, #0]
 80097b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097b4:	4323      	orrs	r3, r4
 80097b6:	f000 854d 	beq.w	800a254 <_dtoa_r+0xb24>
 80097ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009a14 <_dtoa_r+0x2e4>
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 854f 	beq.w	800a264 <_dtoa_r+0xb34>
 80097c6:	f10a 0303 	add.w	r3, sl, #3
 80097ca:	f000 bd49 	b.w	800a260 <_dtoa_r+0xb30>
 80097ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097d2:	2200      	movs	r2, #0
 80097d4:	ec51 0b17 	vmov	r0, r1, d7
 80097d8:	2300      	movs	r3, #0
 80097da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80097de:	f7f7 f98b 	bl	8000af8 <__aeabi_dcmpeq>
 80097e2:	4680      	mov	r8, r0
 80097e4:	b158      	cbz	r0, 80097fe <_dtoa_r+0xce>
 80097e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097e8:	2301      	movs	r3, #1
 80097ea:	6013      	str	r3, [r2, #0]
 80097ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097ee:	b113      	cbz	r3, 80097f6 <_dtoa_r+0xc6>
 80097f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80097f2:	4b84      	ldr	r3, [pc, #528]	@ (8009a04 <_dtoa_r+0x2d4>)
 80097f4:	6013      	str	r3, [r2, #0]
 80097f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009a18 <_dtoa_r+0x2e8>
 80097fa:	f000 bd33 	b.w	800a264 <_dtoa_r+0xb34>
 80097fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009802:	aa16      	add	r2, sp, #88	@ 0x58
 8009804:	a917      	add	r1, sp, #92	@ 0x5c
 8009806:	4658      	mov	r0, fp
 8009808:	f001 fa3a 	bl	800ac80 <__d2b>
 800980c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009810:	4681      	mov	r9, r0
 8009812:	2e00      	cmp	r6, #0
 8009814:	d077      	beq.n	8009906 <_dtoa_r+0x1d6>
 8009816:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009818:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800981c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009824:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009828:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800982c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009830:	4619      	mov	r1, r3
 8009832:	2200      	movs	r2, #0
 8009834:	4b74      	ldr	r3, [pc, #464]	@ (8009a08 <_dtoa_r+0x2d8>)
 8009836:	f7f6 fd3f 	bl	80002b8 <__aeabi_dsub>
 800983a:	a369      	add	r3, pc, #420	@ (adr r3, 80099e0 <_dtoa_r+0x2b0>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f7f6 fef2 	bl	8000628 <__aeabi_dmul>
 8009844:	a368      	add	r3, pc, #416	@ (adr r3, 80099e8 <_dtoa_r+0x2b8>)
 8009846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984a:	f7f6 fd37 	bl	80002bc <__adddf3>
 800984e:	4604      	mov	r4, r0
 8009850:	4630      	mov	r0, r6
 8009852:	460d      	mov	r5, r1
 8009854:	f7f6 fe7e 	bl	8000554 <__aeabi_i2d>
 8009858:	a365      	add	r3, pc, #404	@ (adr r3, 80099f0 <_dtoa_r+0x2c0>)
 800985a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985e:	f7f6 fee3 	bl	8000628 <__aeabi_dmul>
 8009862:	4602      	mov	r2, r0
 8009864:	460b      	mov	r3, r1
 8009866:	4620      	mov	r0, r4
 8009868:	4629      	mov	r1, r5
 800986a:	f7f6 fd27 	bl	80002bc <__adddf3>
 800986e:	4604      	mov	r4, r0
 8009870:	460d      	mov	r5, r1
 8009872:	f7f7 f989 	bl	8000b88 <__aeabi_d2iz>
 8009876:	2200      	movs	r2, #0
 8009878:	4607      	mov	r7, r0
 800987a:	2300      	movs	r3, #0
 800987c:	4620      	mov	r0, r4
 800987e:	4629      	mov	r1, r5
 8009880:	f7f7 f944 	bl	8000b0c <__aeabi_dcmplt>
 8009884:	b140      	cbz	r0, 8009898 <_dtoa_r+0x168>
 8009886:	4638      	mov	r0, r7
 8009888:	f7f6 fe64 	bl	8000554 <__aeabi_i2d>
 800988c:	4622      	mov	r2, r4
 800988e:	462b      	mov	r3, r5
 8009890:	f7f7 f932 	bl	8000af8 <__aeabi_dcmpeq>
 8009894:	b900      	cbnz	r0, 8009898 <_dtoa_r+0x168>
 8009896:	3f01      	subs	r7, #1
 8009898:	2f16      	cmp	r7, #22
 800989a:	d851      	bhi.n	8009940 <_dtoa_r+0x210>
 800989c:	4b5b      	ldr	r3, [pc, #364]	@ (8009a0c <_dtoa_r+0x2dc>)
 800989e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80098a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098aa:	f7f7 f92f 	bl	8000b0c <__aeabi_dcmplt>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d048      	beq.n	8009944 <_dtoa_r+0x214>
 80098b2:	3f01      	subs	r7, #1
 80098b4:	2300      	movs	r3, #0
 80098b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80098b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80098ba:	1b9b      	subs	r3, r3, r6
 80098bc:	1e5a      	subs	r2, r3, #1
 80098be:	bf44      	itt	mi
 80098c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80098c4:	2300      	movmi	r3, #0
 80098c6:	9208      	str	r2, [sp, #32]
 80098c8:	bf54      	ite	pl
 80098ca:	f04f 0800 	movpl.w	r8, #0
 80098ce:	9308      	strmi	r3, [sp, #32]
 80098d0:	2f00      	cmp	r7, #0
 80098d2:	db39      	blt.n	8009948 <_dtoa_r+0x218>
 80098d4:	9b08      	ldr	r3, [sp, #32]
 80098d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80098d8:	443b      	add	r3, r7
 80098da:	9308      	str	r3, [sp, #32]
 80098dc:	2300      	movs	r3, #0
 80098de:	930a      	str	r3, [sp, #40]	@ 0x28
 80098e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e2:	2b09      	cmp	r3, #9
 80098e4:	d864      	bhi.n	80099b0 <_dtoa_r+0x280>
 80098e6:	2b05      	cmp	r3, #5
 80098e8:	bfc4      	itt	gt
 80098ea:	3b04      	subgt	r3, #4
 80098ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80098ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f0:	f1a3 0302 	sub.w	r3, r3, #2
 80098f4:	bfcc      	ite	gt
 80098f6:	2400      	movgt	r4, #0
 80098f8:	2401      	movle	r4, #1
 80098fa:	2b03      	cmp	r3, #3
 80098fc:	d863      	bhi.n	80099c6 <_dtoa_r+0x296>
 80098fe:	e8df f003 	tbb	[pc, r3]
 8009902:	372a      	.short	0x372a
 8009904:	5535      	.short	0x5535
 8009906:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800990a:	441e      	add	r6, r3
 800990c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009910:	2b20      	cmp	r3, #32
 8009912:	bfc1      	itttt	gt
 8009914:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009918:	409f      	lslgt	r7, r3
 800991a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800991e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009922:	bfd6      	itet	le
 8009924:	f1c3 0320 	rsble	r3, r3, #32
 8009928:	ea47 0003 	orrgt.w	r0, r7, r3
 800992c:	fa04 f003 	lslle.w	r0, r4, r3
 8009930:	f7f6 fe00 	bl	8000534 <__aeabi_ui2d>
 8009934:	2201      	movs	r2, #1
 8009936:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800993a:	3e01      	subs	r6, #1
 800993c:	9214      	str	r2, [sp, #80]	@ 0x50
 800993e:	e777      	b.n	8009830 <_dtoa_r+0x100>
 8009940:	2301      	movs	r3, #1
 8009942:	e7b8      	b.n	80098b6 <_dtoa_r+0x186>
 8009944:	9012      	str	r0, [sp, #72]	@ 0x48
 8009946:	e7b7      	b.n	80098b8 <_dtoa_r+0x188>
 8009948:	427b      	negs	r3, r7
 800994a:	930a      	str	r3, [sp, #40]	@ 0x28
 800994c:	2300      	movs	r3, #0
 800994e:	eba8 0807 	sub.w	r8, r8, r7
 8009952:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009954:	e7c4      	b.n	80098e0 <_dtoa_r+0x1b0>
 8009956:	2300      	movs	r3, #0
 8009958:	930b      	str	r3, [sp, #44]	@ 0x2c
 800995a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800995c:	2b00      	cmp	r3, #0
 800995e:	dc35      	bgt.n	80099cc <_dtoa_r+0x29c>
 8009960:	2301      	movs	r3, #1
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	9307      	str	r3, [sp, #28]
 8009966:	461a      	mov	r2, r3
 8009968:	920e      	str	r2, [sp, #56]	@ 0x38
 800996a:	e00b      	b.n	8009984 <_dtoa_r+0x254>
 800996c:	2301      	movs	r3, #1
 800996e:	e7f3      	b.n	8009958 <_dtoa_r+0x228>
 8009970:	2300      	movs	r3, #0
 8009972:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009976:	18fb      	adds	r3, r7, r3
 8009978:	9300      	str	r3, [sp, #0]
 800997a:	3301      	adds	r3, #1
 800997c:	2b01      	cmp	r3, #1
 800997e:	9307      	str	r3, [sp, #28]
 8009980:	bfb8      	it	lt
 8009982:	2301      	movlt	r3, #1
 8009984:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009988:	2100      	movs	r1, #0
 800998a:	2204      	movs	r2, #4
 800998c:	f102 0514 	add.w	r5, r2, #20
 8009990:	429d      	cmp	r5, r3
 8009992:	d91f      	bls.n	80099d4 <_dtoa_r+0x2a4>
 8009994:	6041      	str	r1, [r0, #4]
 8009996:	4658      	mov	r0, fp
 8009998:	f000 fd8e 	bl	800a4b8 <_Balloc>
 800999c:	4682      	mov	sl, r0
 800999e:	2800      	cmp	r0, #0
 80099a0:	d13c      	bne.n	8009a1c <_dtoa_r+0x2ec>
 80099a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009a10 <_dtoa_r+0x2e0>)
 80099a4:	4602      	mov	r2, r0
 80099a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80099aa:	e6d8      	b.n	800975e <_dtoa_r+0x2e>
 80099ac:	2301      	movs	r3, #1
 80099ae:	e7e0      	b.n	8009972 <_dtoa_r+0x242>
 80099b0:	2401      	movs	r4, #1
 80099b2:	2300      	movs	r3, #0
 80099b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80099b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80099b8:	f04f 33ff 	mov.w	r3, #4294967295
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	9307      	str	r3, [sp, #28]
 80099c0:	2200      	movs	r2, #0
 80099c2:	2312      	movs	r3, #18
 80099c4:	e7d0      	b.n	8009968 <_dtoa_r+0x238>
 80099c6:	2301      	movs	r3, #1
 80099c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099ca:	e7f5      	b.n	80099b8 <_dtoa_r+0x288>
 80099cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	9307      	str	r3, [sp, #28]
 80099d2:	e7d7      	b.n	8009984 <_dtoa_r+0x254>
 80099d4:	3101      	adds	r1, #1
 80099d6:	0052      	lsls	r2, r2, #1
 80099d8:	e7d8      	b.n	800998c <_dtoa_r+0x25c>
 80099da:	bf00      	nop
 80099dc:	f3af 8000 	nop.w
 80099e0:	636f4361 	.word	0x636f4361
 80099e4:	3fd287a7 	.word	0x3fd287a7
 80099e8:	8b60c8b3 	.word	0x8b60c8b3
 80099ec:	3fc68a28 	.word	0x3fc68a28
 80099f0:	509f79fb 	.word	0x509f79fb
 80099f4:	3fd34413 	.word	0x3fd34413
 80099f8:	0800ce92 	.word	0x0800ce92
 80099fc:	0800cea9 	.word	0x0800cea9
 8009a00:	7ff00000 	.word	0x7ff00000
 8009a04:	0800ce5d 	.word	0x0800ce5d
 8009a08:	3ff80000 	.word	0x3ff80000
 8009a0c:	0800cfa0 	.word	0x0800cfa0
 8009a10:	0800cf01 	.word	0x0800cf01
 8009a14:	0800ce8e 	.word	0x0800ce8e
 8009a18:	0800ce5c 	.word	0x0800ce5c
 8009a1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a20:	6018      	str	r0, [r3, #0]
 8009a22:	9b07      	ldr	r3, [sp, #28]
 8009a24:	2b0e      	cmp	r3, #14
 8009a26:	f200 80a4 	bhi.w	8009b72 <_dtoa_r+0x442>
 8009a2a:	2c00      	cmp	r4, #0
 8009a2c:	f000 80a1 	beq.w	8009b72 <_dtoa_r+0x442>
 8009a30:	2f00      	cmp	r7, #0
 8009a32:	dd33      	ble.n	8009a9c <_dtoa_r+0x36c>
 8009a34:	4bad      	ldr	r3, [pc, #692]	@ (8009cec <_dtoa_r+0x5bc>)
 8009a36:	f007 020f 	and.w	r2, r7, #15
 8009a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a3e:	ed93 7b00 	vldr	d7, [r3]
 8009a42:	05f8      	lsls	r0, r7, #23
 8009a44:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009a4c:	d516      	bpl.n	8009a7c <_dtoa_r+0x34c>
 8009a4e:	4ba8      	ldr	r3, [pc, #672]	@ (8009cf0 <_dtoa_r+0x5c0>)
 8009a50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a58:	f7f6 ff10 	bl	800087c <__aeabi_ddiv>
 8009a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a60:	f004 040f 	and.w	r4, r4, #15
 8009a64:	2603      	movs	r6, #3
 8009a66:	4da2      	ldr	r5, [pc, #648]	@ (8009cf0 <_dtoa_r+0x5c0>)
 8009a68:	b954      	cbnz	r4, 8009a80 <_dtoa_r+0x350>
 8009a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a72:	f7f6 ff03 	bl	800087c <__aeabi_ddiv>
 8009a76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a7a:	e028      	b.n	8009ace <_dtoa_r+0x39e>
 8009a7c:	2602      	movs	r6, #2
 8009a7e:	e7f2      	b.n	8009a66 <_dtoa_r+0x336>
 8009a80:	07e1      	lsls	r1, r4, #31
 8009a82:	d508      	bpl.n	8009a96 <_dtoa_r+0x366>
 8009a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a8c:	f7f6 fdcc 	bl	8000628 <__aeabi_dmul>
 8009a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a94:	3601      	adds	r6, #1
 8009a96:	1064      	asrs	r4, r4, #1
 8009a98:	3508      	adds	r5, #8
 8009a9a:	e7e5      	b.n	8009a68 <_dtoa_r+0x338>
 8009a9c:	f000 80d2 	beq.w	8009c44 <_dtoa_r+0x514>
 8009aa0:	427c      	negs	r4, r7
 8009aa2:	4b92      	ldr	r3, [pc, #584]	@ (8009cec <_dtoa_r+0x5bc>)
 8009aa4:	4d92      	ldr	r5, [pc, #584]	@ (8009cf0 <_dtoa_r+0x5c0>)
 8009aa6:	f004 020f 	and.w	r2, r4, #15
 8009aaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ab6:	f7f6 fdb7 	bl	8000628 <__aeabi_dmul>
 8009aba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009abe:	1124      	asrs	r4, r4, #4
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	2602      	movs	r6, #2
 8009ac4:	2c00      	cmp	r4, #0
 8009ac6:	f040 80b2 	bne.w	8009c2e <_dtoa_r+0x4fe>
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1d3      	bne.n	8009a76 <_dtoa_r+0x346>
 8009ace:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009ad0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	f000 80b7 	beq.w	8009c48 <_dtoa_r+0x518>
 8009ada:	4b86      	ldr	r3, [pc, #536]	@ (8009cf4 <_dtoa_r+0x5c4>)
 8009adc:	2200      	movs	r2, #0
 8009ade:	4620      	mov	r0, r4
 8009ae0:	4629      	mov	r1, r5
 8009ae2:	f7f7 f813 	bl	8000b0c <__aeabi_dcmplt>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	f000 80ae 	beq.w	8009c48 <_dtoa_r+0x518>
 8009aec:	9b07      	ldr	r3, [sp, #28]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	f000 80aa 	beq.w	8009c48 <_dtoa_r+0x518>
 8009af4:	9b00      	ldr	r3, [sp, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	dd37      	ble.n	8009b6a <_dtoa_r+0x43a>
 8009afa:	1e7b      	subs	r3, r7, #1
 8009afc:	9304      	str	r3, [sp, #16]
 8009afe:	4620      	mov	r0, r4
 8009b00:	4b7d      	ldr	r3, [pc, #500]	@ (8009cf8 <_dtoa_r+0x5c8>)
 8009b02:	2200      	movs	r2, #0
 8009b04:	4629      	mov	r1, r5
 8009b06:	f7f6 fd8f 	bl	8000628 <__aeabi_dmul>
 8009b0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b0e:	9c00      	ldr	r4, [sp, #0]
 8009b10:	3601      	adds	r6, #1
 8009b12:	4630      	mov	r0, r6
 8009b14:	f7f6 fd1e 	bl	8000554 <__aeabi_i2d>
 8009b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b1c:	f7f6 fd84 	bl	8000628 <__aeabi_dmul>
 8009b20:	4b76      	ldr	r3, [pc, #472]	@ (8009cfc <_dtoa_r+0x5cc>)
 8009b22:	2200      	movs	r2, #0
 8009b24:	f7f6 fbca 	bl	80002bc <__adddf3>
 8009b28:	4605      	mov	r5, r0
 8009b2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009b2e:	2c00      	cmp	r4, #0
 8009b30:	f040 808d 	bne.w	8009c4e <_dtoa_r+0x51e>
 8009b34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b38:	4b71      	ldr	r3, [pc, #452]	@ (8009d00 <_dtoa_r+0x5d0>)
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f7f6 fbbc 	bl	80002b8 <__aeabi_dsub>
 8009b40:	4602      	mov	r2, r0
 8009b42:	460b      	mov	r3, r1
 8009b44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b48:	462a      	mov	r2, r5
 8009b4a:	4633      	mov	r3, r6
 8009b4c:	f7f6 fffc 	bl	8000b48 <__aeabi_dcmpgt>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	f040 828b 	bne.w	800a06c <_dtoa_r+0x93c>
 8009b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b5a:	462a      	mov	r2, r5
 8009b5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009b60:	f7f6 ffd4 	bl	8000b0c <__aeabi_dcmplt>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	f040 8128 	bne.w	8009dba <_dtoa_r+0x68a>
 8009b6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009b6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009b72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	f2c0 815a 	blt.w	8009e2e <_dtoa_r+0x6fe>
 8009b7a:	2f0e      	cmp	r7, #14
 8009b7c:	f300 8157 	bgt.w	8009e2e <_dtoa_r+0x6fe>
 8009b80:	4b5a      	ldr	r3, [pc, #360]	@ (8009cec <_dtoa_r+0x5bc>)
 8009b82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b86:	ed93 7b00 	vldr	d7, [r3]
 8009b8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	ed8d 7b00 	vstr	d7, [sp]
 8009b92:	da03      	bge.n	8009b9c <_dtoa_r+0x46c>
 8009b94:	9b07      	ldr	r3, [sp, #28]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	f340 8101 	ble.w	8009d9e <_dtoa_r+0x66e>
 8009b9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009ba0:	4656      	mov	r6, sl
 8009ba2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	4629      	mov	r1, r5
 8009baa:	f7f6 fe67 	bl	800087c <__aeabi_ddiv>
 8009bae:	f7f6 ffeb 	bl	8000b88 <__aeabi_d2iz>
 8009bb2:	4680      	mov	r8, r0
 8009bb4:	f7f6 fcce 	bl	8000554 <__aeabi_i2d>
 8009bb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bbc:	f7f6 fd34 	bl	8000628 <__aeabi_dmul>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	4629      	mov	r1, r5
 8009bc8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009bcc:	f7f6 fb74 	bl	80002b8 <__aeabi_dsub>
 8009bd0:	f806 4b01 	strb.w	r4, [r6], #1
 8009bd4:	9d07      	ldr	r5, [sp, #28]
 8009bd6:	eba6 040a 	sub.w	r4, r6, sl
 8009bda:	42a5      	cmp	r5, r4
 8009bdc:	4602      	mov	r2, r0
 8009bde:	460b      	mov	r3, r1
 8009be0:	f040 8117 	bne.w	8009e12 <_dtoa_r+0x6e2>
 8009be4:	f7f6 fb6a 	bl	80002bc <__adddf3>
 8009be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bec:	4604      	mov	r4, r0
 8009bee:	460d      	mov	r5, r1
 8009bf0:	f7f6 ffaa 	bl	8000b48 <__aeabi_dcmpgt>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	f040 80f9 	bne.w	8009dec <_dtoa_r+0x6bc>
 8009bfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bfe:	4620      	mov	r0, r4
 8009c00:	4629      	mov	r1, r5
 8009c02:	f7f6 ff79 	bl	8000af8 <__aeabi_dcmpeq>
 8009c06:	b118      	cbz	r0, 8009c10 <_dtoa_r+0x4e0>
 8009c08:	f018 0f01 	tst.w	r8, #1
 8009c0c:	f040 80ee 	bne.w	8009dec <_dtoa_r+0x6bc>
 8009c10:	4649      	mov	r1, r9
 8009c12:	4658      	mov	r0, fp
 8009c14:	f000 fc90 	bl	800a538 <_Bfree>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	7033      	strb	r3, [r6, #0]
 8009c1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c1e:	3701      	adds	r7, #1
 8009c20:	601f      	str	r7, [r3, #0]
 8009c22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f000 831d 	beq.w	800a264 <_dtoa_r+0xb34>
 8009c2a:	601e      	str	r6, [r3, #0]
 8009c2c:	e31a      	b.n	800a264 <_dtoa_r+0xb34>
 8009c2e:	07e2      	lsls	r2, r4, #31
 8009c30:	d505      	bpl.n	8009c3e <_dtoa_r+0x50e>
 8009c32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c36:	f7f6 fcf7 	bl	8000628 <__aeabi_dmul>
 8009c3a:	3601      	adds	r6, #1
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	1064      	asrs	r4, r4, #1
 8009c40:	3508      	adds	r5, #8
 8009c42:	e73f      	b.n	8009ac4 <_dtoa_r+0x394>
 8009c44:	2602      	movs	r6, #2
 8009c46:	e742      	b.n	8009ace <_dtoa_r+0x39e>
 8009c48:	9c07      	ldr	r4, [sp, #28]
 8009c4a:	9704      	str	r7, [sp, #16]
 8009c4c:	e761      	b.n	8009b12 <_dtoa_r+0x3e2>
 8009c4e:	4b27      	ldr	r3, [pc, #156]	@ (8009cec <_dtoa_r+0x5bc>)
 8009c50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c5a:	4454      	add	r4, sl
 8009c5c:	2900      	cmp	r1, #0
 8009c5e:	d053      	beq.n	8009d08 <_dtoa_r+0x5d8>
 8009c60:	4928      	ldr	r1, [pc, #160]	@ (8009d04 <_dtoa_r+0x5d4>)
 8009c62:	2000      	movs	r0, #0
 8009c64:	f7f6 fe0a 	bl	800087c <__aeabi_ddiv>
 8009c68:	4633      	mov	r3, r6
 8009c6a:	462a      	mov	r2, r5
 8009c6c:	f7f6 fb24 	bl	80002b8 <__aeabi_dsub>
 8009c70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009c74:	4656      	mov	r6, sl
 8009c76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c7a:	f7f6 ff85 	bl	8000b88 <__aeabi_d2iz>
 8009c7e:	4605      	mov	r5, r0
 8009c80:	f7f6 fc68 	bl	8000554 <__aeabi_i2d>
 8009c84:	4602      	mov	r2, r0
 8009c86:	460b      	mov	r3, r1
 8009c88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c8c:	f7f6 fb14 	bl	80002b8 <__aeabi_dsub>
 8009c90:	3530      	adds	r5, #48	@ 0x30
 8009c92:	4602      	mov	r2, r0
 8009c94:	460b      	mov	r3, r1
 8009c96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c9a:	f806 5b01 	strb.w	r5, [r6], #1
 8009c9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009ca2:	f7f6 ff33 	bl	8000b0c <__aeabi_dcmplt>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	d171      	bne.n	8009d8e <_dtoa_r+0x65e>
 8009caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cae:	4911      	ldr	r1, [pc, #68]	@ (8009cf4 <_dtoa_r+0x5c4>)
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	f7f6 fb01 	bl	80002b8 <__aeabi_dsub>
 8009cb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009cba:	f7f6 ff27 	bl	8000b0c <__aeabi_dcmplt>
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	f040 8095 	bne.w	8009dee <_dtoa_r+0x6be>
 8009cc4:	42a6      	cmp	r6, r4
 8009cc6:	f43f af50 	beq.w	8009b6a <_dtoa_r+0x43a>
 8009cca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009cce:	4b0a      	ldr	r3, [pc, #40]	@ (8009cf8 <_dtoa_r+0x5c8>)
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f7f6 fca9 	bl	8000628 <__aeabi_dmul>
 8009cd6:	4b08      	ldr	r3, [pc, #32]	@ (8009cf8 <_dtoa_r+0x5c8>)
 8009cd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009cdc:	2200      	movs	r2, #0
 8009cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ce2:	f7f6 fca1 	bl	8000628 <__aeabi_dmul>
 8009ce6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cea:	e7c4      	b.n	8009c76 <_dtoa_r+0x546>
 8009cec:	0800cfa0 	.word	0x0800cfa0
 8009cf0:	0800cf78 	.word	0x0800cf78
 8009cf4:	3ff00000 	.word	0x3ff00000
 8009cf8:	40240000 	.word	0x40240000
 8009cfc:	401c0000 	.word	0x401c0000
 8009d00:	40140000 	.word	0x40140000
 8009d04:	3fe00000 	.word	0x3fe00000
 8009d08:	4631      	mov	r1, r6
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f7f6 fc8c 	bl	8000628 <__aeabi_dmul>
 8009d10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009d14:	9415      	str	r4, [sp, #84]	@ 0x54
 8009d16:	4656      	mov	r6, sl
 8009d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d1c:	f7f6 ff34 	bl	8000b88 <__aeabi_d2iz>
 8009d20:	4605      	mov	r5, r0
 8009d22:	f7f6 fc17 	bl	8000554 <__aeabi_i2d>
 8009d26:	4602      	mov	r2, r0
 8009d28:	460b      	mov	r3, r1
 8009d2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d2e:	f7f6 fac3 	bl	80002b8 <__aeabi_dsub>
 8009d32:	3530      	adds	r5, #48	@ 0x30
 8009d34:	f806 5b01 	strb.w	r5, [r6], #1
 8009d38:	4602      	mov	r2, r0
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	42a6      	cmp	r6, r4
 8009d3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d42:	f04f 0200 	mov.w	r2, #0
 8009d46:	d124      	bne.n	8009d92 <_dtoa_r+0x662>
 8009d48:	4bac      	ldr	r3, [pc, #688]	@ (8009ffc <_dtoa_r+0x8cc>)
 8009d4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009d4e:	f7f6 fab5 	bl	80002bc <__adddf3>
 8009d52:	4602      	mov	r2, r0
 8009d54:	460b      	mov	r3, r1
 8009d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d5a:	f7f6 fef5 	bl	8000b48 <__aeabi_dcmpgt>
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d145      	bne.n	8009dee <_dtoa_r+0x6be>
 8009d62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009d66:	49a5      	ldr	r1, [pc, #660]	@ (8009ffc <_dtoa_r+0x8cc>)
 8009d68:	2000      	movs	r0, #0
 8009d6a:	f7f6 faa5 	bl	80002b8 <__aeabi_dsub>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	460b      	mov	r3, r1
 8009d72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d76:	f7f6 fec9 	bl	8000b0c <__aeabi_dcmplt>
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	f43f aef5 	beq.w	8009b6a <_dtoa_r+0x43a>
 8009d80:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009d82:	1e73      	subs	r3, r6, #1
 8009d84:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d86:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d8a:	2b30      	cmp	r3, #48	@ 0x30
 8009d8c:	d0f8      	beq.n	8009d80 <_dtoa_r+0x650>
 8009d8e:	9f04      	ldr	r7, [sp, #16]
 8009d90:	e73e      	b.n	8009c10 <_dtoa_r+0x4e0>
 8009d92:	4b9b      	ldr	r3, [pc, #620]	@ (800a000 <_dtoa_r+0x8d0>)
 8009d94:	f7f6 fc48 	bl	8000628 <__aeabi_dmul>
 8009d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d9c:	e7bc      	b.n	8009d18 <_dtoa_r+0x5e8>
 8009d9e:	d10c      	bne.n	8009dba <_dtoa_r+0x68a>
 8009da0:	4b98      	ldr	r3, [pc, #608]	@ (800a004 <_dtoa_r+0x8d4>)
 8009da2:	2200      	movs	r2, #0
 8009da4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009da8:	f7f6 fc3e 	bl	8000628 <__aeabi_dmul>
 8009dac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009db0:	f7f6 fec0 	bl	8000b34 <__aeabi_dcmpge>
 8009db4:	2800      	cmp	r0, #0
 8009db6:	f000 8157 	beq.w	800a068 <_dtoa_r+0x938>
 8009dba:	2400      	movs	r4, #0
 8009dbc:	4625      	mov	r5, r4
 8009dbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dc0:	43db      	mvns	r3, r3
 8009dc2:	9304      	str	r3, [sp, #16]
 8009dc4:	4656      	mov	r6, sl
 8009dc6:	2700      	movs	r7, #0
 8009dc8:	4621      	mov	r1, r4
 8009dca:	4658      	mov	r0, fp
 8009dcc:	f000 fbb4 	bl	800a538 <_Bfree>
 8009dd0:	2d00      	cmp	r5, #0
 8009dd2:	d0dc      	beq.n	8009d8e <_dtoa_r+0x65e>
 8009dd4:	b12f      	cbz	r7, 8009de2 <_dtoa_r+0x6b2>
 8009dd6:	42af      	cmp	r7, r5
 8009dd8:	d003      	beq.n	8009de2 <_dtoa_r+0x6b2>
 8009dda:	4639      	mov	r1, r7
 8009ddc:	4658      	mov	r0, fp
 8009dde:	f000 fbab 	bl	800a538 <_Bfree>
 8009de2:	4629      	mov	r1, r5
 8009de4:	4658      	mov	r0, fp
 8009de6:	f000 fba7 	bl	800a538 <_Bfree>
 8009dea:	e7d0      	b.n	8009d8e <_dtoa_r+0x65e>
 8009dec:	9704      	str	r7, [sp, #16]
 8009dee:	4633      	mov	r3, r6
 8009df0:	461e      	mov	r6, r3
 8009df2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009df6:	2a39      	cmp	r2, #57	@ 0x39
 8009df8:	d107      	bne.n	8009e0a <_dtoa_r+0x6da>
 8009dfa:	459a      	cmp	sl, r3
 8009dfc:	d1f8      	bne.n	8009df0 <_dtoa_r+0x6c0>
 8009dfe:	9a04      	ldr	r2, [sp, #16]
 8009e00:	3201      	adds	r2, #1
 8009e02:	9204      	str	r2, [sp, #16]
 8009e04:	2230      	movs	r2, #48	@ 0x30
 8009e06:	f88a 2000 	strb.w	r2, [sl]
 8009e0a:	781a      	ldrb	r2, [r3, #0]
 8009e0c:	3201      	adds	r2, #1
 8009e0e:	701a      	strb	r2, [r3, #0]
 8009e10:	e7bd      	b.n	8009d8e <_dtoa_r+0x65e>
 8009e12:	4b7b      	ldr	r3, [pc, #492]	@ (800a000 <_dtoa_r+0x8d0>)
 8009e14:	2200      	movs	r2, #0
 8009e16:	f7f6 fc07 	bl	8000628 <__aeabi_dmul>
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4604      	mov	r4, r0
 8009e20:	460d      	mov	r5, r1
 8009e22:	f7f6 fe69 	bl	8000af8 <__aeabi_dcmpeq>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	f43f aebb 	beq.w	8009ba2 <_dtoa_r+0x472>
 8009e2c:	e6f0      	b.n	8009c10 <_dtoa_r+0x4e0>
 8009e2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009e30:	2a00      	cmp	r2, #0
 8009e32:	f000 80db 	beq.w	8009fec <_dtoa_r+0x8bc>
 8009e36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e38:	2a01      	cmp	r2, #1
 8009e3a:	f300 80bf 	bgt.w	8009fbc <_dtoa_r+0x88c>
 8009e3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009e40:	2a00      	cmp	r2, #0
 8009e42:	f000 80b7 	beq.w	8009fb4 <_dtoa_r+0x884>
 8009e46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009e4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e4c:	4646      	mov	r6, r8
 8009e4e:	9a08      	ldr	r2, [sp, #32]
 8009e50:	2101      	movs	r1, #1
 8009e52:	441a      	add	r2, r3
 8009e54:	4658      	mov	r0, fp
 8009e56:	4498      	add	r8, r3
 8009e58:	9208      	str	r2, [sp, #32]
 8009e5a:	f000 fc6b 	bl	800a734 <__i2b>
 8009e5e:	4605      	mov	r5, r0
 8009e60:	b15e      	cbz	r6, 8009e7a <_dtoa_r+0x74a>
 8009e62:	9b08      	ldr	r3, [sp, #32]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	dd08      	ble.n	8009e7a <_dtoa_r+0x74a>
 8009e68:	42b3      	cmp	r3, r6
 8009e6a:	9a08      	ldr	r2, [sp, #32]
 8009e6c:	bfa8      	it	ge
 8009e6e:	4633      	movge	r3, r6
 8009e70:	eba8 0803 	sub.w	r8, r8, r3
 8009e74:	1af6      	subs	r6, r6, r3
 8009e76:	1ad3      	subs	r3, r2, r3
 8009e78:	9308      	str	r3, [sp, #32]
 8009e7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e7c:	b1f3      	cbz	r3, 8009ebc <_dtoa_r+0x78c>
 8009e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 80b7 	beq.w	8009ff4 <_dtoa_r+0x8c4>
 8009e86:	b18c      	cbz	r4, 8009eac <_dtoa_r+0x77c>
 8009e88:	4629      	mov	r1, r5
 8009e8a:	4622      	mov	r2, r4
 8009e8c:	4658      	mov	r0, fp
 8009e8e:	f000 fd11 	bl	800a8b4 <__pow5mult>
 8009e92:	464a      	mov	r2, r9
 8009e94:	4601      	mov	r1, r0
 8009e96:	4605      	mov	r5, r0
 8009e98:	4658      	mov	r0, fp
 8009e9a:	f000 fc61 	bl	800a760 <__multiply>
 8009e9e:	4649      	mov	r1, r9
 8009ea0:	9004      	str	r0, [sp, #16]
 8009ea2:	4658      	mov	r0, fp
 8009ea4:	f000 fb48 	bl	800a538 <_Bfree>
 8009ea8:	9b04      	ldr	r3, [sp, #16]
 8009eaa:	4699      	mov	r9, r3
 8009eac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eae:	1b1a      	subs	r2, r3, r4
 8009eb0:	d004      	beq.n	8009ebc <_dtoa_r+0x78c>
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	4658      	mov	r0, fp
 8009eb6:	f000 fcfd 	bl	800a8b4 <__pow5mult>
 8009eba:	4681      	mov	r9, r0
 8009ebc:	2101      	movs	r1, #1
 8009ebe:	4658      	mov	r0, fp
 8009ec0:	f000 fc38 	bl	800a734 <__i2b>
 8009ec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	f000 81cf 	beq.w	800a26c <_dtoa_r+0xb3c>
 8009ece:	461a      	mov	r2, r3
 8009ed0:	4601      	mov	r1, r0
 8009ed2:	4658      	mov	r0, fp
 8009ed4:	f000 fcee 	bl	800a8b4 <__pow5mult>
 8009ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	4604      	mov	r4, r0
 8009ede:	f300 8095 	bgt.w	800a00c <_dtoa_r+0x8dc>
 8009ee2:	9b02      	ldr	r3, [sp, #8]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	f040 8087 	bne.w	8009ff8 <_dtoa_r+0x8c8>
 8009eea:	9b03      	ldr	r3, [sp, #12]
 8009eec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f040 8089 	bne.w	800a008 <_dtoa_r+0x8d8>
 8009ef6:	9b03      	ldr	r3, [sp, #12]
 8009ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009efc:	0d1b      	lsrs	r3, r3, #20
 8009efe:	051b      	lsls	r3, r3, #20
 8009f00:	b12b      	cbz	r3, 8009f0e <_dtoa_r+0x7de>
 8009f02:	9b08      	ldr	r3, [sp, #32]
 8009f04:	3301      	adds	r3, #1
 8009f06:	9308      	str	r3, [sp, #32]
 8009f08:	f108 0801 	add.w	r8, r8, #1
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 81b0 	beq.w	800a278 <_dtoa_r+0xb48>
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f1e:	6918      	ldr	r0, [r3, #16]
 8009f20:	f000 fbbc 	bl	800a69c <__hi0bits>
 8009f24:	f1c0 0020 	rsb	r0, r0, #32
 8009f28:	9b08      	ldr	r3, [sp, #32]
 8009f2a:	4418      	add	r0, r3
 8009f2c:	f010 001f 	ands.w	r0, r0, #31
 8009f30:	d077      	beq.n	800a022 <_dtoa_r+0x8f2>
 8009f32:	f1c0 0320 	rsb	r3, r0, #32
 8009f36:	2b04      	cmp	r3, #4
 8009f38:	dd6b      	ble.n	800a012 <_dtoa_r+0x8e2>
 8009f3a:	9b08      	ldr	r3, [sp, #32]
 8009f3c:	f1c0 001c 	rsb	r0, r0, #28
 8009f40:	4403      	add	r3, r0
 8009f42:	4480      	add	r8, r0
 8009f44:	4406      	add	r6, r0
 8009f46:	9308      	str	r3, [sp, #32]
 8009f48:	f1b8 0f00 	cmp.w	r8, #0
 8009f4c:	dd05      	ble.n	8009f5a <_dtoa_r+0x82a>
 8009f4e:	4649      	mov	r1, r9
 8009f50:	4642      	mov	r2, r8
 8009f52:	4658      	mov	r0, fp
 8009f54:	f000 fd08 	bl	800a968 <__lshift>
 8009f58:	4681      	mov	r9, r0
 8009f5a:	9b08      	ldr	r3, [sp, #32]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	dd05      	ble.n	8009f6c <_dtoa_r+0x83c>
 8009f60:	4621      	mov	r1, r4
 8009f62:	461a      	mov	r2, r3
 8009f64:	4658      	mov	r0, fp
 8009f66:	f000 fcff 	bl	800a968 <__lshift>
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d059      	beq.n	800a026 <_dtoa_r+0x8f6>
 8009f72:	4621      	mov	r1, r4
 8009f74:	4648      	mov	r0, r9
 8009f76:	f000 fd63 	bl	800aa40 <__mcmp>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	da53      	bge.n	800a026 <_dtoa_r+0x8f6>
 8009f7e:	1e7b      	subs	r3, r7, #1
 8009f80:	9304      	str	r3, [sp, #16]
 8009f82:	4649      	mov	r1, r9
 8009f84:	2300      	movs	r3, #0
 8009f86:	220a      	movs	r2, #10
 8009f88:	4658      	mov	r0, fp
 8009f8a:	f000 faf7 	bl	800a57c <__multadd>
 8009f8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f90:	4681      	mov	r9, r0
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f000 8172 	beq.w	800a27c <_dtoa_r+0xb4c>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4629      	mov	r1, r5
 8009f9c:	220a      	movs	r2, #10
 8009f9e:	4658      	mov	r0, fp
 8009fa0:	f000 faec 	bl	800a57c <__multadd>
 8009fa4:	9b00      	ldr	r3, [sp, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	4605      	mov	r5, r0
 8009faa:	dc67      	bgt.n	800a07c <_dtoa_r+0x94c>
 8009fac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	dc41      	bgt.n	800a036 <_dtoa_r+0x906>
 8009fb2:	e063      	b.n	800a07c <_dtoa_r+0x94c>
 8009fb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009fb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009fba:	e746      	b.n	8009e4a <_dtoa_r+0x71a>
 8009fbc:	9b07      	ldr	r3, [sp, #28]
 8009fbe:	1e5c      	subs	r4, r3, #1
 8009fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fc2:	42a3      	cmp	r3, r4
 8009fc4:	bfbf      	itttt	lt
 8009fc6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009fc8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009fca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009fcc:	1ae3      	sublt	r3, r4, r3
 8009fce:	bfb4      	ite	lt
 8009fd0:	18d2      	addlt	r2, r2, r3
 8009fd2:	1b1c      	subge	r4, r3, r4
 8009fd4:	9b07      	ldr	r3, [sp, #28]
 8009fd6:	bfbc      	itt	lt
 8009fd8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009fda:	2400      	movlt	r4, #0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	bfb5      	itete	lt
 8009fe0:	eba8 0603 	sublt.w	r6, r8, r3
 8009fe4:	9b07      	ldrge	r3, [sp, #28]
 8009fe6:	2300      	movlt	r3, #0
 8009fe8:	4646      	movge	r6, r8
 8009fea:	e730      	b.n	8009e4e <_dtoa_r+0x71e>
 8009fec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009fee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009ff0:	4646      	mov	r6, r8
 8009ff2:	e735      	b.n	8009e60 <_dtoa_r+0x730>
 8009ff4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ff6:	e75c      	b.n	8009eb2 <_dtoa_r+0x782>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	e788      	b.n	8009f0e <_dtoa_r+0x7de>
 8009ffc:	3fe00000 	.word	0x3fe00000
 800a000:	40240000 	.word	0x40240000
 800a004:	40140000 	.word	0x40140000
 800a008:	9b02      	ldr	r3, [sp, #8]
 800a00a:	e780      	b.n	8009f0e <_dtoa_r+0x7de>
 800a00c:	2300      	movs	r3, #0
 800a00e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a010:	e782      	b.n	8009f18 <_dtoa_r+0x7e8>
 800a012:	d099      	beq.n	8009f48 <_dtoa_r+0x818>
 800a014:	9a08      	ldr	r2, [sp, #32]
 800a016:	331c      	adds	r3, #28
 800a018:	441a      	add	r2, r3
 800a01a:	4498      	add	r8, r3
 800a01c:	441e      	add	r6, r3
 800a01e:	9208      	str	r2, [sp, #32]
 800a020:	e792      	b.n	8009f48 <_dtoa_r+0x818>
 800a022:	4603      	mov	r3, r0
 800a024:	e7f6      	b.n	800a014 <_dtoa_r+0x8e4>
 800a026:	9b07      	ldr	r3, [sp, #28]
 800a028:	9704      	str	r7, [sp, #16]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	dc20      	bgt.n	800a070 <_dtoa_r+0x940>
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a032:	2b02      	cmp	r3, #2
 800a034:	dd1e      	ble.n	800a074 <_dtoa_r+0x944>
 800a036:	9b00      	ldr	r3, [sp, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	f47f aec0 	bne.w	8009dbe <_dtoa_r+0x68e>
 800a03e:	4621      	mov	r1, r4
 800a040:	2205      	movs	r2, #5
 800a042:	4658      	mov	r0, fp
 800a044:	f000 fa9a 	bl	800a57c <__multadd>
 800a048:	4601      	mov	r1, r0
 800a04a:	4604      	mov	r4, r0
 800a04c:	4648      	mov	r0, r9
 800a04e:	f000 fcf7 	bl	800aa40 <__mcmp>
 800a052:	2800      	cmp	r0, #0
 800a054:	f77f aeb3 	ble.w	8009dbe <_dtoa_r+0x68e>
 800a058:	4656      	mov	r6, sl
 800a05a:	2331      	movs	r3, #49	@ 0x31
 800a05c:	f806 3b01 	strb.w	r3, [r6], #1
 800a060:	9b04      	ldr	r3, [sp, #16]
 800a062:	3301      	adds	r3, #1
 800a064:	9304      	str	r3, [sp, #16]
 800a066:	e6ae      	b.n	8009dc6 <_dtoa_r+0x696>
 800a068:	9c07      	ldr	r4, [sp, #28]
 800a06a:	9704      	str	r7, [sp, #16]
 800a06c:	4625      	mov	r5, r4
 800a06e:	e7f3      	b.n	800a058 <_dtoa_r+0x928>
 800a070:	9b07      	ldr	r3, [sp, #28]
 800a072:	9300      	str	r3, [sp, #0]
 800a074:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a076:	2b00      	cmp	r3, #0
 800a078:	f000 8104 	beq.w	800a284 <_dtoa_r+0xb54>
 800a07c:	2e00      	cmp	r6, #0
 800a07e:	dd05      	ble.n	800a08c <_dtoa_r+0x95c>
 800a080:	4629      	mov	r1, r5
 800a082:	4632      	mov	r2, r6
 800a084:	4658      	mov	r0, fp
 800a086:	f000 fc6f 	bl	800a968 <__lshift>
 800a08a:	4605      	mov	r5, r0
 800a08c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d05a      	beq.n	800a148 <_dtoa_r+0xa18>
 800a092:	6869      	ldr	r1, [r5, #4]
 800a094:	4658      	mov	r0, fp
 800a096:	f000 fa0f 	bl	800a4b8 <_Balloc>
 800a09a:	4606      	mov	r6, r0
 800a09c:	b928      	cbnz	r0, 800a0aa <_dtoa_r+0x97a>
 800a09e:	4b84      	ldr	r3, [pc, #528]	@ (800a2b0 <_dtoa_r+0xb80>)
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a0a6:	f7ff bb5a 	b.w	800975e <_dtoa_r+0x2e>
 800a0aa:	692a      	ldr	r2, [r5, #16]
 800a0ac:	3202      	adds	r2, #2
 800a0ae:	0092      	lsls	r2, r2, #2
 800a0b0:	f105 010c 	add.w	r1, r5, #12
 800a0b4:	300c      	adds	r0, #12
 800a0b6:	f7ff fa9e 	bl	80095f6 <memcpy>
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	4631      	mov	r1, r6
 800a0be:	4658      	mov	r0, fp
 800a0c0:	f000 fc52 	bl	800a968 <__lshift>
 800a0c4:	f10a 0301 	add.w	r3, sl, #1
 800a0c8:	9307      	str	r3, [sp, #28]
 800a0ca:	9b00      	ldr	r3, [sp, #0]
 800a0cc:	4453      	add	r3, sl
 800a0ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0d0:	9b02      	ldr	r3, [sp, #8]
 800a0d2:	f003 0301 	and.w	r3, r3, #1
 800a0d6:	462f      	mov	r7, r5
 800a0d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0da:	4605      	mov	r5, r0
 800a0dc:	9b07      	ldr	r3, [sp, #28]
 800a0de:	4621      	mov	r1, r4
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	4648      	mov	r0, r9
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	f7ff fa9b 	bl	8009620 <quorem>
 800a0ea:	4639      	mov	r1, r7
 800a0ec:	9002      	str	r0, [sp, #8]
 800a0ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a0f2:	4648      	mov	r0, r9
 800a0f4:	f000 fca4 	bl	800aa40 <__mcmp>
 800a0f8:	462a      	mov	r2, r5
 800a0fa:	9008      	str	r0, [sp, #32]
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4658      	mov	r0, fp
 800a100:	f000 fcba 	bl	800aa78 <__mdiff>
 800a104:	68c2      	ldr	r2, [r0, #12]
 800a106:	4606      	mov	r6, r0
 800a108:	bb02      	cbnz	r2, 800a14c <_dtoa_r+0xa1c>
 800a10a:	4601      	mov	r1, r0
 800a10c:	4648      	mov	r0, r9
 800a10e:	f000 fc97 	bl	800aa40 <__mcmp>
 800a112:	4602      	mov	r2, r0
 800a114:	4631      	mov	r1, r6
 800a116:	4658      	mov	r0, fp
 800a118:	920e      	str	r2, [sp, #56]	@ 0x38
 800a11a:	f000 fa0d 	bl	800a538 <_Bfree>
 800a11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a120:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a122:	9e07      	ldr	r6, [sp, #28]
 800a124:	ea43 0102 	orr.w	r1, r3, r2
 800a128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a12a:	4319      	orrs	r1, r3
 800a12c:	d110      	bne.n	800a150 <_dtoa_r+0xa20>
 800a12e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a132:	d029      	beq.n	800a188 <_dtoa_r+0xa58>
 800a134:	9b08      	ldr	r3, [sp, #32]
 800a136:	2b00      	cmp	r3, #0
 800a138:	dd02      	ble.n	800a140 <_dtoa_r+0xa10>
 800a13a:	9b02      	ldr	r3, [sp, #8]
 800a13c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a140:	9b00      	ldr	r3, [sp, #0]
 800a142:	f883 8000 	strb.w	r8, [r3]
 800a146:	e63f      	b.n	8009dc8 <_dtoa_r+0x698>
 800a148:	4628      	mov	r0, r5
 800a14a:	e7bb      	b.n	800a0c4 <_dtoa_r+0x994>
 800a14c:	2201      	movs	r2, #1
 800a14e:	e7e1      	b.n	800a114 <_dtoa_r+0x9e4>
 800a150:	9b08      	ldr	r3, [sp, #32]
 800a152:	2b00      	cmp	r3, #0
 800a154:	db04      	blt.n	800a160 <_dtoa_r+0xa30>
 800a156:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a158:	430b      	orrs	r3, r1
 800a15a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a15c:	430b      	orrs	r3, r1
 800a15e:	d120      	bne.n	800a1a2 <_dtoa_r+0xa72>
 800a160:	2a00      	cmp	r2, #0
 800a162:	dded      	ble.n	800a140 <_dtoa_r+0xa10>
 800a164:	4649      	mov	r1, r9
 800a166:	2201      	movs	r2, #1
 800a168:	4658      	mov	r0, fp
 800a16a:	f000 fbfd 	bl	800a968 <__lshift>
 800a16e:	4621      	mov	r1, r4
 800a170:	4681      	mov	r9, r0
 800a172:	f000 fc65 	bl	800aa40 <__mcmp>
 800a176:	2800      	cmp	r0, #0
 800a178:	dc03      	bgt.n	800a182 <_dtoa_r+0xa52>
 800a17a:	d1e1      	bne.n	800a140 <_dtoa_r+0xa10>
 800a17c:	f018 0f01 	tst.w	r8, #1
 800a180:	d0de      	beq.n	800a140 <_dtoa_r+0xa10>
 800a182:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a186:	d1d8      	bne.n	800a13a <_dtoa_r+0xa0a>
 800a188:	9a00      	ldr	r2, [sp, #0]
 800a18a:	2339      	movs	r3, #57	@ 0x39
 800a18c:	7013      	strb	r3, [r2, #0]
 800a18e:	4633      	mov	r3, r6
 800a190:	461e      	mov	r6, r3
 800a192:	3b01      	subs	r3, #1
 800a194:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a198:	2a39      	cmp	r2, #57	@ 0x39
 800a19a:	d052      	beq.n	800a242 <_dtoa_r+0xb12>
 800a19c:	3201      	adds	r2, #1
 800a19e:	701a      	strb	r2, [r3, #0]
 800a1a0:	e612      	b.n	8009dc8 <_dtoa_r+0x698>
 800a1a2:	2a00      	cmp	r2, #0
 800a1a4:	dd07      	ble.n	800a1b6 <_dtoa_r+0xa86>
 800a1a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a1aa:	d0ed      	beq.n	800a188 <_dtoa_r+0xa58>
 800a1ac:	9a00      	ldr	r2, [sp, #0]
 800a1ae:	f108 0301 	add.w	r3, r8, #1
 800a1b2:	7013      	strb	r3, [r2, #0]
 800a1b4:	e608      	b.n	8009dc8 <_dtoa_r+0x698>
 800a1b6:	9b07      	ldr	r3, [sp, #28]
 800a1b8:	9a07      	ldr	r2, [sp, #28]
 800a1ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a1be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d028      	beq.n	800a216 <_dtoa_r+0xae6>
 800a1c4:	4649      	mov	r1, r9
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	220a      	movs	r2, #10
 800a1ca:	4658      	mov	r0, fp
 800a1cc:	f000 f9d6 	bl	800a57c <__multadd>
 800a1d0:	42af      	cmp	r7, r5
 800a1d2:	4681      	mov	r9, r0
 800a1d4:	f04f 0300 	mov.w	r3, #0
 800a1d8:	f04f 020a 	mov.w	r2, #10
 800a1dc:	4639      	mov	r1, r7
 800a1de:	4658      	mov	r0, fp
 800a1e0:	d107      	bne.n	800a1f2 <_dtoa_r+0xac2>
 800a1e2:	f000 f9cb 	bl	800a57c <__multadd>
 800a1e6:	4607      	mov	r7, r0
 800a1e8:	4605      	mov	r5, r0
 800a1ea:	9b07      	ldr	r3, [sp, #28]
 800a1ec:	3301      	adds	r3, #1
 800a1ee:	9307      	str	r3, [sp, #28]
 800a1f0:	e774      	b.n	800a0dc <_dtoa_r+0x9ac>
 800a1f2:	f000 f9c3 	bl	800a57c <__multadd>
 800a1f6:	4629      	mov	r1, r5
 800a1f8:	4607      	mov	r7, r0
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	220a      	movs	r2, #10
 800a1fe:	4658      	mov	r0, fp
 800a200:	f000 f9bc 	bl	800a57c <__multadd>
 800a204:	4605      	mov	r5, r0
 800a206:	e7f0      	b.n	800a1ea <_dtoa_r+0xaba>
 800a208:	9b00      	ldr	r3, [sp, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	bfcc      	ite	gt
 800a20e:	461e      	movgt	r6, r3
 800a210:	2601      	movle	r6, #1
 800a212:	4456      	add	r6, sl
 800a214:	2700      	movs	r7, #0
 800a216:	4649      	mov	r1, r9
 800a218:	2201      	movs	r2, #1
 800a21a:	4658      	mov	r0, fp
 800a21c:	f000 fba4 	bl	800a968 <__lshift>
 800a220:	4621      	mov	r1, r4
 800a222:	4681      	mov	r9, r0
 800a224:	f000 fc0c 	bl	800aa40 <__mcmp>
 800a228:	2800      	cmp	r0, #0
 800a22a:	dcb0      	bgt.n	800a18e <_dtoa_r+0xa5e>
 800a22c:	d102      	bne.n	800a234 <_dtoa_r+0xb04>
 800a22e:	f018 0f01 	tst.w	r8, #1
 800a232:	d1ac      	bne.n	800a18e <_dtoa_r+0xa5e>
 800a234:	4633      	mov	r3, r6
 800a236:	461e      	mov	r6, r3
 800a238:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a23c:	2a30      	cmp	r2, #48	@ 0x30
 800a23e:	d0fa      	beq.n	800a236 <_dtoa_r+0xb06>
 800a240:	e5c2      	b.n	8009dc8 <_dtoa_r+0x698>
 800a242:	459a      	cmp	sl, r3
 800a244:	d1a4      	bne.n	800a190 <_dtoa_r+0xa60>
 800a246:	9b04      	ldr	r3, [sp, #16]
 800a248:	3301      	adds	r3, #1
 800a24a:	9304      	str	r3, [sp, #16]
 800a24c:	2331      	movs	r3, #49	@ 0x31
 800a24e:	f88a 3000 	strb.w	r3, [sl]
 800a252:	e5b9      	b.n	8009dc8 <_dtoa_r+0x698>
 800a254:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a256:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a2b4 <_dtoa_r+0xb84>
 800a25a:	b11b      	cbz	r3, 800a264 <_dtoa_r+0xb34>
 800a25c:	f10a 0308 	add.w	r3, sl, #8
 800a260:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a262:	6013      	str	r3, [r2, #0]
 800a264:	4650      	mov	r0, sl
 800a266:	b019      	add	sp, #100	@ 0x64
 800a268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a26e:	2b01      	cmp	r3, #1
 800a270:	f77f ae37 	ble.w	8009ee2 <_dtoa_r+0x7b2>
 800a274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a276:	930a      	str	r3, [sp, #40]	@ 0x28
 800a278:	2001      	movs	r0, #1
 800a27a:	e655      	b.n	8009f28 <_dtoa_r+0x7f8>
 800a27c:	9b00      	ldr	r3, [sp, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	f77f aed6 	ble.w	800a030 <_dtoa_r+0x900>
 800a284:	4656      	mov	r6, sl
 800a286:	4621      	mov	r1, r4
 800a288:	4648      	mov	r0, r9
 800a28a:	f7ff f9c9 	bl	8009620 <quorem>
 800a28e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a292:	f806 8b01 	strb.w	r8, [r6], #1
 800a296:	9b00      	ldr	r3, [sp, #0]
 800a298:	eba6 020a 	sub.w	r2, r6, sl
 800a29c:	4293      	cmp	r3, r2
 800a29e:	ddb3      	ble.n	800a208 <_dtoa_r+0xad8>
 800a2a0:	4649      	mov	r1, r9
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	220a      	movs	r2, #10
 800a2a6:	4658      	mov	r0, fp
 800a2a8:	f000 f968 	bl	800a57c <__multadd>
 800a2ac:	4681      	mov	r9, r0
 800a2ae:	e7ea      	b.n	800a286 <_dtoa_r+0xb56>
 800a2b0:	0800cf01 	.word	0x0800cf01
 800a2b4:	0800ce85 	.word	0x0800ce85

0800a2b8 <_free_r>:
 800a2b8:	b538      	push	{r3, r4, r5, lr}
 800a2ba:	4605      	mov	r5, r0
 800a2bc:	2900      	cmp	r1, #0
 800a2be:	d041      	beq.n	800a344 <_free_r+0x8c>
 800a2c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2c4:	1f0c      	subs	r4, r1, #4
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	bfb8      	it	lt
 800a2ca:	18e4      	addlt	r4, r4, r3
 800a2cc:	f000 f8e8 	bl	800a4a0 <__malloc_lock>
 800a2d0:	4a1d      	ldr	r2, [pc, #116]	@ (800a348 <_free_r+0x90>)
 800a2d2:	6813      	ldr	r3, [r2, #0]
 800a2d4:	b933      	cbnz	r3, 800a2e4 <_free_r+0x2c>
 800a2d6:	6063      	str	r3, [r4, #4]
 800a2d8:	6014      	str	r4, [r2, #0]
 800a2da:	4628      	mov	r0, r5
 800a2dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2e0:	f000 b8e4 	b.w	800a4ac <__malloc_unlock>
 800a2e4:	42a3      	cmp	r3, r4
 800a2e6:	d908      	bls.n	800a2fa <_free_r+0x42>
 800a2e8:	6820      	ldr	r0, [r4, #0]
 800a2ea:	1821      	adds	r1, r4, r0
 800a2ec:	428b      	cmp	r3, r1
 800a2ee:	bf01      	itttt	eq
 800a2f0:	6819      	ldreq	r1, [r3, #0]
 800a2f2:	685b      	ldreq	r3, [r3, #4]
 800a2f4:	1809      	addeq	r1, r1, r0
 800a2f6:	6021      	streq	r1, [r4, #0]
 800a2f8:	e7ed      	b.n	800a2d6 <_free_r+0x1e>
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	b10b      	cbz	r3, 800a304 <_free_r+0x4c>
 800a300:	42a3      	cmp	r3, r4
 800a302:	d9fa      	bls.n	800a2fa <_free_r+0x42>
 800a304:	6811      	ldr	r1, [r2, #0]
 800a306:	1850      	adds	r0, r2, r1
 800a308:	42a0      	cmp	r0, r4
 800a30a:	d10b      	bne.n	800a324 <_free_r+0x6c>
 800a30c:	6820      	ldr	r0, [r4, #0]
 800a30e:	4401      	add	r1, r0
 800a310:	1850      	adds	r0, r2, r1
 800a312:	4283      	cmp	r3, r0
 800a314:	6011      	str	r1, [r2, #0]
 800a316:	d1e0      	bne.n	800a2da <_free_r+0x22>
 800a318:	6818      	ldr	r0, [r3, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	6053      	str	r3, [r2, #4]
 800a31e:	4408      	add	r0, r1
 800a320:	6010      	str	r0, [r2, #0]
 800a322:	e7da      	b.n	800a2da <_free_r+0x22>
 800a324:	d902      	bls.n	800a32c <_free_r+0x74>
 800a326:	230c      	movs	r3, #12
 800a328:	602b      	str	r3, [r5, #0]
 800a32a:	e7d6      	b.n	800a2da <_free_r+0x22>
 800a32c:	6820      	ldr	r0, [r4, #0]
 800a32e:	1821      	adds	r1, r4, r0
 800a330:	428b      	cmp	r3, r1
 800a332:	bf04      	itt	eq
 800a334:	6819      	ldreq	r1, [r3, #0]
 800a336:	685b      	ldreq	r3, [r3, #4]
 800a338:	6063      	str	r3, [r4, #4]
 800a33a:	bf04      	itt	eq
 800a33c:	1809      	addeq	r1, r1, r0
 800a33e:	6021      	streq	r1, [r4, #0]
 800a340:	6054      	str	r4, [r2, #4]
 800a342:	e7ca      	b.n	800a2da <_free_r+0x22>
 800a344:	bd38      	pop	{r3, r4, r5, pc}
 800a346:	bf00      	nop
 800a348:	200015b4 	.word	0x200015b4

0800a34c <malloc>:
 800a34c:	4b02      	ldr	r3, [pc, #8]	@ (800a358 <malloc+0xc>)
 800a34e:	4601      	mov	r1, r0
 800a350:	6818      	ldr	r0, [r3, #0]
 800a352:	f000 b825 	b.w	800a3a0 <_malloc_r>
 800a356:	bf00      	nop
 800a358:	200000a4 	.word	0x200000a4

0800a35c <sbrk_aligned>:
 800a35c:	b570      	push	{r4, r5, r6, lr}
 800a35e:	4e0f      	ldr	r6, [pc, #60]	@ (800a39c <sbrk_aligned+0x40>)
 800a360:	460c      	mov	r4, r1
 800a362:	6831      	ldr	r1, [r6, #0]
 800a364:	4605      	mov	r5, r0
 800a366:	b911      	cbnz	r1, 800a36e <sbrk_aligned+0x12>
 800a368:	f001 fe0c 	bl	800bf84 <_sbrk_r>
 800a36c:	6030      	str	r0, [r6, #0]
 800a36e:	4621      	mov	r1, r4
 800a370:	4628      	mov	r0, r5
 800a372:	f001 fe07 	bl	800bf84 <_sbrk_r>
 800a376:	1c43      	adds	r3, r0, #1
 800a378:	d103      	bne.n	800a382 <sbrk_aligned+0x26>
 800a37a:	f04f 34ff 	mov.w	r4, #4294967295
 800a37e:	4620      	mov	r0, r4
 800a380:	bd70      	pop	{r4, r5, r6, pc}
 800a382:	1cc4      	adds	r4, r0, #3
 800a384:	f024 0403 	bic.w	r4, r4, #3
 800a388:	42a0      	cmp	r0, r4
 800a38a:	d0f8      	beq.n	800a37e <sbrk_aligned+0x22>
 800a38c:	1a21      	subs	r1, r4, r0
 800a38e:	4628      	mov	r0, r5
 800a390:	f001 fdf8 	bl	800bf84 <_sbrk_r>
 800a394:	3001      	adds	r0, #1
 800a396:	d1f2      	bne.n	800a37e <sbrk_aligned+0x22>
 800a398:	e7ef      	b.n	800a37a <sbrk_aligned+0x1e>
 800a39a:	bf00      	nop
 800a39c:	200015b0 	.word	0x200015b0

0800a3a0 <_malloc_r>:
 800a3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3a4:	1ccd      	adds	r5, r1, #3
 800a3a6:	f025 0503 	bic.w	r5, r5, #3
 800a3aa:	3508      	adds	r5, #8
 800a3ac:	2d0c      	cmp	r5, #12
 800a3ae:	bf38      	it	cc
 800a3b0:	250c      	movcc	r5, #12
 800a3b2:	2d00      	cmp	r5, #0
 800a3b4:	4606      	mov	r6, r0
 800a3b6:	db01      	blt.n	800a3bc <_malloc_r+0x1c>
 800a3b8:	42a9      	cmp	r1, r5
 800a3ba:	d904      	bls.n	800a3c6 <_malloc_r+0x26>
 800a3bc:	230c      	movs	r3, #12
 800a3be:	6033      	str	r3, [r6, #0]
 800a3c0:	2000      	movs	r0, #0
 800a3c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a49c <_malloc_r+0xfc>
 800a3ca:	f000 f869 	bl	800a4a0 <__malloc_lock>
 800a3ce:	f8d8 3000 	ldr.w	r3, [r8]
 800a3d2:	461c      	mov	r4, r3
 800a3d4:	bb44      	cbnz	r4, 800a428 <_malloc_r+0x88>
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	4630      	mov	r0, r6
 800a3da:	f7ff ffbf 	bl	800a35c <sbrk_aligned>
 800a3de:	1c43      	adds	r3, r0, #1
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	d158      	bne.n	800a496 <_malloc_r+0xf6>
 800a3e4:	f8d8 4000 	ldr.w	r4, [r8]
 800a3e8:	4627      	mov	r7, r4
 800a3ea:	2f00      	cmp	r7, #0
 800a3ec:	d143      	bne.n	800a476 <_malloc_r+0xd6>
 800a3ee:	2c00      	cmp	r4, #0
 800a3f0:	d04b      	beq.n	800a48a <_malloc_r+0xea>
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	4639      	mov	r1, r7
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	eb04 0903 	add.w	r9, r4, r3
 800a3fc:	f001 fdc2 	bl	800bf84 <_sbrk_r>
 800a400:	4581      	cmp	r9, r0
 800a402:	d142      	bne.n	800a48a <_malloc_r+0xea>
 800a404:	6821      	ldr	r1, [r4, #0]
 800a406:	1a6d      	subs	r5, r5, r1
 800a408:	4629      	mov	r1, r5
 800a40a:	4630      	mov	r0, r6
 800a40c:	f7ff ffa6 	bl	800a35c <sbrk_aligned>
 800a410:	3001      	adds	r0, #1
 800a412:	d03a      	beq.n	800a48a <_malloc_r+0xea>
 800a414:	6823      	ldr	r3, [r4, #0]
 800a416:	442b      	add	r3, r5
 800a418:	6023      	str	r3, [r4, #0]
 800a41a:	f8d8 3000 	ldr.w	r3, [r8]
 800a41e:	685a      	ldr	r2, [r3, #4]
 800a420:	bb62      	cbnz	r2, 800a47c <_malloc_r+0xdc>
 800a422:	f8c8 7000 	str.w	r7, [r8]
 800a426:	e00f      	b.n	800a448 <_malloc_r+0xa8>
 800a428:	6822      	ldr	r2, [r4, #0]
 800a42a:	1b52      	subs	r2, r2, r5
 800a42c:	d420      	bmi.n	800a470 <_malloc_r+0xd0>
 800a42e:	2a0b      	cmp	r2, #11
 800a430:	d917      	bls.n	800a462 <_malloc_r+0xc2>
 800a432:	1961      	adds	r1, r4, r5
 800a434:	42a3      	cmp	r3, r4
 800a436:	6025      	str	r5, [r4, #0]
 800a438:	bf18      	it	ne
 800a43a:	6059      	strne	r1, [r3, #4]
 800a43c:	6863      	ldr	r3, [r4, #4]
 800a43e:	bf08      	it	eq
 800a440:	f8c8 1000 	streq.w	r1, [r8]
 800a444:	5162      	str	r2, [r4, r5]
 800a446:	604b      	str	r3, [r1, #4]
 800a448:	4630      	mov	r0, r6
 800a44a:	f000 f82f 	bl	800a4ac <__malloc_unlock>
 800a44e:	f104 000b 	add.w	r0, r4, #11
 800a452:	1d23      	adds	r3, r4, #4
 800a454:	f020 0007 	bic.w	r0, r0, #7
 800a458:	1ac2      	subs	r2, r0, r3
 800a45a:	bf1c      	itt	ne
 800a45c:	1a1b      	subne	r3, r3, r0
 800a45e:	50a3      	strne	r3, [r4, r2]
 800a460:	e7af      	b.n	800a3c2 <_malloc_r+0x22>
 800a462:	6862      	ldr	r2, [r4, #4]
 800a464:	42a3      	cmp	r3, r4
 800a466:	bf0c      	ite	eq
 800a468:	f8c8 2000 	streq.w	r2, [r8]
 800a46c:	605a      	strne	r2, [r3, #4]
 800a46e:	e7eb      	b.n	800a448 <_malloc_r+0xa8>
 800a470:	4623      	mov	r3, r4
 800a472:	6864      	ldr	r4, [r4, #4]
 800a474:	e7ae      	b.n	800a3d4 <_malloc_r+0x34>
 800a476:	463c      	mov	r4, r7
 800a478:	687f      	ldr	r7, [r7, #4]
 800a47a:	e7b6      	b.n	800a3ea <_malloc_r+0x4a>
 800a47c:	461a      	mov	r2, r3
 800a47e:	685b      	ldr	r3, [r3, #4]
 800a480:	42a3      	cmp	r3, r4
 800a482:	d1fb      	bne.n	800a47c <_malloc_r+0xdc>
 800a484:	2300      	movs	r3, #0
 800a486:	6053      	str	r3, [r2, #4]
 800a488:	e7de      	b.n	800a448 <_malloc_r+0xa8>
 800a48a:	230c      	movs	r3, #12
 800a48c:	6033      	str	r3, [r6, #0]
 800a48e:	4630      	mov	r0, r6
 800a490:	f000 f80c 	bl	800a4ac <__malloc_unlock>
 800a494:	e794      	b.n	800a3c0 <_malloc_r+0x20>
 800a496:	6005      	str	r5, [r0, #0]
 800a498:	e7d6      	b.n	800a448 <_malloc_r+0xa8>
 800a49a:	bf00      	nop
 800a49c:	200015b4 	.word	0x200015b4

0800a4a0 <__malloc_lock>:
 800a4a0:	4801      	ldr	r0, [pc, #4]	@ (800a4a8 <__malloc_lock+0x8>)
 800a4a2:	f7ff b8a6 	b.w	80095f2 <__retarget_lock_acquire_recursive>
 800a4a6:	bf00      	nop
 800a4a8:	200015ac 	.word	0x200015ac

0800a4ac <__malloc_unlock>:
 800a4ac:	4801      	ldr	r0, [pc, #4]	@ (800a4b4 <__malloc_unlock+0x8>)
 800a4ae:	f7ff b8a1 	b.w	80095f4 <__retarget_lock_release_recursive>
 800a4b2:	bf00      	nop
 800a4b4:	200015ac 	.word	0x200015ac

0800a4b8 <_Balloc>:
 800a4b8:	b570      	push	{r4, r5, r6, lr}
 800a4ba:	69c6      	ldr	r6, [r0, #28]
 800a4bc:	4604      	mov	r4, r0
 800a4be:	460d      	mov	r5, r1
 800a4c0:	b976      	cbnz	r6, 800a4e0 <_Balloc+0x28>
 800a4c2:	2010      	movs	r0, #16
 800a4c4:	f7ff ff42 	bl	800a34c <malloc>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	61e0      	str	r0, [r4, #28]
 800a4cc:	b920      	cbnz	r0, 800a4d8 <_Balloc+0x20>
 800a4ce:	4b18      	ldr	r3, [pc, #96]	@ (800a530 <_Balloc+0x78>)
 800a4d0:	4818      	ldr	r0, [pc, #96]	@ (800a534 <_Balloc+0x7c>)
 800a4d2:	216b      	movs	r1, #107	@ 0x6b
 800a4d4:	f001 fd70 	bl	800bfb8 <__assert_func>
 800a4d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4dc:	6006      	str	r6, [r0, #0]
 800a4de:	60c6      	str	r6, [r0, #12]
 800a4e0:	69e6      	ldr	r6, [r4, #28]
 800a4e2:	68f3      	ldr	r3, [r6, #12]
 800a4e4:	b183      	cbz	r3, 800a508 <_Balloc+0x50>
 800a4e6:	69e3      	ldr	r3, [r4, #28]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4ee:	b9b8      	cbnz	r0, 800a520 <_Balloc+0x68>
 800a4f0:	2101      	movs	r1, #1
 800a4f2:	fa01 f605 	lsl.w	r6, r1, r5
 800a4f6:	1d72      	adds	r2, r6, #5
 800a4f8:	0092      	lsls	r2, r2, #2
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f001 fd7a 	bl	800bff4 <_calloc_r>
 800a500:	b160      	cbz	r0, 800a51c <_Balloc+0x64>
 800a502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a506:	e00e      	b.n	800a526 <_Balloc+0x6e>
 800a508:	2221      	movs	r2, #33	@ 0x21
 800a50a:	2104      	movs	r1, #4
 800a50c:	4620      	mov	r0, r4
 800a50e:	f001 fd71 	bl	800bff4 <_calloc_r>
 800a512:	69e3      	ldr	r3, [r4, #28]
 800a514:	60f0      	str	r0, [r6, #12]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d1e4      	bne.n	800a4e6 <_Balloc+0x2e>
 800a51c:	2000      	movs	r0, #0
 800a51e:	bd70      	pop	{r4, r5, r6, pc}
 800a520:	6802      	ldr	r2, [r0, #0]
 800a522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a526:	2300      	movs	r3, #0
 800a528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a52c:	e7f7      	b.n	800a51e <_Balloc+0x66>
 800a52e:	bf00      	nop
 800a530:	0800ce92 	.word	0x0800ce92
 800a534:	0800cf12 	.word	0x0800cf12

0800a538 <_Bfree>:
 800a538:	b570      	push	{r4, r5, r6, lr}
 800a53a:	69c6      	ldr	r6, [r0, #28]
 800a53c:	4605      	mov	r5, r0
 800a53e:	460c      	mov	r4, r1
 800a540:	b976      	cbnz	r6, 800a560 <_Bfree+0x28>
 800a542:	2010      	movs	r0, #16
 800a544:	f7ff ff02 	bl	800a34c <malloc>
 800a548:	4602      	mov	r2, r0
 800a54a:	61e8      	str	r0, [r5, #28]
 800a54c:	b920      	cbnz	r0, 800a558 <_Bfree+0x20>
 800a54e:	4b09      	ldr	r3, [pc, #36]	@ (800a574 <_Bfree+0x3c>)
 800a550:	4809      	ldr	r0, [pc, #36]	@ (800a578 <_Bfree+0x40>)
 800a552:	218f      	movs	r1, #143	@ 0x8f
 800a554:	f001 fd30 	bl	800bfb8 <__assert_func>
 800a558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a55c:	6006      	str	r6, [r0, #0]
 800a55e:	60c6      	str	r6, [r0, #12]
 800a560:	b13c      	cbz	r4, 800a572 <_Bfree+0x3a>
 800a562:	69eb      	ldr	r3, [r5, #28]
 800a564:	6862      	ldr	r2, [r4, #4]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a56c:	6021      	str	r1, [r4, #0]
 800a56e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a572:	bd70      	pop	{r4, r5, r6, pc}
 800a574:	0800ce92 	.word	0x0800ce92
 800a578:	0800cf12 	.word	0x0800cf12

0800a57c <__multadd>:
 800a57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a580:	690d      	ldr	r5, [r1, #16]
 800a582:	4607      	mov	r7, r0
 800a584:	460c      	mov	r4, r1
 800a586:	461e      	mov	r6, r3
 800a588:	f101 0c14 	add.w	ip, r1, #20
 800a58c:	2000      	movs	r0, #0
 800a58e:	f8dc 3000 	ldr.w	r3, [ip]
 800a592:	b299      	uxth	r1, r3
 800a594:	fb02 6101 	mla	r1, r2, r1, r6
 800a598:	0c1e      	lsrs	r6, r3, #16
 800a59a:	0c0b      	lsrs	r3, r1, #16
 800a59c:	fb02 3306 	mla	r3, r2, r6, r3
 800a5a0:	b289      	uxth	r1, r1
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5a8:	4285      	cmp	r5, r0
 800a5aa:	f84c 1b04 	str.w	r1, [ip], #4
 800a5ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5b2:	dcec      	bgt.n	800a58e <__multadd+0x12>
 800a5b4:	b30e      	cbz	r6, 800a5fa <__multadd+0x7e>
 800a5b6:	68a3      	ldr	r3, [r4, #8]
 800a5b8:	42ab      	cmp	r3, r5
 800a5ba:	dc19      	bgt.n	800a5f0 <__multadd+0x74>
 800a5bc:	6861      	ldr	r1, [r4, #4]
 800a5be:	4638      	mov	r0, r7
 800a5c0:	3101      	adds	r1, #1
 800a5c2:	f7ff ff79 	bl	800a4b8 <_Balloc>
 800a5c6:	4680      	mov	r8, r0
 800a5c8:	b928      	cbnz	r0, 800a5d6 <__multadd+0x5a>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	4b0c      	ldr	r3, [pc, #48]	@ (800a600 <__multadd+0x84>)
 800a5ce:	480d      	ldr	r0, [pc, #52]	@ (800a604 <__multadd+0x88>)
 800a5d0:	21ba      	movs	r1, #186	@ 0xba
 800a5d2:	f001 fcf1 	bl	800bfb8 <__assert_func>
 800a5d6:	6922      	ldr	r2, [r4, #16]
 800a5d8:	3202      	adds	r2, #2
 800a5da:	f104 010c 	add.w	r1, r4, #12
 800a5de:	0092      	lsls	r2, r2, #2
 800a5e0:	300c      	adds	r0, #12
 800a5e2:	f7ff f808 	bl	80095f6 <memcpy>
 800a5e6:	4621      	mov	r1, r4
 800a5e8:	4638      	mov	r0, r7
 800a5ea:	f7ff ffa5 	bl	800a538 <_Bfree>
 800a5ee:	4644      	mov	r4, r8
 800a5f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5f4:	3501      	adds	r5, #1
 800a5f6:	615e      	str	r6, [r3, #20]
 800a5f8:	6125      	str	r5, [r4, #16]
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a600:	0800cf01 	.word	0x0800cf01
 800a604:	0800cf12 	.word	0x0800cf12

0800a608 <__s2b>:
 800a608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a60c:	460c      	mov	r4, r1
 800a60e:	4615      	mov	r5, r2
 800a610:	461f      	mov	r7, r3
 800a612:	2209      	movs	r2, #9
 800a614:	3308      	adds	r3, #8
 800a616:	4606      	mov	r6, r0
 800a618:	fb93 f3f2 	sdiv	r3, r3, r2
 800a61c:	2100      	movs	r1, #0
 800a61e:	2201      	movs	r2, #1
 800a620:	429a      	cmp	r2, r3
 800a622:	db09      	blt.n	800a638 <__s2b+0x30>
 800a624:	4630      	mov	r0, r6
 800a626:	f7ff ff47 	bl	800a4b8 <_Balloc>
 800a62a:	b940      	cbnz	r0, 800a63e <__s2b+0x36>
 800a62c:	4602      	mov	r2, r0
 800a62e:	4b19      	ldr	r3, [pc, #100]	@ (800a694 <__s2b+0x8c>)
 800a630:	4819      	ldr	r0, [pc, #100]	@ (800a698 <__s2b+0x90>)
 800a632:	21d3      	movs	r1, #211	@ 0xd3
 800a634:	f001 fcc0 	bl	800bfb8 <__assert_func>
 800a638:	0052      	lsls	r2, r2, #1
 800a63a:	3101      	adds	r1, #1
 800a63c:	e7f0      	b.n	800a620 <__s2b+0x18>
 800a63e:	9b08      	ldr	r3, [sp, #32]
 800a640:	6143      	str	r3, [r0, #20]
 800a642:	2d09      	cmp	r5, #9
 800a644:	f04f 0301 	mov.w	r3, #1
 800a648:	6103      	str	r3, [r0, #16]
 800a64a:	dd16      	ble.n	800a67a <__s2b+0x72>
 800a64c:	f104 0909 	add.w	r9, r4, #9
 800a650:	46c8      	mov	r8, r9
 800a652:	442c      	add	r4, r5
 800a654:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a658:	4601      	mov	r1, r0
 800a65a:	3b30      	subs	r3, #48	@ 0x30
 800a65c:	220a      	movs	r2, #10
 800a65e:	4630      	mov	r0, r6
 800a660:	f7ff ff8c 	bl	800a57c <__multadd>
 800a664:	45a0      	cmp	r8, r4
 800a666:	d1f5      	bne.n	800a654 <__s2b+0x4c>
 800a668:	f1a5 0408 	sub.w	r4, r5, #8
 800a66c:	444c      	add	r4, r9
 800a66e:	1b2d      	subs	r5, r5, r4
 800a670:	1963      	adds	r3, r4, r5
 800a672:	42bb      	cmp	r3, r7
 800a674:	db04      	blt.n	800a680 <__s2b+0x78>
 800a676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a67a:	340a      	adds	r4, #10
 800a67c:	2509      	movs	r5, #9
 800a67e:	e7f6      	b.n	800a66e <__s2b+0x66>
 800a680:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a684:	4601      	mov	r1, r0
 800a686:	3b30      	subs	r3, #48	@ 0x30
 800a688:	220a      	movs	r2, #10
 800a68a:	4630      	mov	r0, r6
 800a68c:	f7ff ff76 	bl	800a57c <__multadd>
 800a690:	e7ee      	b.n	800a670 <__s2b+0x68>
 800a692:	bf00      	nop
 800a694:	0800cf01 	.word	0x0800cf01
 800a698:	0800cf12 	.word	0x0800cf12

0800a69c <__hi0bits>:
 800a69c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	bf36      	itet	cc
 800a6a4:	0403      	lslcc	r3, r0, #16
 800a6a6:	2000      	movcs	r0, #0
 800a6a8:	2010      	movcc	r0, #16
 800a6aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a6ae:	bf3c      	itt	cc
 800a6b0:	021b      	lslcc	r3, r3, #8
 800a6b2:	3008      	addcc	r0, #8
 800a6b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6b8:	bf3c      	itt	cc
 800a6ba:	011b      	lslcc	r3, r3, #4
 800a6bc:	3004      	addcc	r0, #4
 800a6be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6c2:	bf3c      	itt	cc
 800a6c4:	009b      	lslcc	r3, r3, #2
 800a6c6:	3002      	addcc	r0, #2
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	db05      	blt.n	800a6d8 <__hi0bits+0x3c>
 800a6cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a6d0:	f100 0001 	add.w	r0, r0, #1
 800a6d4:	bf08      	it	eq
 800a6d6:	2020      	moveq	r0, #32
 800a6d8:	4770      	bx	lr

0800a6da <__lo0bits>:
 800a6da:	6803      	ldr	r3, [r0, #0]
 800a6dc:	4602      	mov	r2, r0
 800a6de:	f013 0007 	ands.w	r0, r3, #7
 800a6e2:	d00b      	beq.n	800a6fc <__lo0bits+0x22>
 800a6e4:	07d9      	lsls	r1, r3, #31
 800a6e6:	d421      	bmi.n	800a72c <__lo0bits+0x52>
 800a6e8:	0798      	lsls	r0, r3, #30
 800a6ea:	bf49      	itett	mi
 800a6ec:	085b      	lsrmi	r3, r3, #1
 800a6ee:	089b      	lsrpl	r3, r3, #2
 800a6f0:	2001      	movmi	r0, #1
 800a6f2:	6013      	strmi	r3, [r2, #0]
 800a6f4:	bf5c      	itt	pl
 800a6f6:	6013      	strpl	r3, [r2, #0]
 800a6f8:	2002      	movpl	r0, #2
 800a6fa:	4770      	bx	lr
 800a6fc:	b299      	uxth	r1, r3
 800a6fe:	b909      	cbnz	r1, 800a704 <__lo0bits+0x2a>
 800a700:	0c1b      	lsrs	r3, r3, #16
 800a702:	2010      	movs	r0, #16
 800a704:	b2d9      	uxtb	r1, r3
 800a706:	b909      	cbnz	r1, 800a70c <__lo0bits+0x32>
 800a708:	3008      	adds	r0, #8
 800a70a:	0a1b      	lsrs	r3, r3, #8
 800a70c:	0719      	lsls	r1, r3, #28
 800a70e:	bf04      	itt	eq
 800a710:	091b      	lsreq	r3, r3, #4
 800a712:	3004      	addeq	r0, #4
 800a714:	0799      	lsls	r1, r3, #30
 800a716:	bf04      	itt	eq
 800a718:	089b      	lsreq	r3, r3, #2
 800a71a:	3002      	addeq	r0, #2
 800a71c:	07d9      	lsls	r1, r3, #31
 800a71e:	d403      	bmi.n	800a728 <__lo0bits+0x4e>
 800a720:	085b      	lsrs	r3, r3, #1
 800a722:	f100 0001 	add.w	r0, r0, #1
 800a726:	d003      	beq.n	800a730 <__lo0bits+0x56>
 800a728:	6013      	str	r3, [r2, #0]
 800a72a:	4770      	bx	lr
 800a72c:	2000      	movs	r0, #0
 800a72e:	4770      	bx	lr
 800a730:	2020      	movs	r0, #32
 800a732:	4770      	bx	lr

0800a734 <__i2b>:
 800a734:	b510      	push	{r4, lr}
 800a736:	460c      	mov	r4, r1
 800a738:	2101      	movs	r1, #1
 800a73a:	f7ff febd 	bl	800a4b8 <_Balloc>
 800a73e:	4602      	mov	r2, r0
 800a740:	b928      	cbnz	r0, 800a74e <__i2b+0x1a>
 800a742:	4b05      	ldr	r3, [pc, #20]	@ (800a758 <__i2b+0x24>)
 800a744:	4805      	ldr	r0, [pc, #20]	@ (800a75c <__i2b+0x28>)
 800a746:	f240 1145 	movw	r1, #325	@ 0x145
 800a74a:	f001 fc35 	bl	800bfb8 <__assert_func>
 800a74e:	2301      	movs	r3, #1
 800a750:	6144      	str	r4, [r0, #20]
 800a752:	6103      	str	r3, [r0, #16]
 800a754:	bd10      	pop	{r4, pc}
 800a756:	bf00      	nop
 800a758:	0800cf01 	.word	0x0800cf01
 800a75c:	0800cf12 	.word	0x0800cf12

0800a760 <__multiply>:
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	4614      	mov	r4, r2
 800a766:	690a      	ldr	r2, [r1, #16]
 800a768:	6923      	ldr	r3, [r4, #16]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	bfa8      	it	ge
 800a76e:	4623      	movge	r3, r4
 800a770:	460f      	mov	r7, r1
 800a772:	bfa4      	itt	ge
 800a774:	460c      	movge	r4, r1
 800a776:	461f      	movge	r7, r3
 800a778:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a77c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a780:	68a3      	ldr	r3, [r4, #8]
 800a782:	6861      	ldr	r1, [r4, #4]
 800a784:	eb0a 0609 	add.w	r6, sl, r9
 800a788:	42b3      	cmp	r3, r6
 800a78a:	b085      	sub	sp, #20
 800a78c:	bfb8      	it	lt
 800a78e:	3101      	addlt	r1, #1
 800a790:	f7ff fe92 	bl	800a4b8 <_Balloc>
 800a794:	b930      	cbnz	r0, 800a7a4 <__multiply+0x44>
 800a796:	4602      	mov	r2, r0
 800a798:	4b44      	ldr	r3, [pc, #272]	@ (800a8ac <__multiply+0x14c>)
 800a79a:	4845      	ldr	r0, [pc, #276]	@ (800a8b0 <__multiply+0x150>)
 800a79c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a7a0:	f001 fc0a 	bl	800bfb8 <__assert_func>
 800a7a4:	f100 0514 	add.w	r5, r0, #20
 800a7a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a7ac:	462b      	mov	r3, r5
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	4543      	cmp	r3, r8
 800a7b2:	d321      	bcc.n	800a7f8 <__multiply+0x98>
 800a7b4:	f107 0114 	add.w	r1, r7, #20
 800a7b8:	f104 0214 	add.w	r2, r4, #20
 800a7bc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a7c0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a7c4:	9302      	str	r3, [sp, #8]
 800a7c6:	1b13      	subs	r3, r2, r4
 800a7c8:	3b15      	subs	r3, #21
 800a7ca:	f023 0303 	bic.w	r3, r3, #3
 800a7ce:	3304      	adds	r3, #4
 800a7d0:	f104 0715 	add.w	r7, r4, #21
 800a7d4:	42ba      	cmp	r2, r7
 800a7d6:	bf38      	it	cc
 800a7d8:	2304      	movcc	r3, #4
 800a7da:	9301      	str	r3, [sp, #4]
 800a7dc:	9b02      	ldr	r3, [sp, #8]
 800a7de:	9103      	str	r1, [sp, #12]
 800a7e0:	428b      	cmp	r3, r1
 800a7e2:	d80c      	bhi.n	800a7fe <__multiply+0x9e>
 800a7e4:	2e00      	cmp	r6, #0
 800a7e6:	dd03      	ble.n	800a7f0 <__multiply+0x90>
 800a7e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d05b      	beq.n	800a8a8 <__multiply+0x148>
 800a7f0:	6106      	str	r6, [r0, #16]
 800a7f2:	b005      	add	sp, #20
 800a7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f8:	f843 2b04 	str.w	r2, [r3], #4
 800a7fc:	e7d8      	b.n	800a7b0 <__multiply+0x50>
 800a7fe:	f8b1 a000 	ldrh.w	sl, [r1]
 800a802:	f1ba 0f00 	cmp.w	sl, #0
 800a806:	d024      	beq.n	800a852 <__multiply+0xf2>
 800a808:	f104 0e14 	add.w	lr, r4, #20
 800a80c:	46a9      	mov	r9, r5
 800a80e:	f04f 0c00 	mov.w	ip, #0
 800a812:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a816:	f8d9 3000 	ldr.w	r3, [r9]
 800a81a:	fa1f fb87 	uxth.w	fp, r7
 800a81e:	b29b      	uxth	r3, r3
 800a820:	fb0a 330b 	mla	r3, sl, fp, r3
 800a824:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a828:	f8d9 7000 	ldr.w	r7, [r9]
 800a82c:	4463      	add	r3, ip
 800a82e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a832:	fb0a c70b 	mla	r7, sl, fp, ip
 800a836:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a840:	4572      	cmp	r2, lr
 800a842:	f849 3b04 	str.w	r3, [r9], #4
 800a846:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a84a:	d8e2      	bhi.n	800a812 <__multiply+0xb2>
 800a84c:	9b01      	ldr	r3, [sp, #4]
 800a84e:	f845 c003 	str.w	ip, [r5, r3]
 800a852:	9b03      	ldr	r3, [sp, #12]
 800a854:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a858:	3104      	adds	r1, #4
 800a85a:	f1b9 0f00 	cmp.w	r9, #0
 800a85e:	d021      	beq.n	800a8a4 <__multiply+0x144>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	f104 0c14 	add.w	ip, r4, #20
 800a866:	46ae      	mov	lr, r5
 800a868:	f04f 0a00 	mov.w	sl, #0
 800a86c:	f8bc b000 	ldrh.w	fp, [ip]
 800a870:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a874:	fb09 770b 	mla	r7, r9, fp, r7
 800a878:	4457      	add	r7, sl
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a880:	f84e 3b04 	str.w	r3, [lr], #4
 800a884:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a888:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a88c:	f8be 3000 	ldrh.w	r3, [lr]
 800a890:	fb09 330a 	mla	r3, r9, sl, r3
 800a894:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a898:	4562      	cmp	r2, ip
 800a89a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a89e:	d8e5      	bhi.n	800a86c <__multiply+0x10c>
 800a8a0:	9f01      	ldr	r7, [sp, #4]
 800a8a2:	51eb      	str	r3, [r5, r7]
 800a8a4:	3504      	adds	r5, #4
 800a8a6:	e799      	b.n	800a7dc <__multiply+0x7c>
 800a8a8:	3e01      	subs	r6, #1
 800a8aa:	e79b      	b.n	800a7e4 <__multiply+0x84>
 800a8ac:	0800cf01 	.word	0x0800cf01
 800a8b0:	0800cf12 	.word	0x0800cf12

0800a8b4 <__pow5mult>:
 800a8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b8:	4615      	mov	r5, r2
 800a8ba:	f012 0203 	ands.w	r2, r2, #3
 800a8be:	4607      	mov	r7, r0
 800a8c0:	460e      	mov	r6, r1
 800a8c2:	d007      	beq.n	800a8d4 <__pow5mult+0x20>
 800a8c4:	4c25      	ldr	r4, [pc, #148]	@ (800a95c <__pow5mult+0xa8>)
 800a8c6:	3a01      	subs	r2, #1
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a8ce:	f7ff fe55 	bl	800a57c <__multadd>
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	10ad      	asrs	r5, r5, #2
 800a8d6:	d03d      	beq.n	800a954 <__pow5mult+0xa0>
 800a8d8:	69fc      	ldr	r4, [r7, #28]
 800a8da:	b97c      	cbnz	r4, 800a8fc <__pow5mult+0x48>
 800a8dc:	2010      	movs	r0, #16
 800a8de:	f7ff fd35 	bl	800a34c <malloc>
 800a8e2:	4602      	mov	r2, r0
 800a8e4:	61f8      	str	r0, [r7, #28]
 800a8e6:	b928      	cbnz	r0, 800a8f4 <__pow5mult+0x40>
 800a8e8:	4b1d      	ldr	r3, [pc, #116]	@ (800a960 <__pow5mult+0xac>)
 800a8ea:	481e      	ldr	r0, [pc, #120]	@ (800a964 <__pow5mult+0xb0>)
 800a8ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a8f0:	f001 fb62 	bl	800bfb8 <__assert_func>
 800a8f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8f8:	6004      	str	r4, [r0, #0]
 800a8fa:	60c4      	str	r4, [r0, #12]
 800a8fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a900:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a904:	b94c      	cbnz	r4, 800a91a <__pow5mult+0x66>
 800a906:	f240 2171 	movw	r1, #625	@ 0x271
 800a90a:	4638      	mov	r0, r7
 800a90c:	f7ff ff12 	bl	800a734 <__i2b>
 800a910:	2300      	movs	r3, #0
 800a912:	f8c8 0008 	str.w	r0, [r8, #8]
 800a916:	4604      	mov	r4, r0
 800a918:	6003      	str	r3, [r0, #0]
 800a91a:	f04f 0900 	mov.w	r9, #0
 800a91e:	07eb      	lsls	r3, r5, #31
 800a920:	d50a      	bpl.n	800a938 <__pow5mult+0x84>
 800a922:	4631      	mov	r1, r6
 800a924:	4622      	mov	r2, r4
 800a926:	4638      	mov	r0, r7
 800a928:	f7ff ff1a 	bl	800a760 <__multiply>
 800a92c:	4631      	mov	r1, r6
 800a92e:	4680      	mov	r8, r0
 800a930:	4638      	mov	r0, r7
 800a932:	f7ff fe01 	bl	800a538 <_Bfree>
 800a936:	4646      	mov	r6, r8
 800a938:	106d      	asrs	r5, r5, #1
 800a93a:	d00b      	beq.n	800a954 <__pow5mult+0xa0>
 800a93c:	6820      	ldr	r0, [r4, #0]
 800a93e:	b938      	cbnz	r0, 800a950 <__pow5mult+0x9c>
 800a940:	4622      	mov	r2, r4
 800a942:	4621      	mov	r1, r4
 800a944:	4638      	mov	r0, r7
 800a946:	f7ff ff0b 	bl	800a760 <__multiply>
 800a94a:	6020      	str	r0, [r4, #0]
 800a94c:	f8c0 9000 	str.w	r9, [r0]
 800a950:	4604      	mov	r4, r0
 800a952:	e7e4      	b.n	800a91e <__pow5mult+0x6a>
 800a954:	4630      	mov	r0, r6
 800a956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a95a:	bf00      	nop
 800a95c:	0800cf6c 	.word	0x0800cf6c
 800a960:	0800ce92 	.word	0x0800ce92
 800a964:	0800cf12 	.word	0x0800cf12

0800a968 <__lshift>:
 800a968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a96c:	460c      	mov	r4, r1
 800a96e:	6849      	ldr	r1, [r1, #4]
 800a970:	6923      	ldr	r3, [r4, #16]
 800a972:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a976:	68a3      	ldr	r3, [r4, #8]
 800a978:	4607      	mov	r7, r0
 800a97a:	4691      	mov	r9, r2
 800a97c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a980:	f108 0601 	add.w	r6, r8, #1
 800a984:	42b3      	cmp	r3, r6
 800a986:	db0b      	blt.n	800a9a0 <__lshift+0x38>
 800a988:	4638      	mov	r0, r7
 800a98a:	f7ff fd95 	bl	800a4b8 <_Balloc>
 800a98e:	4605      	mov	r5, r0
 800a990:	b948      	cbnz	r0, 800a9a6 <__lshift+0x3e>
 800a992:	4602      	mov	r2, r0
 800a994:	4b28      	ldr	r3, [pc, #160]	@ (800aa38 <__lshift+0xd0>)
 800a996:	4829      	ldr	r0, [pc, #164]	@ (800aa3c <__lshift+0xd4>)
 800a998:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a99c:	f001 fb0c 	bl	800bfb8 <__assert_func>
 800a9a0:	3101      	adds	r1, #1
 800a9a2:	005b      	lsls	r3, r3, #1
 800a9a4:	e7ee      	b.n	800a984 <__lshift+0x1c>
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	f100 0114 	add.w	r1, r0, #20
 800a9ac:	f100 0210 	add.w	r2, r0, #16
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	4553      	cmp	r3, sl
 800a9b4:	db33      	blt.n	800aa1e <__lshift+0xb6>
 800a9b6:	6920      	ldr	r0, [r4, #16]
 800a9b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a9bc:	f104 0314 	add.w	r3, r4, #20
 800a9c0:	f019 091f 	ands.w	r9, r9, #31
 800a9c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a9c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a9cc:	d02b      	beq.n	800aa26 <__lshift+0xbe>
 800a9ce:	f1c9 0e20 	rsb	lr, r9, #32
 800a9d2:	468a      	mov	sl, r1
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	6818      	ldr	r0, [r3, #0]
 800a9d8:	fa00 f009 	lsl.w	r0, r0, r9
 800a9dc:	4310      	orrs	r0, r2
 800a9de:	f84a 0b04 	str.w	r0, [sl], #4
 800a9e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9e6:	459c      	cmp	ip, r3
 800a9e8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a9ec:	d8f3      	bhi.n	800a9d6 <__lshift+0x6e>
 800a9ee:	ebac 0304 	sub.w	r3, ip, r4
 800a9f2:	3b15      	subs	r3, #21
 800a9f4:	f023 0303 	bic.w	r3, r3, #3
 800a9f8:	3304      	adds	r3, #4
 800a9fa:	f104 0015 	add.w	r0, r4, #21
 800a9fe:	4584      	cmp	ip, r0
 800aa00:	bf38      	it	cc
 800aa02:	2304      	movcc	r3, #4
 800aa04:	50ca      	str	r2, [r1, r3]
 800aa06:	b10a      	cbz	r2, 800aa0c <__lshift+0xa4>
 800aa08:	f108 0602 	add.w	r6, r8, #2
 800aa0c:	3e01      	subs	r6, #1
 800aa0e:	4638      	mov	r0, r7
 800aa10:	612e      	str	r6, [r5, #16]
 800aa12:	4621      	mov	r1, r4
 800aa14:	f7ff fd90 	bl	800a538 <_Bfree>
 800aa18:	4628      	mov	r0, r5
 800aa1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa22:	3301      	adds	r3, #1
 800aa24:	e7c5      	b.n	800a9b2 <__lshift+0x4a>
 800aa26:	3904      	subs	r1, #4
 800aa28:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa2c:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa30:	459c      	cmp	ip, r3
 800aa32:	d8f9      	bhi.n	800aa28 <__lshift+0xc0>
 800aa34:	e7ea      	b.n	800aa0c <__lshift+0xa4>
 800aa36:	bf00      	nop
 800aa38:	0800cf01 	.word	0x0800cf01
 800aa3c:	0800cf12 	.word	0x0800cf12

0800aa40 <__mcmp>:
 800aa40:	690a      	ldr	r2, [r1, #16]
 800aa42:	4603      	mov	r3, r0
 800aa44:	6900      	ldr	r0, [r0, #16]
 800aa46:	1a80      	subs	r0, r0, r2
 800aa48:	b530      	push	{r4, r5, lr}
 800aa4a:	d10e      	bne.n	800aa6a <__mcmp+0x2a>
 800aa4c:	3314      	adds	r3, #20
 800aa4e:	3114      	adds	r1, #20
 800aa50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aa54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aa58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aa5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aa60:	4295      	cmp	r5, r2
 800aa62:	d003      	beq.n	800aa6c <__mcmp+0x2c>
 800aa64:	d205      	bcs.n	800aa72 <__mcmp+0x32>
 800aa66:	f04f 30ff 	mov.w	r0, #4294967295
 800aa6a:	bd30      	pop	{r4, r5, pc}
 800aa6c:	42a3      	cmp	r3, r4
 800aa6e:	d3f3      	bcc.n	800aa58 <__mcmp+0x18>
 800aa70:	e7fb      	b.n	800aa6a <__mcmp+0x2a>
 800aa72:	2001      	movs	r0, #1
 800aa74:	e7f9      	b.n	800aa6a <__mcmp+0x2a>
	...

0800aa78 <__mdiff>:
 800aa78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	4689      	mov	r9, r1
 800aa7e:	4606      	mov	r6, r0
 800aa80:	4611      	mov	r1, r2
 800aa82:	4648      	mov	r0, r9
 800aa84:	4614      	mov	r4, r2
 800aa86:	f7ff ffdb 	bl	800aa40 <__mcmp>
 800aa8a:	1e05      	subs	r5, r0, #0
 800aa8c:	d112      	bne.n	800aab4 <__mdiff+0x3c>
 800aa8e:	4629      	mov	r1, r5
 800aa90:	4630      	mov	r0, r6
 800aa92:	f7ff fd11 	bl	800a4b8 <_Balloc>
 800aa96:	4602      	mov	r2, r0
 800aa98:	b928      	cbnz	r0, 800aaa6 <__mdiff+0x2e>
 800aa9a:	4b3f      	ldr	r3, [pc, #252]	@ (800ab98 <__mdiff+0x120>)
 800aa9c:	f240 2137 	movw	r1, #567	@ 0x237
 800aaa0:	483e      	ldr	r0, [pc, #248]	@ (800ab9c <__mdiff+0x124>)
 800aaa2:	f001 fa89 	bl	800bfb8 <__assert_func>
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aaac:	4610      	mov	r0, r2
 800aaae:	b003      	add	sp, #12
 800aab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab4:	bfbc      	itt	lt
 800aab6:	464b      	movlt	r3, r9
 800aab8:	46a1      	movlt	r9, r4
 800aaba:	4630      	mov	r0, r6
 800aabc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aac0:	bfba      	itte	lt
 800aac2:	461c      	movlt	r4, r3
 800aac4:	2501      	movlt	r5, #1
 800aac6:	2500      	movge	r5, #0
 800aac8:	f7ff fcf6 	bl	800a4b8 <_Balloc>
 800aacc:	4602      	mov	r2, r0
 800aace:	b918      	cbnz	r0, 800aad8 <__mdiff+0x60>
 800aad0:	4b31      	ldr	r3, [pc, #196]	@ (800ab98 <__mdiff+0x120>)
 800aad2:	f240 2145 	movw	r1, #581	@ 0x245
 800aad6:	e7e3      	b.n	800aaa0 <__mdiff+0x28>
 800aad8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aadc:	6926      	ldr	r6, [r4, #16]
 800aade:	60c5      	str	r5, [r0, #12]
 800aae0:	f109 0310 	add.w	r3, r9, #16
 800aae4:	f109 0514 	add.w	r5, r9, #20
 800aae8:	f104 0e14 	add.w	lr, r4, #20
 800aaec:	f100 0b14 	add.w	fp, r0, #20
 800aaf0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aaf4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aaf8:	9301      	str	r3, [sp, #4]
 800aafa:	46d9      	mov	r9, fp
 800aafc:	f04f 0c00 	mov.w	ip, #0
 800ab00:	9b01      	ldr	r3, [sp, #4]
 800ab02:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ab06:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ab0a:	9301      	str	r3, [sp, #4]
 800ab0c:	fa1f f38a 	uxth.w	r3, sl
 800ab10:	4619      	mov	r1, r3
 800ab12:	b283      	uxth	r3, r0
 800ab14:	1acb      	subs	r3, r1, r3
 800ab16:	0c00      	lsrs	r0, r0, #16
 800ab18:	4463      	add	r3, ip
 800ab1a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ab1e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ab22:	b29b      	uxth	r3, r3
 800ab24:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ab28:	4576      	cmp	r6, lr
 800ab2a:	f849 3b04 	str.w	r3, [r9], #4
 800ab2e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab32:	d8e5      	bhi.n	800ab00 <__mdiff+0x88>
 800ab34:	1b33      	subs	r3, r6, r4
 800ab36:	3b15      	subs	r3, #21
 800ab38:	f023 0303 	bic.w	r3, r3, #3
 800ab3c:	3415      	adds	r4, #21
 800ab3e:	3304      	adds	r3, #4
 800ab40:	42a6      	cmp	r6, r4
 800ab42:	bf38      	it	cc
 800ab44:	2304      	movcc	r3, #4
 800ab46:	441d      	add	r5, r3
 800ab48:	445b      	add	r3, fp
 800ab4a:	461e      	mov	r6, r3
 800ab4c:	462c      	mov	r4, r5
 800ab4e:	4544      	cmp	r4, r8
 800ab50:	d30e      	bcc.n	800ab70 <__mdiff+0xf8>
 800ab52:	f108 0103 	add.w	r1, r8, #3
 800ab56:	1b49      	subs	r1, r1, r5
 800ab58:	f021 0103 	bic.w	r1, r1, #3
 800ab5c:	3d03      	subs	r5, #3
 800ab5e:	45a8      	cmp	r8, r5
 800ab60:	bf38      	it	cc
 800ab62:	2100      	movcc	r1, #0
 800ab64:	440b      	add	r3, r1
 800ab66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab6a:	b191      	cbz	r1, 800ab92 <__mdiff+0x11a>
 800ab6c:	6117      	str	r7, [r2, #16]
 800ab6e:	e79d      	b.n	800aaac <__mdiff+0x34>
 800ab70:	f854 1b04 	ldr.w	r1, [r4], #4
 800ab74:	46e6      	mov	lr, ip
 800ab76:	0c08      	lsrs	r0, r1, #16
 800ab78:	fa1c fc81 	uxtah	ip, ip, r1
 800ab7c:	4471      	add	r1, lr
 800ab7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ab82:	b289      	uxth	r1, r1
 800ab84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ab88:	f846 1b04 	str.w	r1, [r6], #4
 800ab8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab90:	e7dd      	b.n	800ab4e <__mdiff+0xd6>
 800ab92:	3f01      	subs	r7, #1
 800ab94:	e7e7      	b.n	800ab66 <__mdiff+0xee>
 800ab96:	bf00      	nop
 800ab98:	0800cf01 	.word	0x0800cf01
 800ab9c:	0800cf12 	.word	0x0800cf12

0800aba0 <__ulp>:
 800aba0:	b082      	sub	sp, #8
 800aba2:	ed8d 0b00 	vstr	d0, [sp]
 800aba6:	9a01      	ldr	r2, [sp, #4]
 800aba8:	4b0f      	ldr	r3, [pc, #60]	@ (800abe8 <__ulp+0x48>)
 800abaa:	4013      	ands	r3, r2
 800abac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	dc08      	bgt.n	800abc6 <__ulp+0x26>
 800abb4:	425b      	negs	r3, r3
 800abb6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800abba:	ea4f 5223 	mov.w	r2, r3, asr #20
 800abbe:	da04      	bge.n	800abca <__ulp+0x2a>
 800abc0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800abc4:	4113      	asrs	r3, r2
 800abc6:	2200      	movs	r2, #0
 800abc8:	e008      	b.n	800abdc <__ulp+0x3c>
 800abca:	f1a2 0314 	sub.w	r3, r2, #20
 800abce:	2b1e      	cmp	r3, #30
 800abd0:	bfda      	itte	le
 800abd2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800abd6:	40da      	lsrle	r2, r3
 800abd8:	2201      	movgt	r2, #1
 800abda:	2300      	movs	r3, #0
 800abdc:	4619      	mov	r1, r3
 800abde:	4610      	mov	r0, r2
 800abe0:	ec41 0b10 	vmov	d0, r0, r1
 800abe4:	b002      	add	sp, #8
 800abe6:	4770      	bx	lr
 800abe8:	7ff00000 	.word	0x7ff00000

0800abec <__b2d>:
 800abec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abf0:	6906      	ldr	r6, [r0, #16]
 800abf2:	f100 0814 	add.w	r8, r0, #20
 800abf6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800abfa:	1f37      	subs	r7, r6, #4
 800abfc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ac00:	4610      	mov	r0, r2
 800ac02:	f7ff fd4b 	bl	800a69c <__hi0bits>
 800ac06:	f1c0 0320 	rsb	r3, r0, #32
 800ac0a:	280a      	cmp	r0, #10
 800ac0c:	600b      	str	r3, [r1, #0]
 800ac0e:	491b      	ldr	r1, [pc, #108]	@ (800ac7c <__b2d+0x90>)
 800ac10:	dc15      	bgt.n	800ac3e <__b2d+0x52>
 800ac12:	f1c0 0c0b 	rsb	ip, r0, #11
 800ac16:	fa22 f30c 	lsr.w	r3, r2, ip
 800ac1a:	45b8      	cmp	r8, r7
 800ac1c:	ea43 0501 	orr.w	r5, r3, r1
 800ac20:	bf34      	ite	cc
 800ac22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac26:	2300      	movcs	r3, #0
 800ac28:	3015      	adds	r0, #21
 800ac2a:	fa02 f000 	lsl.w	r0, r2, r0
 800ac2e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ac32:	4303      	orrs	r3, r0
 800ac34:	461c      	mov	r4, r3
 800ac36:	ec45 4b10 	vmov	d0, r4, r5
 800ac3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac3e:	45b8      	cmp	r8, r7
 800ac40:	bf3a      	itte	cc
 800ac42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac46:	f1a6 0708 	subcc.w	r7, r6, #8
 800ac4a:	2300      	movcs	r3, #0
 800ac4c:	380b      	subs	r0, #11
 800ac4e:	d012      	beq.n	800ac76 <__b2d+0x8a>
 800ac50:	f1c0 0120 	rsb	r1, r0, #32
 800ac54:	fa23 f401 	lsr.w	r4, r3, r1
 800ac58:	4082      	lsls	r2, r0
 800ac5a:	4322      	orrs	r2, r4
 800ac5c:	4547      	cmp	r7, r8
 800ac5e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ac62:	bf8c      	ite	hi
 800ac64:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ac68:	2200      	movls	r2, #0
 800ac6a:	4083      	lsls	r3, r0
 800ac6c:	40ca      	lsrs	r2, r1
 800ac6e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ac72:	4313      	orrs	r3, r2
 800ac74:	e7de      	b.n	800ac34 <__b2d+0x48>
 800ac76:	ea42 0501 	orr.w	r5, r2, r1
 800ac7a:	e7db      	b.n	800ac34 <__b2d+0x48>
 800ac7c:	3ff00000 	.word	0x3ff00000

0800ac80 <__d2b>:
 800ac80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac84:	460f      	mov	r7, r1
 800ac86:	2101      	movs	r1, #1
 800ac88:	ec59 8b10 	vmov	r8, r9, d0
 800ac8c:	4616      	mov	r6, r2
 800ac8e:	f7ff fc13 	bl	800a4b8 <_Balloc>
 800ac92:	4604      	mov	r4, r0
 800ac94:	b930      	cbnz	r0, 800aca4 <__d2b+0x24>
 800ac96:	4602      	mov	r2, r0
 800ac98:	4b23      	ldr	r3, [pc, #140]	@ (800ad28 <__d2b+0xa8>)
 800ac9a:	4824      	ldr	r0, [pc, #144]	@ (800ad2c <__d2b+0xac>)
 800ac9c:	f240 310f 	movw	r1, #783	@ 0x30f
 800aca0:	f001 f98a 	bl	800bfb8 <__assert_func>
 800aca4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aca8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acac:	b10d      	cbz	r5, 800acb2 <__d2b+0x32>
 800acae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acb2:	9301      	str	r3, [sp, #4]
 800acb4:	f1b8 0300 	subs.w	r3, r8, #0
 800acb8:	d023      	beq.n	800ad02 <__d2b+0x82>
 800acba:	4668      	mov	r0, sp
 800acbc:	9300      	str	r3, [sp, #0]
 800acbe:	f7ff fd0c 	bl	800a6da <__lo0bits>
 800acc2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800acc6:	b1d0      	cbz	r0, 800acfe <__d2b+0x7e>
 800acc8:	f1c0 0320 	rsb	r3, r0, #32
 800accc:	fa02 f303 	lsl.w	r3, r2, r3
 800acd0:	430b      	orrs	r3, r1
 800acd2:	40c2      	lsrs	r2, r0
 800acd4:	6163      	str	r3, [r4, #20]
 800acd6:	9201      	str	r2, [sp, #4]
 800acd8:	9b01      	ldr	r3, [sp, #4]
 800acda:	61a3      	str	r3, [r4, #24]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	bf0c      	ite	eq
 800ace0:	2201      	moveq	r2, #1
 800ace2:	2202      	movne	r2, #2
 800ace4:	6122      	str	r2, [r4, #16]
 800ace6:	b1a5      	cbz	r5, 800ad12 <__d2b+0x92>
 800ace8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800acec:	4405      	add	r5, r0
 800acee:	603d      	str	r5, [r7, #0]
 800acf0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800acf4:	6030      	str	r0, [r6, #0]
 800acf6:	4620      	mov	r0, r4
 800acf8:	b003      	add	sp, #12
 800acfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acfe:	6161      	str	r1, [r4, #20]
 800ad00:	e7ea      	b.n	800acd8 <__d2b+0x58>
 800ad02:	a801      	add	r0, sp, #4
 800ad04:	f7ff fce9 	bl	800a6da <__lo0bits>
 800ad08:	9b01      	ldr	r3, [sp, #4]
 800ad0a:	6163      	str	r3, [r4, #20]
 800ad0c:	3020      	adds	r0, #32
 800ad0e:	2201      	movs	r2, #1
 800ad10:	e7e8      	b.n	800ace4 <__d2b+0x64>
 800ad12:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad16:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad1a:	6038      	str	r0, [r7, #0]
 800ad1c:	6918      	ldr	r0, [r3, #16]
 800ad1e:	f7ff fcbd 	bl	800a69c <__hi0bits>
 800ad22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad26:	e7e5      	b.n	800acf4 <__d2b+0x74>
 800ad28:	0800cf01 	.word	0x0800cf01
 800ad2c:	0800cf12 	.word	0x0800cf12

0800ad30 <__ratio>:
 800ad30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad34:	b085      	sub	sp, #20
 800ad36:	e9cd 1000 	strd	r1, r0, [sp]
 800ad3a:	a902      	add	r1, sp, #8
 800ad3c:	f7ff ff56 	bl	800abec <__b2d>
 800ad40:	9800      	ldr	r0, [sp, #0]
 800ad42:	a903      	add	r1, sp, #12
 800ad44:	ec55 4b10 	vmov	r4, r5, d0
 800ad48:	f7ff ff50 	bl	800abec <__b2d>
 800ad4c:	9b01      	ldr	r3, [sp, #4]
 800ad4e:	6919      	ldr	r1, [r3, #16]
 800ad50:	9b00      	ldr	r3, [sp, #0]
 800ad52:	691b      	ldr	r3, [r3, #16]
 800ad54:	1ac9      	subs	r1, r1, r3
 800ad56:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ad5a:	1a9b      	subs	r3, r3, r2
 800ad5c:	ec5b ab10 	vmov	sl, fp, d0
 800ad60:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	bfce      	itee	gt
 800ad68:	462a      	movgt	r2, r5
 800ad6a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ad6e:	465a      	movle	r2, fp
 800ad70:	462f      	mov	r7, r5
 800ad72:	46d9      	mov	r9, fp
 800ad74:	bfcc      	ite	gt
 800ad76:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ad7a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ad7e:	464b      	mov	r3, r9
 800ad80:	4652      	mov	r2, sl
 800ad82:	4620      	mov	r0, r4
 800ad84:	4639      	mov	r1, r7
 800ad86:	f7f5 fd79 	bl	800087c <__aeabi_ddiv>
 800ad8a:	ec41 0b10 	vmov	d0, r0, r1
 800ad8e:	b005      	add	sp, #20
 800ad90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad94 <__copybits>:
 800ad94:	3901      	subs	r1, #1
 800ad96:	b570      	push	{r4, r5, r6, lr}
 800ad98:	1149      	asrs	r1, r1, #5
 800ad9a:	6914      	ldr	r4, [r2, #16]
 800ad9c:	3101      	adds	r1, #1
 800ad9e:	f102 0314 	add.w	r3, r2, #20
 800ada2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ada6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800adaa:	1f05      	subs	r5, r0, #4
 800adac:	42a3      	cmp	r3, r4
 800adae:	d30c      	bcc.n	800adca <__copybits+0x36>
 800adb0:	1aa3      	subs	r3, r4, r2
 800adb2:	3b11      	subs	r3, #17
 800adb4:	f023 0303 	bic.w	r3, r3, #3
 800adb8:	3211      	adds	r2, #17
 800adba:	42a2      	cmp	r2, r4
 800adbc:	bf88      	it	hi
 800adbe:	2300      	movhi	r3, #0
 800adc0:	4418      	add	r0, r3
 800adc2:	2300      	movs	r3, #0
 800adc4:	4288      	cmp	r0, r1
 800adc6:	d305      	bcc.n	800add4 <__copybits+0x40>
 800adc8:	bd70      	pop	{r4, r5, r6, pc}
 800adca:	f853 6b04 	ldr.w	r6, [r3], #4
 800adce:	f845 6f04 	str.w	r6, [r5, #4]!
 800add2:	e7eb      	b.n	800adac <__copybits+0x18>
 800add4:	f840 3b04 	str.w	r3, [r0], #4
 800add8:	e7f4      	b.n	800adc4 <__copybits+0x30>

0800adda <__any_on>:
 800adda:	f100 0214 	add.w	r2, r0, #20
 800adde:	6900      	ldr	r0, [r0, #16]
 800ade0:	114b      	asrs	r3, r1, #5
 800ade2:	4298      	cmp	r0, r3
 800ade4:	b510      	push	{r4, lr}
 800ade6:	db11      	blt.n	800ae0c <__any_on+0x32>
 800ade8:	dd0a      	ble.n	800ae00 <__any_on+0x26>
 800adea:	f011 011f 	ands.w	r1, r1, #31
 800adee:	d007      	beq.n	800ae00 <__any_on+0x26>
 800adf0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800adf4:	fa24 f001 	lsr.w	r0, r4, r1
 800adf8:	fa00 f101 	lsl.w	r1, r0, r1
 800adfc:	428c      	cmp	r4, r1
 800adfe:	d10b      	bne.n	800ae18 <__any_on+0x3e>
 800ae00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d803      	bhi.n	800ae10 <__any_on+0x36>
 800ae08:	2000      	movs	r0, #0
 800ae0a:	bd10      	pop	{r4, pc}
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	e7f7      	b.n	800ae00 <__any_on+0x26>
 800ae10:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae14:	2900      	cmp	r1, #0
 800ae16:	d0f5      	beq.n	800ae04 <__any_on+0x2a>
 800ae18:	2001      	movs	r0, #1
 800ae1a:	e7f6      	b.n	800ae0a <__any_on+0x30>

0800ae1c <sulp>:
 800ae1c:	b570      	push	{r4, r5, r6, lr}
 800ae1e:	4604      	mov	r4, r0
 800ae20:	460d      	mov	r5, r1
 800ae22:	ec45 4b10 	vmov	d0, r4, r5
 800ae26:	4616      	mov	r6, r2
 800ae28:	f7ff feba 	bl	800aba0 <__ulp>
 800ae2c:	ec51 0b10 	vmov	r0, r1, d0
 800ae30:	b17e      	cbz	r6, 800ae52 <sulp+0x36>
 800ae32:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ae36:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	dd09      	ble.n	800ae52 <sulp+0x36>
 800ae3e:	051b      	lsls	r3, r3, #20
 800ae40:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ae44:	2400      	movs	r4, #0
 800ae46:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ae4a:	4622      	mov	r2, r4
 800ae4c:	462b      	mov	r3, r5
 800ae4e:	f7f5 fbeb 	bl	8000628 <__aeabi_dmul>
 800ae52:	ec41 0b10 	vmov	d0, r0, r1
 800ae56:	bd70      	pop	{r4, r5, r6, pc}

0800ae58 <_strtod_l>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	b09f      	sub	sp, #124	@ 0x7c
 800ae5e:	460c      	mov	r4, r1
 800ae60:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ae62:	2200      	movs	r2, #0
 800ae64:	921a      	str	r2, [sp, #104]	@ 0x68
 800ae66:	9005      	str	r0, [sp, #20]
 800ae68:	f04f 0a00 	mov.w	sl, #0
 800ae6c:	f04f 0b00 	mov.w	fp, #0
 800ae70:	460a      	mov	r2, r1
 800ae72:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae74:	7811      	ldrb	r1, [r2, #0]
 800ae76:	292b      	cmp	r1, #43	@ 0x2b
 800ae78:	d04a      	beq.n	800af10 <_strtod_l+0xb8>
 800ae7a:	d838      	bhi.n	800aeee <_strtod_l+0x96>
 800ae7c:	290d      	cmp	r1, #13
 800ae7e:	d832      	bhi.n	800aee6 <_strtod_l+0x8e>
 800ae80:	2908      	cmp	r1, #8
 800ae82:	d832      	bhi.n	800aeea <_strtod_l+0x92>
 800ae84:	2900      	cmp	r1, #0
 800ae86:	d03b      	beq.n	800af00 <_strtod_l+0xa8>
 800ae88:	2200      	movs	r2, #0
 800ae8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ae8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ae8e:	782a      	ldrb	r2, [r5, #0]
 800ae90:	2a30      	cmp	r2, #48	@ 0x30
 800ae92:	f040 80b3 	bne.w	800affc <_strtod_l+0x1a4>
 800ae96:	786a      	ldrb	r2, [r5, #1]
 800ae98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ae9c:	2a58      	cmp	r2, #88	@ 0x58
 800ae9e:	d16e      	bne.n	800af7e <_strtod_l+0x126>
 800aea0:	9302      	str	r3, [sp, #8]
 800aea2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	ab1a      	add	r3, sp, #104	@ 0x68
 800aea8:	9300      	str	r3, [sp, #0]
 800aeaa:	4a8e      	ldr	r2, [pc, #568]	@ (800b0e4 <_strtod_l+0x28c>)
 800aeac:	9805      	ldr	r0, [sp, #20]
 800aeae:	ab1b      	add	r3, sp, #108	@ 0x6c
 800aeb0:	a919      	add	r1, sp, #100	@ 0x64
 800aeb2:	f001 f91b 	bl	800c0ec <__gethex>
 800aeb6:	f010 060f 	ands.w	r6, r0, #15
 800aeba:	4604      	mov	r4, r0
 800aebc:	d005      	beq.n	800aeca <_strtod_l+0x72>
 800aebe:	2e06      	cmp	r6, #6
 800aec0:	d128      	bne.n	800af14 <_strtod_l+0xbc>
 800aec2:	3501      	adds	r5, #1
 800aec4:	2300      	movs	r3, #0
 800aec6:	9519      	str	r5, [sp, #100]	@ 0x64
 800aec8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aeca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aecc:	2b00      	cmp	r3, #0
 800aece:	f040 858e 	bne.w	800b9ee <_strtod_l+0xb96>
 800aed2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aed4:	b1cb      	cbz	r3, 800af0a <_strtod_l+0xb2>
 800aed6:	4652      	mov	r2, sl
 800aed8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800aedc:	ec43 2b10 	vmov	d0, r2, r3
 800aee0:	b01f      	add	sp, #124	@ 0x7c
 800aee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee6:	2920      	cmp	r1, #32
 800aee8:	d1ce      	bne.n	800ae88 <_strtod_l+0x30>
 800aeea:	3201      	adds	r2, #1
 800aeec:	e7c1      	b.n	800ae72 <_strtod_l+0x1a>
 800aeee:	292d      	cmp	r1, #45	@ 0x2d
 800aef0:	d1ca      	bne.n	800ae88 <_strtod_l+0x30>
 800aef2:	2101      	movs	r1, #1
 800aef4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aef6:	1c51      	adds	r1, r2, #1
 800aef8:	9119      	str	r1, [sp, #100]	@ 0x64
 800aefa:	7852      	ldrb	r2, [r2, #1]
 800aefc:	2a00      	cmp	r2, #0
 800aefe:	d1c5      	bne.n	800ae8c <_strtod_l+0x34>
 800af00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800af02:	9419      	str	r4, [sp, #100]	@ 0x64
 800af04:	2b00      	cmp	r3, #0
 800af06:	f040 8570 	bne.w	800b9ea <_strtod_l+0xb92>
 800af0a:	4652      	mov	r2, sl
 800af0c:	465b      	mov	r3, fp
 800af0e:	e7e5      	b.n	800aedc <_strtod_l+0x84>
 800af10:	2100      	movs	r1, #0
 800af12:	e7ef      	b.n	800aef4 <_strtod_l+0x9c>
 800af14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800af16:	b13a      	cbz	r2, 800af28 <_strtod_l+0xd0>
 800af18:	2135      	movs	r1, #53	@ 0x35
 800af1a:	a81c      	add	r0, sp, #112	@ 0x70
 800af1c:	f7ff ff3a 	bl	800ad94 <__copybits>
 800af20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af22:	9805      	ldr	r0, [sp, #20]
 800af24:	f7ff fb08 	bl	800a538 <_Bfree>
 800af28:	3e01      	subs	r6, #1
 800af2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800af2c:	2e04      	cmp	r6, #4
 800af2e:	d806      	bhi.n	800af3e <_strtod_l+0xe6>
 800af30:	e8df f006 	tbb	[pc, r6]
 800af34:	201d0314 	.word	0x201d0314
 800af38:	14          	.byte	0x14
 800af39:	00          	.byte	0x00
 800af3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800af3e:	05e1      	lsls	r1, r4, #23
 800af40:	bf48      	it	mi
 800af42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800af46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af4a:	0d1b      	lsrs	r3, r3, #20
 800af4c:	051b      	lsls	r3, r3, #20
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d1bb      	bne.n	800aeca <_strtod_l+0x72>
 800af52:	f7fe fb23 	bl	800959c <__errno>
 800af56:	2322      	movs	r3, #34	@ 0x22
 800af58:	6003      	str	r3, [r0, #0]
 800af5a:	e7b6      	b.n	800aeca <_strtod_l+0x72>
 800af5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800af60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800af64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800af68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800af6c:	e7e7      	b.n	800af3e <_strtod_l+0xe6>
 800af6e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b0ec <_strtod_l+0x294>
 800af72:	e7e4      	b.n	800af3e <_strtod_l+0xe6>
 800af74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800af78:	f04f 3aff 	mov.w	sl, #4294967295
 800af7c:	e7df      	b.n	800af3e <_strtod_l+0xe6>
 800af7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af80:	1c5a      	adds	r2, r3, #1
 800af82:	9219      	str	r2, [sp, #100]	@ 0x64
 800af84:	785b      	ldrb	r3, [r3, #1]
 800af86:	2b30      	cmp	r3, #48	@ 0x30
 800af88:	d0f9      	beq.n	800af7e <_strtod_l+0x126>
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d09d      	beq.n	800aeca <_strtod_l+0x72>
 800af8e:	2301      	movs	r3, #1
 800af90:	9309      	str	r3, [sp, #36]	@ 0x24
 800af92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af94:	930c      	str	r3, [sp, #48]	@ 0x30
 800af96:	2300      	movs	r3, #0
 800af98:	9308      	str	r3, [sp, #32]
 800af9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800af9c:	461f      	mov	r7, r3
 800af9e:	220a      	movs	r2, #10
 800afa0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800afa2:	7805      	ldrb	r5, [r0, #0]
 800afa4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800afa8:	b2d9      	uxtb	r1, r3
 800afaa:	2909      	cmp	r1, #9
 800afac:	d928      	bls.n	800b000 <_strtod_l+0x1a8>
 800afae:	494e      	ldr	r1, [pc, #312]	@ (800b0e8 <_strtod_l+0x290>)
 800afb0:	2201      	movs	r2, #1
 800afb2:	f000 ffd5 	bl	800bf60 <strncmp>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	d032      	beq.n	800b020 <_strtod_l+0x1c8>
 800afba:	2000      	movs	r0, #0
 800afbc:	462a      	mov	r2, r5
 800afbe:	4681      	mov	r9, r0
 800afc0:	463d      	mov	r5, r7
 800afc2:	4603      	mov	r3, r0
 800afc4:	2a65      	cmp	r2, #101	@ 0x65
 800afc6:	d001      	beq.n	800afcc <_strtod_l+0x174>
 800afc8:	2a45      	cmp	r2, #69	@ 0x45
 800afca:	d114      	bne.n	800aff6 <_strtod_l+0x19e>
 800afcc:	b91d      	cbnz	r5, 800afd6 <_strtod_l+0x17e>
 800afce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afd0:	4302      	orrs	r2, r0
 800afd2:	d095      	beq.n	800af00 <_strtod_l+0xa8>
 800afd4:	2500      	movs	r5, #0
 800afd6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800afd8:	1c62      	adds	r2, r4, #1
 800afda:	9219      	str	r2, [sp, #100]	@ 0x64
 800afdc:	7862      	ldrb	r2, [r4, #1]
 800afde:	2a2b      	cmp	r2, #43	@ 0x2b
 800afe0:	d077      	beq.n	800b0d2 <_strtod_l+0x27a>
 800afe2:	2a2d      	cmp	r2, #45	@ 0x2d
 800afe4:	d07b      	beq.n	800b0de <_strtod_l+0x286>
 800afe6:	f04f 0c00 	mov.w	ip, #0
 800afea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800afee:	2909      	cmp	r1, #9
 800aff0:	f240 8082 	bls.w	800b0f8 <_strtod_l+0x2a0>
 800aff4:	9419      	str	r4, [sp, #100]	@ 0x64
 800aff6:	f04f 0800 	mov.w	r8, #0
 800affa:	e0a2      	b.n	800b142 <_strtod_l+0x2ea>
 800affc:	2300      	movs	r3, #0
 800affe:	e7c7      	b.n	800af90 <_strtod_l+0x138>
 800b000:	2f08      	cmp	r7, #8
 800b002:	bfd5      	itete	le
 800b004:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b006:	9908      	ldrgt	r1, [sp, #32]
 800b008:	fb02 3301 	mlale	r3, r2, r1, r3
 800b00c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b010:	f100 0001 	add.w	r0, r0, #1
 800b014:	bfd4      	ite	le
 800b016:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b018:	9308      	strgt	r3, [sp, #32]
 800b01a:	3701      	adds	r7, #1
 800b01c:	9019      	str	r0, [sp, #100]	@ 0x64
 800b01e:	e7bf      	b.n	800afa0 <_strtod_l+0x148>
 800b020:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b022:	1c5a      	adds	r2, r3, #1
 800b024:	9219      	str	r2, [sp, #100]	@ 0x64
 800b026:	785a      	ldrb	r2, [r3, #1]
 800b028:	b37f      	cbz	r7, 800b08a <_strtod_l+0x232>
 800b02a:	4681      	mov	r9, r0
 800b02c:	463d      	mov	r5, r7
 800b02e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b032:	2b09      	cmp	r3, #9
 800b034:	d912      	bls.n	800b05c <_strtod_l+0x204>
 800b036:	2301      	movs	r3, #1
 800b038:	e7c4      	b.n	800afc4 <_strtod_l+0x16c>
 800b03a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b03c:	1c5a      	adds	r2, r3, #1
 800b03e:	9219      	str	r2, [sp, #100]	@ 0x64
 800b040:	785a      	ldrb	r2, [r3, #1]
 800b042:	3001      	adds	r0, #1
 800b044:	2a30      	cmp	r2, #48	@ 0x30
 800b046:	d0f8      	beq.n	800b03a <_strtod_l+0x1e2>
 800b048:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b04c:	2b08      	cmp	r3, #8
 800b04e:	f200 84d3 	bhi.w	800b9f8 <_strtod_l+0xba0>
 800b052:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b054:	930c      	str	r3, [sp, #48]	@ 0x30
 800b056:	4681      	mov	r9, r0
 800b058:	2000      	movs	r0, #0
 800b05a:	4605      	mov	r5, r0
 800b05c:	3a30      	subs	r2, #48	@ 0x30
 800b05e:	f100 0301 	add.w	r3, r0, #1
 800b062:	d02a      	beq.n	800b0ba <_strtod_l+0x262>
 800b064:	4499      	add	r9, r3
 800b066:	eb00 0c05 	add.w	ip, r0, r5
 800b06a:	462b      	mov	r3, r5
 800b06c:	210a      	movs	r1, #10
 800b06e:	4563      	cmp	r3, ip
 800b070:	d10d      	bne.n	800b08e <_strtod_l+0x236>
 800b072:	1c69      	adds	r1, r5, #1
 800b074:	4401      	add	r1, r0
 800b076:	4428      	add	r0, r5
 800b078:	2808      	cmp	r0, #8
 800b07a:	dc16      	bgt.n	800b0aa <_strtod_l+0x252>
 800b07c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b07e:	230a      	movs	r3, #10
 800b080:	fb03 2300 	mla	r3, r3, r0, r2
 800b084:	930a      	str	r3, [sp, #40]	@ 0x28
 800b086:	2300      	movs	r3, #0
 800b088:	e018      	b.n	800b0bc <_strtod_l+0x264>
 800b08a:	4638      	mov	r0, r7
 800b08c:	e7da      	b.n	800b044 <_strtod_l+0x1ec>
 800b08e:	2b08      	cmp	r3, #8
 800b090:	f103 0301 	add.w	r3, r3, #1
 800b094:	dc03      	bgt.n	800b09e <_strtod_l+0x246>
 800b096:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b098:	434e      	muls	r6, r1
 800b09a:	960a      	str	r6, [sp, #40]	@ 0x28
 800b09c:	e7e7      	b.n	800b06e <_strtod_l+0x216>
 800b09e:	2b10      	cmp	r3, #16
 800b0a0:	bfde      	ittt	le
 800b0a2:	9e08      	ldrle	r6, [sp, #32]
 800b0a4:	434e      	mulle	r6, r1
 800b0a6:	9608      	strle	r6, [sp, #32]
 800b0a8:	e7e1      	b.n	800b06e <_strtod_l+0x216>
 800b0aa:	280f      	cmp	r0, #15
 800b0ac:	dceb      	bgt.n	800b086 <_strtod_l+0x22e>
 800b0ae:	9808      	ldr	r0, [sp, #32]
 800b0b0:	230a      	movs	r3, #10
 800b0b2:	fb03 2300 	mla	r3, r3, r0, r2
 800b0b6:	9308      	str	r3, [sp, #32]
 800b0b8:	e7e5      	b.n	800b086 <_strtod_l+0x22e>
 800b0ba:	4629      	mov	r1, r5
 800b0bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0be:	1c50      	adds	r0, r2, #1
 800b0c0:	9019      	str	r0, [sp, #100]	@ 0x64
 800b0c2:	7852      	ldrb	r2, [r2, #1]
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	460d      	mov	r5, r1
 800b0c8:	e7b1      	b.n	800b02e <_strtod_l+0x1d6>
 800b0ca:	f04f 0900 	mov.w	r9, #0
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	e77d      	b.n	800afce <_strtod_l+0x176>
 800b0d2:	f04f 0c00 	mov.w	ip, #0
 800b0d6:	1ca2      	adds	r2, r4, #2
 800b0d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0da:	78a2      	ldrb	r2, [r4, #2]
 800b0dc:	e785      	b.n	800afea <_strtod_l+0x192>
 800b0de:	f04f 0c01 	mov.w	ip, #1
 800b0e2:	e7f8      	b.n	800b0d6 <_strtod_l+0x27e>
 800b0e4:	0800d080 	.word	0x0800d080
 800b0e8:	0800d068 	.word	0x0800d068
 800b0ec:	7ff00000 	.word	0x7ff00000
 800b0f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0f2:	1c51      	adds	r1, r2, #1
 800b0f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800b0f6:	7852      	ldrb	r2, [r2, #1]
 800b0f8:	2a30      	cmp	r2, #48	@ 0x30
 800b0fa:	d0f9      	beq.n	800b0f0 <_strtod_l+0x298>
 800b0fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b100:	2908      	cmp	r1, #8
 800b102:	f63f af78 	bhi.w	800aff6 <_strtod_l+0x19e>
 800b106:	3a30      	subs	r2, #48	@ 0x30
 800b108:	920e      	str	r2, [sp, #56]	@ 0x38
 800b10a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b10c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b10e:	f04f 080a 	mov.w	r8, #10
 800b112:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b114:	1c56      	adds	r6, r2, #1
 800b116:	9619      	str	r6, [sp, #100]	@ 0x64
 800b118:	7852      	ldrb	r2, [r2, #1]
 800b11a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b11e:	f1be 0f09 	cmp.w	lr, #9
 800b122:	d939      	bls.n	800b198 <_strtod_l+0x340>
 800b124:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b126:	1a76      	subs	r6, r6, r1
 800b128:	2e08      	cmp	r6, #8
 800b12a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b12e:	dc03      	bgt.n	800b138 <_strtod_l+0x2e0>
 800b130:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b132:	4588      	cmp	r8, r1
 800b134:	bfa8      	it	ge
 800b136:	4688      	movge	r8, r1
 800b138:	f1bc 0f00 	cmp.w	ip, #0
 800b13c:	d001      	beq.n	800b142 <_strtod_l+0x2ea>
 800b13e:	f1c8 0800 	rsb	r8, r8, #0
 800b142:	2d00      	cmp	r5, #0
 800b144:	d14e      	bne.n	800b1e4 <_strtod_l+0x38c>
 800b146:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b148:	4308      	orrs	r0, r1
 800b14a:	f47f aebe 	bne.w	800aeca <_strtod_l+0x72>
 800b14e:	2b00      	cmp	r3, #0
 800b150:	f47f aed6 	bne.w	800af00 <_strtod_l+0xa8>
 800b154:	2a69      	cmp	r2, #105	@ 0x69
 800b156:	d028      	beq.n	800b1aa <_strtod_l+0x352>
 800b158:	dc25      	bgt.n	800b1a6 <_strtod_l+0x34e>
 800b15a:	2a49      	cmp	r2, #73	@ 0x49
 800b15c:	d025      	beq.n	800b1aa <_strtod_l+0x352>
 800b15e:	2a4e      	cmp	r2, #78	@ 0x4e
 800b160:	f47f aece 	bne.w	800af00 <_strtod_l+0xa8>
 800b164:	499b      	ldr	r1, [pc, #620]	@ (800b3d4 <_strtod_l+0x57c>)
 800b166:	a819      	add	r0, sp, #100	@ 0x64
 800b168:	f001 f9e2 	bl	800c530 <__match>
 800b16c:	2800      	cmp	r0, #0
 800b16e:	f43f aec7 	beq.w	800af00 <_strtod_l+0xa8>
 800b172:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	2b28      	cmp	r3, #40	@ 0x28
 800b178:	d12e      	bne.n	800b1d8 <_strtod_l+0x380>
 800b17a:	4997      	ldr	r1, [pc, #604]	@ (800b3d8 <_strtod_l+0x580>)
 800b17c:	aa1c      	add	r2, sp, #112	@ 0x70
 800b17e:	a819      	add	r0, sp, #100	@ 0x64
 800b180:	f001 f9ea 	bl	800c558 <__hexnan>
 800b184:	2805      	cmp	r0, #5
 800b186:	d127      	bne.n	800b1d8 <_strtod_l+0x380>
 800b188:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b18a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b18e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b192:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b196:	e698      	b.n	800aeca <_strtod_l+0x72>
 800b198:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b19a:	fb08 2101 	mla	r1, r8, r1, r2
 800b19e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b1a2:	920e      	str	r2, [sp, #56]	@ 0x38
 800b1a4:	e7b5      	b.n	800b112 <_strtod_l+0x2ba>
 800b1a6:	2a6e      	cmp	r2, #110	@ 0x6e
 800b1a8:	e7da      	b.n	800b160 <_strtod_l+0x308>
 800b1aa:	498c      	ldr	r1, [pc, #560]	@ (800b3dc <_strtod_l+0x584>)
 800b1ac:	a819      	add	r0, sp, #100	@ 0x64
 800b1ae:	f001 f9bf 	bl	800c530 <__match>
 800b1b2:	2800      	cmp	r0, #0
 800b1b4:	f43f aea4 	beq.w	800af00 <_strtod_l+0xa8>
 800b1b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1ba:	4989      	ldr	r1, [pc, #548]	@ (800b3e0 <_strtod_l+0x588>)
 800b1bc:	3b01      	subs	r3, #1
 800b1be:	a819      	add	r0, sp, #100	@ 0x64
 800b1c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800b1c2:	f001 f9b5 	bl	800c530 <__match>
 800b1c6:	b910      	cbnz	r0, 800b1ce <_strtod_l+0x376>
 800b1c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800b1ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b3f0 <_strtod_l+0x598>
 800b1d2:	f04f 0a00 	mov.w	sl, #0
 800b1d6:	e678      	b.n	800aeca <_strtod_l+0x72>
 800b1d8:	4882      	ldr	r0, [pc, #520]	@ (800b3e4 <_strtod_l+0x58c>)
 800b1da:	f000 fee5 	bl	800bfa8 <nan>
 800b1de:	ec5b ab10 	vmov	sl, fp, d0
 800b1e2:	e672      	b.n	800aeca <_strtod_l+0x72>
 800b1e4:	eba8 0309 	sub.w	r3, r8, r9
 800b1e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1ec:	2f00      	cmp	r7, #0
 800b1ee:	bf08      	it	eq
 800b1f0:	462f      	moveq	r7, r5
 800b1f2:	2d10      	cmp	r5, #16
 800b1f4:	462c      	mov	r4, r5
 800b1f6:	bfa8      	it	ge
 800b1f8:	2410      	movge	r4, #16
 800b1fa:	f7f5 f99b 	bl	8000534 <__aeabi_ui2d>
 800b1fe:	2d09      	cmp	r5, #9
 800b200:	4682      	mov	sl, r0
 800b202:	468b      	mov	fp, r1
 800b204:	dc13      	bgt.n	800b22e <_strtod_l+0x3d6>
 800b206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b208:	2b00      	cmp	r3, #0
 800b20a:	f43f ae5e 	beq.w	800aeca <_strtod_l+0x72>
 800b20e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b210:	dd78      	ble.n	800b304 <_strtod_l+0x4ac>
 800b212:	2b16      	cmp	r3, #22
 800b214:	dc5f      	bgt.n	800b2d6 <_strtod_l+0x47e>
 800b216:	4974      	ldr	r1, [pc, #464]	@ (800b3e8 <_strtod_l+0x590>)
 800b218:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b21c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b220:	4652      	mov	r2, sl
 800b222:	465b      	mov	r3, fp
 800b224:	f7f5 fa00 	bl	8000628 <__aeabi_dmul>
 800b228:	4682      	mov	sl, r0
 800b22a:	468b      	mov	fp, r1
 800b22c:	e64d      	b.n	800aeca <_strtod_l+0x72>
 800b22e:	4b6e      	ldr	r3, [pc, #440]	@ (800b3e8 <_strtod_l+0x590>)
 800b230:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b234:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b238:	f7f5 f9f6 	bl	8000628 <__aeabi_dmul>
 800b23c:	4682      	mov	sl, r0
 800b23e:	9808      	ldr	r0, [sp, #32]
 800b240:	468b      	mov	fp, r1
 800b242:	f7f5 f977 	bl	8000534 <__aeabi_ui2d>
 800b246:	4602      	mov	r2, r0
 800b248:	460b      	mov	r3, r1
 800b24a:	4650      	mov	r0, sl
 800b24c:	4659      	mov	r1, fp
 800b24e:	f7f5 f835 	bl	80002bc <__adddf3>
 800b252:	2d0f      	cmp	r5, #15
 800b254:	4682      	mov	sl, r0
 800b256:	468b      	mov	fp, r1
 800b258:	ddd5      	ble.n	800b206 <_strtod_l+0x3ae>
 800b25a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b25c:	1b2c      	subs	r4, r5, r4
 800b25e:	441c      	add	r4, r3
 800b260:	2c00      	cmp	r4, #0
 800b262:	f340 8096 	ble.w	800b392 <_strtod_l+0x53a>
 800b266:	f014 030f 	ands.w	r3, r4, #15
 800b26a:	d00a      	beq.n	800b282 <_strtod_l+0x42a>
 800b26c:	495e      	ldr	r1, [pc, #376]	@ (800b3e8 <_strtod_l+0x590>)
 800b26e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b272:	4652      	mov	r2, sl
 800b274:	465b      	mov	r3, fp
 800b276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b27a:	f7f5 f9d5 	bl	8000628 <__aeabi_dmul>
 800b27e:	4682      	mov	sl, r0
 800b280:	468b      	mov	fp, r1
 800b282:	f034 040f 	bics.w	r4, r4, #15
 800b286:	d073      	beq.n	800b370 <_strtod_l+0x518>
 800b288:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b28c:	dd48      	ble.n	800b320 <_strtod_l+0x4c8>
 800b28e:	2400      	movs	r4, #0
 800b290:	46a0      	mov	r8, r4
 800b292:	940a      	str	r4, [sp, #40]	@ 0x28
 800b294:	46a1      	mov	r9, r4
 800b296:	9a05      	ldr	r2, [sp, #20]
 800b298:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b3f0 <_strtod_l+0x598>
 800b29c:	2322      	movs	r3, #34	@ 0x22
 800b29e:	6013      	str	r3, [r2, #0]
 800b2a0:	f04f 0a00 	mov.w	sl, #0
 800b2a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	f43f ae0f 	beq.w	800aeca <_strtod_l+0x72>
 800b2ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2ae:	9805      	ldr	r0, [sp, #20]
 800b2b0:	f7ff f942 	bl	800a538 <_Bfree>
 800b2b4:	9805      	ldr	r0, [sp, #20]
 800b2b6:	4649      	mov	r1, r9
 800b2b8:	f7ff f93e 	bl	800a538 <_Bfree>
 800b2bc:	9805      	ldr	r0, [sp, #20]
 800b2be:	4641      	mov	r1, r8
 800b2c0:	f7ff f93a 	bl	800a538 <_Bfree>
 800b2c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2c6:	9805      	ldr	r0, [sp, #20]
 800b2c8:	f7ff f936 	bl	800a538 <_Bfree>
 800b2cc:	9805      	ldr	r0, [sp, #20]
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	f7ff f932 	bl	800a538 <_Bfree>
 800b2d4:	e5f9      	b.n	800aeca <_strtod_l+0x72>
 800b2d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	dbbc      	blt.n	800b25a <_strtod_l+0x402>
 800b2e0:	4c41      	ldr	r4, [pc, #260]	@ (800b3e8 <_strtod_l+0x590>)
 800b2e2:	f1c5 050f 	rsb	r5, r5, #15
 800b2e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b2ea:	4652      	mov	r2, sl
 800b2ec:	465b      	mov	r3, fp
 800b2ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2f2:	f7f5 f999 	bl	8000628 <__aeabi_dmul>
 800b2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f8:	1b5d      	subs	r5, r3, r5
 800b2fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b2fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b302:	e78f      	b.n	800b224 <_strtod_l+0x3cc>
 800b304:	3316      	adds	r3, #22
 800b306:	dba8      	blt.n	800b25a <_strtod_l+0x402>
 800b308:	4b37      	ldr	r3, [pc, #220]	@ (800b3e8 <_strtod_l+0x590>)
 800b30a:	eba9 0808 	sub.w	r8, r9, r8
 800b30e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b312:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b316:	4650      	mov	r0, sl
 800b318:	4659      	mov	r1, fp
 800b31a:	f7f5 faaf 	bl	800087c <__aeabi_ddiv>
 800b31e:	e783      	b.n	800b228 <_strtod_l+0x3d0>
 800b320:	4b32      	ldr	r3, [pc, #200]	@ (800b3ec <_strtod_l+0x594>)
 800b322:	9308      	str	r3, [sp, #32]
 800b324:	2300      	movs	r3, #0
 800b326:	1124      	asrs	r4, r4, #4
 800b328:	4650      	mov	r0, sl
 800b32a:	4659      	mov	r1, fp
 800b32c:	461e      	mov	r6, r3
 800b32e:	2c01      	cmp	r4, #1
 800b330:	dc21      	bgt.n	800b376 <_strtod_l+0x51e>
 800b332:	b10b      	cbz	r3, 800b338 <_strtod_l+0x4e0>
 800b334:	4682      	mov	sl, r0
 800b336:	468b      	mov	fp, r1
 800b338:	492c      	ldr	r1, [pc, #176]	@ (800b3ec <_strtod_l+0x594>)
 800b33a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b33e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b342:	4652      	mov	r2, sl
 800b344:	465b      	mov	r3, fp
 800b346:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b34a:	f7f5 f96d 	bl	8000628 <__aeabi_dmul>
 800b34e:	4b28      	ldr	r3, [pc, #160]	@ (800b3f0 <_strtod_l+0x598>)
 800b350:	460a      	mov	r2, r1
 800b352:	400b      	ands	r3, r1
 800b354:	4927      	ldr	r1, [pc, #156]	@ (800b3f4 <_strtod_l+0x59c>)
 800b356:	428b      	cmp	r3, r1
 800b358:	4682      	mov	sl, r0
 800b35a:	d898      	bhi.n	800b28e <_strtod_l+0x436>
 800b35c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b360:	428b      	cmp	r3, r1
 800b362:	bf86      	itte	hi
 800b364:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b3f8 <_strtod_l+0x5a0>
 800b368:	f04f 3aff 	movhi.w	sl, #4294967295
 800b36c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b370:	2300      	movs	r3, #0
 800b372:	9308      	str	r3, [sp, #32]
 800b374:	e07a      	b.n	800b46c <_strtod_l+0x614>
 800b376:	07e2      	lsls	r2, r4, #31
 800b378:	d505      	bpl.n	800b386 <_strtod_l+0x52e>
 800b37a:	9b08      	ldr	r3, [sp, #32]
 800b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b380:	f7f5 f952 	bl	8000628 <__aeabi_dmul>
 800b384:	2301      	movs	r3, #1
 800b386:	9a08      	ldr	r2, [sp, #32]
 800b388:	3208      	adds	r2, #8
 800b38a:	3601      	adds	r6, #1
 800b38c:	1064      	asrs	r4, r4, #1
 800b38e:	9208      	str	r2, [sp, #32]
 800b390:	e7cd      	b.n	800b32e <_strtod_l+0x4d6>
 800b392:	d0ed      	beq.n	800b370 <_strtod_l+0x518>
 800b394:	4264      	negs	r4, r4
 800b396:	f014 020f 	ands.w	r2, r4, #15
 800b39a:	d00a      	beq.n	800b3b2 <_strtod_l+0x55a>
 800b39c:	4b12      	ldr	r3, [pc, #72]	@ (800b3e8 <_strtod_l+0x590>)
 800b39e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3a2:	4650      	mov	r0, sl
 800b3a4:	4659      	mov	r1, fp
 800b3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3aa:	f7f5 fa67 	bl	800087c <__aeabi_ddiv>
 800b3ae:	4682      	mov	sl, r0
 800b3b0:	468b      	mov	fp, r1
 800b3b2:	1124      	asrs	r4, r4, #4
 800b3b4:	d0dc      	beq.n	800b370 <_strtod_l+0x518>
 800b3b6:	2c1f      	cmp	r4, #31
 800b3b8:	dd20      	ble.n	800b3fc <_strtod_l+0x5a4>
 800b3ba:	2400      	movs	r4, #0
 800b3bc:	46a0      	mov	r8, r4
 800b3be:	940a      	str	r4, [sp, #40]	@ 0x28
 800b3c0:	46a1      	mov	r9, r4
 800b3c2:	9a05      	ldr	r2, [sp, #20]
 800b3c4:	2322      	movs	r3, #34	@ 0x22
 800b3c6:	f04f 0a00 	mov.w	sl, #0
 800b3ca:	f04f 0b00 	mov.w	fp, #0
 800b3ce:	6013      	str	r3, [r2, #0]
 800b3d0:	e768      	b.n	800b2a4 <_strtod_l+0x44c>
 800b3d2:	bf00      	nop
 800b3d4:	0800ce59 	.word	0x0800ce59
 800b3d8:	0800d06c 	.word	0x0800d06c
 800b3dc:	0800ce51 	.word	0x0800ce51
 800b3e0:	0800ce88 	.word	0x0800ce88
 800b3e4:	0800d215 	.word	0x0800d215
 800b3e8:	0800cfa0 	.word	0x0800cfa0
 800b3ec:	0800cf78 	.word	0x0800cf78
 800b3f0:	7ff00000 	.word	0x7ff00000
 800b3f4:	7ca00000 	.word	0x7ca00000
 800b3f8:	7fefffff 	.word	0x7fefffff
 800b3fc:	f014 0310 	ands.w	r3, r4, #16
 800b400:	bf18      	it	ne
 800b402:	236a      	movne	r3, #106	@ 0x6a
 800b404:	4ea9      	ldr	r6, [pc, #676]	@ (800b6ac <_strtod_l+0x854>)
 800b406:	9308      	str	r3, [sp, #32]
 800b408:	4650      	mov	r0, sl
 800b40a:	4659      	mov	r1, fp
 800b40c:	2300      	movs	r3, #0
 800b40e:	07e2      	lsls	r2, r4, #31
 800b410:	d504      	bpl.n	800b41c <_strtod_l+0x5c4>
 800b412:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b416:	f7f5 f907 	bl	8000628 <__aeabi_dmul>
 800b41a:	2301      	movs	r3, #1
 800b41c:	1064      	asrs	r4, r4, #1
 800b41e:	f106 0608 	add.w	r6, r6, #8
 800b422:	d1f4      	bne.n	800b40e <_strtod_l+0x5b6>
 800b424:	b10b      	cbz	r3, 800b42a <_strtod_l+0x5d2>
 800b426:	4682      	mov	sl, r0
 800b428:	468b      	mov	fp, r1
 800b42a:	9b08      	ldr	r3, [sp, #32]
 800b42c:	b1b3      	cbz	r3, 800b45c <_strtod_l+0x604>
 800b42e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b432:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b436:	2b00      	cmp	r3, #0
 800b438:	4659      	mov	r1, fp
 800b43a:	dd0f      	ble.n	800b45c <_strtod_l+0x604>
 800b43c:	2b1f      	cmp	r3, #31
 800b43e:	dd55      	ble.n	800b4ec <_strtod_l+0x694>
 800b440:	2b34      	cmp	r3, #52	@ 0x34
 800b442:	bfde      	ittt	le
 800b444:	f04f 33ff 	movle.w	r3, #4294967295
 800b448:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b44c:	4093      	lslle	r3, r2
 800b44e:	f04f 0a00 	mov.w	sl, #0
 800b452:	bfcc      	ite	gt
 800b454:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b458:	ea03 0b01 	andle.w	fp, r3, r1
 800b45c:	2200      	movs	r2, #0
 800b45e:	2300      	movs	r3, #0
 800b460:	4650      	mov	r0, sl
 800b462:	4659      	mov	r1, fp
 800b464:	f7f5 fb48 	bl	8000af8 <__aeabi_dcmpeq>
 800b468:	2800      	cmp	r0, #0
 800b46a:	d1a6      	bne.n	800b3ba <_strtod_l+0x562>
 800b46c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b472:	9805      	ldr	r0, [sp, #20]
 800b474:	462b      	mov	r3, r5
 800b476:	463a      	mov	r2, r7
 800b478:	f7ff f8c6 	bl	800a608 <__s2b>
 800b47c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b47e:	2800      	cmp	r0, #0
 800b480:	f43f af05 	beq.w	800b28e <_strtod_l+0x436>
 800b484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b486:	2a00      	cmp	r2, #0
 800b488:	eba9 0308 	sub.w	r3, r9, r8
 800b48c:	bfa8      	it	ge
 800b48e:	2300      	movge	r3, #0
 800b490:	9312      	str	r3, [sp, #72]	@ 0x48
 800b492:	2400      	movs	r4, #0
 800b494:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b498:	9316      	str	r3, [sp, #88]	@ 0x58
 800b49a:	46a0      	mov	r8, r4
 800b49c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b49e:	9805      	ldr	r0, [sp, #20]
 800b4a0:	6859      	ldr	r1, [r3, #4]
 800b4a2:	f7ff f809 	bl	800a4b8 <_Balloc>
 800b4a6:	4681      	mov	r9, r0
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	f43f aef4 	beq.w	800b296 <_strtod_l+0x43e>
 800b4ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4b0:	691a      	ldr	r2, [r3, #16]
 800b4b2:	3202      	adds	r2, #2
 800b4b4:	f103 010c 	add.w	r1, r3, #12
 800b4b8:	0092      	lsls	r2, r2, #2
 800b4ba:	300c      	adds	r0, #12
 800b4bc:	f7fe f89b 	bl	80095f6 <memcpy>
 800b4c0:	ec4b ab10 	vmov	d0, sl, fp
 800b4c4:	9805      	ldr	r0, [sp, #20]
 800b4c6:	aa1c      	add	r2, sp, #112	@ 0x70
 800b4c8:	a91b      	add	r1, sp, #108	@ 0x6c
 800b4ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b4ce:	f7ff fbd7 	bl	800ac80 <__d2b>
 800b4d2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	f43f aede 	beq.w	800b296 <_strtod_l+0x43e>
 800b4da:	9805      	ldr	r0, [sp, #20]
 800b4dc:	2101      	movs	r1, #1
 800b4de:	f7ff f929 	bl	800a734 <__i2b>
 800b4e2:	4680      	mov	r8, r0
 800b4e4:	b948      	cbnz	r0, 800b4fa <_strtod_l+0x6a2>
 800b4e6:	f04f 0800 	mov.w	r8, #0
 800b4ea:	e6d4      	b.n	800b296 <_strtod_l+0x43e>
 800b4ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b4f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b4f4:	ea03 0a0a 	and.w	sl, r3, sl
 800b4f8:	e7b0      	b.n	800b45c <_strtod_l+0x604>
 800b4fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b4fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b4fe:	2d00      	cmp	r5, #0
 800b500:	bfab      	itete	ge
 800b502:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b504:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b506:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b508:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b50a:	bfac      	ite	ge
 800b50c:	18ef      	addge	r7, r5, r3
 800b50e:	1b5e      	sublt	r6, r3, r5
 800b510:	9b08      	ldr	r3, [sp, #32]
 800b512:	1aed      	subs	r5, r5, r3
 800b514:	4415      	add	r5, r2
 800b516:	4b66      	ldr	r3, [pc, #408]	@ (800b6b0 <_strtod_l+0x858>)
 800b518:	3d01      	subs	r5, #1
 800b51a:	429d      	cmp	r5, r3
 800b51c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b520:	da50      	bge.n	800b5c4 <_strtod_l+0x76c>
 800b522:	1b5b      	subs	r3, r3, r5
 800b524:	2b1f      	cmp	r3, #31
 800b526:	eba2 0203 	sub.w	r2, r2, r3
 800b52a:	f04f 0101 	mov.w	r1, #1
 800b52e:	dc3d      	bgt.n	800b5ac <_strtod_l+0x754>
 800b530:	fa01 f303 	lsl.w	r3, r1, r3
 800b534:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b536:	2300      	movs	r3, #0
 800b538:	9310      	str	r3, [sp, #64]	@ 0x40
 800b53a:	18bd      	adds	r5, r7, r2
 800b53c:	9b08      	ldr	r3, [sp, #32]
 800b53e:	42af      	cmp	r7, r5
 800b540:	4416      	add	r6, r2
 800b542:	441e      	add	r6, r3
 800b544:	463b      	mov	r3, r7
 800b546:	bfa8      	it	ge
 800b548:	462b      	movge	r3, r5
 800b54a:	42b3      	cmp	r3, r6
 800b54c:	bfa8      	it	ge
 800b54e:	4633      	movge	r3, r6
 800b550:	2b00      	cmp	r3, #0
 800b552:	bfc2      	ittt	gt
 800b554:	1aed      	subgt	r5, r5, r3
 800b556:	1af6      	subgt	r6, r6, r3
 800b558:	1aff      	subgt	r7, r7, r3
 800b55a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	dd16      	ble.n	800b58e <_strtod_l+0x736>
 800b560:	4641      	mov	r1, r8
 800b562:	9805      	ldr	r0, [sp, #20]
 800b564:	461a      	mov	r2, r3
 800b566:	f7ff f9a5 	bl	800a8b4 <__pow5mult>
 800b56a:	4680      	mov	r8, r0
 800b56c:	2800      	cmp	r0, #0
 800b56e:	d0ba      	beq.n	800b4e6 <_strtod_l+0x68e>
 800b570:	4601      	mov	r1, r0
 800b572:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b574:	9805      	ldr	r0, [sp, #20]
 800b576:	f7ff f8f3 	bl	800a760 <__multiply>
 800b57a:	900e      	str	r0, [sp, #56]	@ 0x38
 800b57c:	2800      	cmp	r0, #0
 800b57e:	f43f ae8a 	beq.w	800b296 <_strtod_l+0x43e>
 800b582:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b584:	9805      	ldr	r0, [sp, #20]
 800b586:	f7fe ffd7 	bl	800a538 <_Bfree>
 800b58a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b58c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b58e:	2d00      	cmp	r5, #0
 800b590:	dc1d      	bgt.n	800b5ce <_strtod_l+0x776>
 800b592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b594:	2b00      	cmp	r3, #0
 800b596:	dd23      	ble.n	800b5e0 <_strtod_l+0x788>
 800b598:	4649      	mov	r1, r9
 800b59a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b59c:	9805      	ldr	r0, [sp, #20]
 800b59e:	f7ff f989 	bl	800a8b4 <__pow5mult>
 800b5a2:	4681      	mov	r9, r0
 800b5a4:	b9e0      	cbnz	r0, 800b5e0 <_strtod_l+0x788>
 800b5a6:	f04f 0900 	mov.w	r9, #0
 800b5aa:	e674      	b.n	800b296 <_strtod_l+0x43e>
 800b5ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b5b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b5b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b5b8:	35e2      	adds	r5, #226	@ 0xe2
 800b5ba:	fa01 f305 	lsl.w	r3, r1, r5
 800b5be:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b5c2:	e7ba      	b.n	800b53a <_strtod_l+0x6e2>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b5cc:	e7b5      	b.n	800b53a <_strtod_l+0x6e2>
 800b5ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5d0:	9805      	ldr	r0, [sp, #20]
 800b5d2:	462a      	mov	r2, r5
 800b5d4:	f7ff f9c8 	bl	800a968 <__lshift>
 800b5d8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d1d9      	bne.n	800b592 <_strtod_l+0x73a>
 800b5de:	e65a      	b.n	800b296 <_strtod_l+0x43e>
 800b5e0:	2e00      	cmp	r6, #0
 800b5e2:	dd07      	ble.n	800b5f4 <_strtod_l+0x79c>
 800b5e4:	4649      	mov	r1, r9
 800b5e6:	9805      	ldr	r0, [sp, #20]
 800b5e8:	4632      	mov	r2, r6
 800b5ea:	f7ff f9bd 	bl	800a968 <__lshift>
 800b5ee:	4681      	mov	r9, r0
 800b5f0:	2800      	cmp	r0, #0
 800b5f2:	d0d8      	beq.n	800b5a6 <_strtod_l+0x74e>
 800b5f4:	2f00      	cmp	r7, #0
 800b5f6:	dd08      	ble.n	800b60a <_strtod_l+0x7b2>
 800b5f8:	4641      	mov	r1, r8
 800b5fa:	9805      	ldr	r0, [sp, #20]
 800b5fc:	463a      	mov	r2, r7
 800b5fe:	f7ff f9b3 	bl	800a968 <__lshift>
 800b602:	4680      	mov	r8, r0
 800b604:	2800      	cmp	r0, #0
 800b606:	f43f ae46 	beq.w	800b296 <_strtod_l+0x43e>
 800b60a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b60c:	9805      	ldr	r0, [sp, #20]
 800b60e:	464a      	mov	r2, r9
 800b610:	f7ff fa32 	bl	800aa78 <__mdiff>
 800b614:	4604      	mov	r4, r0
 800b616:	2800      	cmp	r0, #0
 800b618:	f43f ae3d 	beq.w	800b296 <_strtod_l+0x43e>
 800b61c:	68c3      	ldr	r3, [r0, #12]
 800b61e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b620:	2300      	movs	r3, #0
 800b622:	60c3      	str	r3, [r0, #12]
 800b624:	4641      	mov	r1, r8
 800b626:	f7ff fa0b 	bl	800aa40 <__mcmp>
 800b62a:	2800      	cmp	r0, #0
 800b62c:	da46      	bge.n	800b6bc <_strtod_l+0x864>
 800b62e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b630:	ea53 030a 	orrs.w	r3, r3, sl
 800b634:	d16c      	bne.n	800b710 <_strtod_l+0x8b8>
 800b636:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d168      	bne.n	800b710 <_strtod_l+0x8b8>
 800b63e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b642:	0d1b      	lsrs	r3, r3, #20
 800b644:	051b      	lsls	r3, r3, #20
 800b646:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b64a:	d961      	bls.n	800b710 <_strtod_l+0x8b8>
 800b64c:	6963      	ldr	r3, [r4, #20]
 800b64e:	b913      	cbnz	r3, 800b656 <_strtod_l+0x7fe>
 800b650:	6923      	ldr	r3, [r4, #16]
 800b652:	2b01      	cmp	r3, #1
 800b654:	dd5c      	ble.n	800b710 <_strtod_l+0x8b8>
 800b656:	4621      	mov	r1, r4
 800b658:	2201      	movs	r2, #1
 800b65a:	9805      	ldr	r0, [sp, #20]
 800b65c:	f7ff f984 	bl	800a968 <__lshift>
 800b660:	4641      	mov	r1, r8
 800b662:	4604      	mov	r4, r0
 800b664:	f7ff f9ec 	bl	800aa40 <__mcmp>
 800b668:	2800      	cmp	r0, #0
 800b66a:	dd51      	ble.n	800b710 <_strtod_l+0x8b8>
 800b66c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b670:	9a08      	ldr	r2, [sp, #32]
 800b672:	0d1b      	lsrs	r3, r3, #20
 800b674:	051b      	lsls	r3, r3, #20
 800b676:	2a00      	cmp	r2, #0
 800b678:	d06b      	beq.n	800b752 <_strtod_l+0x8fa>
 800b67a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b67e:	d868      	bhi.n	800b752 <_strtod_l+0x8fa>
 800b680:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b684:	f67f ae9d 	bls.w	800b3c2 <_strtod_l+0x56a>
 800b688:	4b0a      	ldr	r3, [pc, #40]	@ (800b6b4 <_strtod_l+0x85c>)
 800b68a:	4650      	mov	r0, sl
 800b68c:	4659      	mov	r1, fp
 800b68e:	2200      	movs	r2, #0
 800b690:	f7f4 ffca 	bl	8000628 <__aeabi_dmul>
 800b694:	4b08      	ldr	r3, [pc, #32]	@ (800b6b8 <_strtod_l+0x860>)
 800b696:	400b      	ands	r3, r1
 800b698:	4682      	mov	sl, r0
 800b69a:	468b      	mov	fp, r1
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	f47f ae05 	bne.w	800b2ac <_strtod_l+0x454>
 800b6a2:	9a05      	ldr	r2, [sp, #20]
 800b6a4:	2322      	movs	r3, #34	@ 0x22
 800b6a6:	6013      	str	r3, [r2, #0]
 800b6a8:	e600      	b.n	800b2ac <_strtod_l+0x454>
 800b6aa:	bf00      	nop
 800b6ac:	0800d098 	.word	0x0800d098
 800b6b0:	fffffc02 	.word	0xfffffc02
 800b6b4:	39500000 	.word	0x39500000
 800b6b8:	7ff00000 	.word	0x7ff00000
 800b6bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b6c0:	d165      	bne.n	800b78e <_strtod_l+0x936>
 800b6c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b6c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6c8:	b35a      	cbz	r2, 800b722 <_strtod_l+0x8ca>
 800b6ca:	4a9f      	ldr	r2, [pc, #636]	@ (800b948 <_strtod_l+0xaf0>)
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	d12b      	bne.n	800b728 <_strtod_l+0x8d0>
 800b6d0:	9b08      	ldr	r3, [sp, #32]
 800b6d2:	4651      	mov	r1, sl
 800b6d4:	b303      	cbz	r3, 800b718 <_strtod_l+0x8c0>
 800b6d6:	4b9d      	ldr	r3, [pc, #628]	@ (800b94c <_strtod_l+0xaf4>)
 800b6d8:	465a      	mov	r2, fp
 800b6da:	4013      	ands	r3, r2
 800b6dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b6e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b6e4:	d81b      	bhi.n	800b71e <_strtod_l+0x8c6>
 800b6e6:	0d1b      	lsrs	r3, r3, #20
 800b6e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b6ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b6f0:	4299      	cmp	r1, r3
 800b6f2:	d119      	bne.n	800b728 <_strtod_l+0x8d0>
 800b6f4:	4b96      	ldr	r3, [pc, #600]	@ (800b950 <_strtod_l+0xaf8>)
 800b6f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d102      	bne.n	800b702 <_strtod_l+0x8aa>
 800b6fc:	3101      	adds	r1, #1
 800b6fe:	f43f adca 	beq.w	800b296 <_strtod_l+0x43e>
 800b702:	4b92      	ldr	r3, [pc, #584]	@ (800b94c <_strtod_l+0xaf4>)
 800b704:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b706:	401a      	ands	r2, r3
 800b708:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b70c:	f04f 0a00 	mov.w	sl, #0
 800b710:	9b08      	ldr	r3, [sp, #32]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d1b8      	bne.n	800b688 <_strtod_l+0x830>
 800b716:	e5c9      	b.n	800b2ac <_strtod_l+0x454>
 800b718:	f04f 33ff 	mov.w	r3, #4294967295
 800b71c:	e7e8      	b.n	800b6f0 <_strtod_l+0x898>
 800b71e:	4613      	mov	r3, r2
 800b720:	e7e6      	b.n	800b6f0 <_strtod_l+0x898>
 800b722:	ea53 030a 	orrs.w	r3, r3, sl
 800b726:	d0a1      	beq.n	800b66c <_strtod_l+0x814>
 800b728:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b72a:	b1db      	cbz	r3, 800b764 <_strtod_l+0x90c>
 800b72c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b72e:	4213      	tst	r3, r2
 800b730:	d0ee      	beq.n	800b710 <_strtod_l+0x8b8>
 800b732:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b734:	9a08      	ldr	r2, [sp, #32]
 800b736:	4650      	mov	r0, sl
 800b738:	4659      	mov	r1, fp
 800b73a:	b1bb      	cbz	r3, 800b76c <_strtod_l+0x914>
 800b73c:	f7ff fb6e 	bl	800ae1c <sulp>
 800b740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b744:	ec53 2b10 	vmov	r2, r3, d0
 800b748:	f7f4 fdb8 	bl	80002bc <__adddf3>
 800b74c:	4682      	mov	sl, r0
 800b74e:	468b      	mov	fp, r1
 800b750:	e7de      	b.n	800b710 <_strtod_l+0x8b8>
 800b752:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b756:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b75a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b75e:	f04f 3aff 	mov.w	sl, #4294967295
 800b762:	e7d5      	b.n	800b710 <_strtod_l+0x8b8>
 800b764:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b766:	ea13 0f0a 	tst.w	r3, sl
 800b76a:	e7e1      	b.n	800b730 <_strtod_l+0x8d8>
 800b76c:	f7ff fb56 	bl	800ae1c <sulp>
 800b770:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b774:	ec53 2b10 	vmov	r2, r3, d0
 800b778:	f7f4 fd9e 	bl	80002b8 <__aeabi_dsub>
 800b77c:	2200      	movs	r2, #0
 800b77e:	2300      	movs	r3, #0
 800b780:	4682      	mov	sl, r0
 800b782:	468b      	mov	fp, r1
 800b784:	f7f5 f9b8 	bl	8000af8 <__aeabi_dcmpeq>
 800b788:	2800      	cmp	r0, #0
 800b78a:	d0c1      	beq.n	800b710 <_strtod_l+0x8b8>
 800b78c:	e619      	b.n	800b3c2 <_strtod_l+0x56a>
 800b78e:	4641      	mov	r1, r8
 800b790:	4620      	mov	r0, r4
 800b792:	f7ff facd 	bl	800ad30 <__ratio>
 800b796:	ec57 6b10 	vmov	r6, r7, d0
 800b79a:	2200      	movs	r2, #0
 800b79c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	4639      	mov	r1, r7
 800b7a4:	f7f5 f9bc 	bl	8000b20 <__aeabi_dcmple>
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	d06f      	beq.n	800b88c <_strtod_l+0xa34>
 800b7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d17a      	bne.n	800b8a8 <_strtod_l+0xa50>
 800b7b2:	f1ba 0f00 	cmp.w	sl, #0
 800b7b6:	d158      	bne.n	800b86a <_strtod_l+0xa12>
 800b7b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d15a      	bne.n	800b878 <_strtod_l+0xa20>
 800b7c2:	4b64      	ldr	r3, [pc, #400]	@ (800b954 <_strtod_l+0xafc>)
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	4630      	mov	r0, r6
 800b7c8:	4639      	mov	r1, r7
 800b7ca:	f7f5 f99f 	bl	8000b0c <__aeabi_dcmplt>
 800b7ce:	2800      	cmp	r0, #0
 800b7d0:	d159      	bne.n	800b886 <_strtod_l+0xa2e>
 800b7d2:	4630      	mov	r0, r6
 800b7d4:	4639      	mov	r1, r7
 800b7d6:	4b60      	ldr	r3, [pc, #384]	@ (800b958 <_strtod_l+0xb00>)
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f7f4 ff25 	bl	8000628 <__aeabi_dmul>
 800b7de:	4606      	mov	r6, r0
 800b7e0:	460f      	mov	r7, r1
 800b7e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b7e6:	9606      	str	r6, [sp, #24]
 800b7e8:	9307      	str	r3, [sp, #28]
 800b7ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7ee:	4d57      	ldr	r5, [pc, #348]	@ (800b94c <_strtod_l+0xaf4>)
 800b7f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b7f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7f6:	401d      	ands	r5, r3
 800b7f8:	4b58      	ldr	r3, [pc, #352]	@ (800b95c <_strtod_l+0xb04>)
 800b7fa:	429d      	cmp	r5, r3
 800b7fc:	f040 80b2 	bne.w	800b964 <_strtod_l+0xb0c>
 800b800:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b802:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b806:	ec4b ab10 	vmov	d0, sl, fp
 800b80a:	f7ff f9c9 	bl	800aba0 <__ulp>
 800b80e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b812:	ec51 0b10 	vmov	r0, r1, d0
 800b816:	f7f4 ff07 	bl	8000628 <__aeabi_dmul>
 800b81a:	4652      	mov	r2, sl
 800b81c:	465b      	mov	r3, fp
 800b81e:	f7f4 fd4d 	bl	80002bc <__adddf3>
 800b822:	460b      	mov	r3, r1
 800b824:	4949      	ldr	r1, [pc, #292]	@ (800b94c <_strtod_l+0xaf4>)
 800b826:	4a4e      	ldr	r2, [pc, #312]	@ (800b960 <_strtod_l+0xb08>)
 800b828:	4019      	ands	r1, r3
 800b82a:	4291      	cmp	r1, r2
 800b82c:	4682      	mov	sl, r0
 800b82e:	d942      	bls.n	800b8b6 <_strtod_l+0xa5e>
 800b830:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b832:	4b47      	ldr	r3, [pc, #284]	@ (800b950 <_strtod_l+0xaf8>)
 800b834:	429a      	cmp	r2, r3
 800b836:	d103      	bne.n	800b840 <_strtod_l+0x9e8>
 800b838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b83a:	3301      	adds	r3, #1
 800b83c:	f43f ad2b 	beq.w	800b296 <_strtod_l+0x43e>
 800b840:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b950 <_strtod_l+0xaf8>
 800b844:	f04f 3aff 	mov.w	sl, #4294967295
 800b848:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b84a:	9805      	ldr	r0, [sp, #20]
 800b84c:	f7fe fe74 	bl	800a538 <_Bfree>
 800b850:	9805      	ldr	r0, [sp, #20]
 800b852:	4649      	mov	r1, r9
 800b854:	f7fe fe70 	bl	800a538 <_Bfree>
 800b858:	9805      	ldr	r0, [sp, #20]
 800b85a:	4641      	mov	r1, r8
 800b85c:	f7fe fe6c 	bl	800a538 <_Bfree>
 800b860:	9805      	ldr	r0, [sp, #20]
 800b862:	4621      	mov	r1, r4
 800b864:	f7fe fe68 	bl	800a538 <_Bfree>
 800b868:	e618      	b.n	800b49c <_strtod_l+0x644>
 800b86a:	f1ba 0f01 	cmp.w	sl, #1
 800b86e:	d103      	bne.n	800b878 <_strtod_l+0xa20>
 800b870:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b872:	2b00      	cmp	r3, #0
 800b874:	f43f ada5 	beq.w	800b3c2 <_strtod_l+0x56a>
 800b878:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b928 <_strtod_l+0xad0>
 800b87c:	4f35      	ldr	r7, [pc, #212]	@ (800b954 <_strtod_l+0xafc>)
 800b87e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b882:	2600      	movs	r6, #0
 800b884:	e7b1      	b.n	800b7ea <_strtod_l+0x992>
 800b886:	4f34      	ldr	r7, [pc, #208]	@ (800b958 <_strtod_l+0xb00>)
 800b888:	2600      	movs	r6, #0
 800b88a:	e7aa      	b.n	800b7e2 <_strtod_l+0x98a>
 800b88c:	4b32      	ldr	r3, [pc, #200]	@ (800b958 <_strtod_l+0xb00>)
 800b88e:	4630      	mov	r0, r6
 800b890:	4639      	mov	r1, r7
 800b892:	2200      	movs	r2, #0
 800b894:	f7f4 fec8 	bl	8000628 <__aeabi_dmul>
 800b898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b89a:	4606      	mov	r6, r0
 800b89c:	460f      	mov	r7, r1
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d09f      	beq.n	800b7e2 <_strtod_l+0x98a>
 800b8a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b8a6:	e7a0      	b.n	800b7ea <_strtod_l+0x992>
 800b8a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b930 <_strtod_l+0xad8>
 800b8ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b8b0:	ec57 6b17 	vmov	r6, r7, d7
 800b8b4:	e799      	b.n	800b7ea <_strtod_l+0x992>
 800b8b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b8ba:	9b08      	ldr	r3, [sp, #32]
 800b8bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d1c1      	bne.n	800b848 <_strtod_l+0x9f0>
 800b8c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b8c8:	0d1b      	lsrs	r3, r3, #20
 800b8ca:	051b      	lsls	r3, r3, #20
 800b8cc:	429d      	cmp	r5, r3
 800b8ce:	d1bb      	bne.n	800b848 <_strtod_l+0x9f0>
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	4639      	mov	r1, r7
 800b8d4:	f7f5 fa08 	bl	8000ce8 <__aeabi_d2lz>
 800b8d8:	f7f4 fe78 	bl	80005cc <__aeabi_l2d>
 800b8dc:	4602      	mov	r2, r0
 800b8de:	460b      	mov	r3, r1
 800b8e0:	4630      	mov	r0, r6
 800b8e2:	4639      	mov	r1, r7
 800b8e4:	f7f4 fce8 	bl	80002b8 <__aeabi_dsub>
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b8f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b8f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8f6:	ea46 060a 	orr.w	r6, r6, sl
 800b8fa:	431e      	orrs	r6, r3
 800b8fc:	d06f      	beq.n	800b9de <_strtod_l+0xb86>
 800b8fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800b938 <_strtod_l+0xae0>)
 800b900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b904:	f7f5 f902 	bl	8000b0c <__aeabi_dcmplt>
 800b908:	2800      	cmp	r0, #0
 800b90a:	f47f accf 	bne.w	800b2ac <_strtod_l+0x454>
 800b90e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b940 <_strtod_l+0xae8>)
 800b910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b914:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b918:	f7f5 f916 	bl	8000b48 <__aeabi_dcmpgt>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	d093      	beq.n	800b848 <_strtod_l+0x9f0>
 800b920:	e4c4      	b.n	800b2ac <_strtod_l+0x454>
 800b922:	bf00      	nop
 800b924:	f3af 8000 	nop.w
 800b928:	00000000 	.word	0x00000000
 800b92c:	bff00000 	.word	0xbff00000
 800b930:	00000000 	.word	0x00000000
 800b934:	3ff00000 	.word	0x3ff00000
 800b938:	94a03595 	.word	0x94a03595
 800b93c:	3fdfffff 	.word	0x3fdfffff
 800b940:	35afe535 	.word	0x35afe535
 800b944:	3fe00000 	.word	0x3fe00000
 800b948:	000fffff 	.word	0x000fffff
 800b94c:	7ff00000 	.word	0x7ff00000
 800b950:	7fefffff 	.word	0x7fefffff
 800b954:	3ff00000 	.word	0x3ff00000
 800b958:	3fe00000 	.word	0x3fe00000
 800b95c:	7fe00000 	.word	0x7fe00000
 800b960:	7c9fffff 	.word	0x7c9fffff
 800b964:	9b08      	ldr	r3, [sp, #32]
 800b966:	b323      	cbz	r3, 800b9b2 <_strtod_l+0xb5a>
 800b968:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b96c:	d821      	bhi.n	800b9b2 <_strtod_l+0xb5a>
 800b96e:	a328      	add	r3, pc, #160	@ (adr r3, 800ba10 <_strtod_l+0xbb8>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	4630      	mov	r0, r6
 800b976:	4639      	mov	r1, r7
 800b978:	f7f5 f8d2 	bl	8000b20 <__aeabi_dcmple>
 800b97c:	b1a0      	cbz	r0, 800b9a8 <_strtod_l+0xb50>
 800b97e:	4639      	mov	r1, r7
 800b980:	4630      	mov	r0, r6
 800b982:	f7f5 f929 	bl	8000bd8 <__aeabi_d2uiz>
 800b986:	2801      	cmp	r0, #1
 800b988:	bf38      	it	cc
 800b98a:	2001      	movcc	r0, #1
 800b98c:	f7f4 fdd2 	bl	8000534 <__aeabi_ui2d>
 800b990:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b992:	4606      	mov	r6, r0
 800b994:	460f      	mov	r7, r1
 800b996:	b9fb      	cbnz	r3, 800b9d8 <_strtod_l+0xb80>
 800b998:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b99c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b99e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b9a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b9a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b9a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b9aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b9ae:	1b5b      	subs	r3, r3, r5
 800b9b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b9b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b9b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b9ba:	f7ff f8f1 	bl	800aba0 <__ulp>
 800b9be:	4650      	mov	r0, sl
 800b9c0:	ec53 2b10 	vmov	r2, r3, d0
 800b9c4:	4659      	mov	r1, fp
 800b9c6:	f7f4 fe2f 	bl	8000628 <__aeabi_dmul>
 800b9ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b9ce:	f7f4 fc75 	bl	80002bc <__adddf3>
 800b9d2:	4682      	mov	sl, r0
 800b9d4:	468b      	mov	fp, r1
 800b9d6:	e770      	b.n	800b8ba <_strtod_l+0xa62>
 800b9d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b9dc:	e7e0      	b.n	800b9a0 <_strtod_l+0xb48>
 800b9de:	a30e      	add	r3, pc, #56	@ (adr r3, 800ba18 <_strtod_l+0xbc0>)
 800b9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e4:	f7f5 f892 	bl	8000b0c <__aeabi_dcmplt>
 800b9e8:	e798      	b.n	800b91c <_strtod_l+0xac4>
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b9f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9f2:	6013      	str	r3, [r2, #0]
 800b9f4:	f7ff ba6d 	b.w	800aed2 <_strtod_l+0x7a>
 800b9f8:	2a65      	cmp	r2, #101	@ 0x65
 800b9fa:	f43f ab66 	beq.w	800b0ca <_strtod_l+0x272>
 800b9fe:	2a45      	cmp	r2, #69	@ 0x45
 800ba00:	f43f ab63 	beq.w	800b0ca <_strtod_l+0x272>
 800ba04:	2301      	movs	r3, #1
 800ba06:	f7ff bb9e 	b.w	800b146 <_strtod_l+0x2ee>
 800ba0a:	bf00      	nop
 800ba0c:	f3af 8000 	nop.w
 800ba10:	ffc00000 	.word	0xffc00000
 800ba14:	41dfffff 	.word	0x41dfffff
 800ba18:	94a03595 	.word	0x94a03595
 800ba1c:	3fcfffff 	.word	0x3fcfffff

0800ba20 <_strtod_r>:
 800ba20:	4b01      	ldr	r3, [pc, #4]	@ (800ba28 <_strtod_r+0x8>)
 800ba22:	f7ff ba19 	b.w	800ae58 <_strtod_l>
 800ba26:	bf00      	nop
 800ba28:	200000f4 	.word	0x200000f4

0800ba2c <_strtol_l.constprop.0>:
 800ba2c:	2b24      	cmp	r3, #36	@ 0x24
 800ba2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba32:	4686      	mov	lr, r0
 800ba34:	4690      	mov	r8, r2
 800ba36:	d801      	bhi.n	800ba3c <_strtol_l.constprop.0+0x10>
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d106      	bne.n	800ba4a <_strtol_l.constprop.0+0x1e>
 800ba3c:	f7fd fdae 	bl	800959c <__errno>
 800ba40:	2316      	movs	r3, #22
 800ba42:	6003      	str	r3, [r0, #0]
 800ba44:	2000      	movs	r0, #0
 800ba46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba4a:	4834      	ldr	r0, [pc, #208]	@ (800bb1c <_strtol_l.constprop.0+0xf0>)
 800ba4c:	460d      	mov	r5, r1
 800ba4e:	462a      	mov	r2, r5
 800ba50:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba54:	5d06      	ldrb	r6, [r0, r4]
 800ba56:	f016 0608 	ands.w	r6, r6, #8
 800ba5a:	d1f8      	bne.n	800ba4e <_strtol_l.constprop.0+0x22>
 800ba5c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ba5e:	d12d      	bne.n	800babc <_strtol_l.constprop.0+0x90>
 800ba60:	782c      	ldrb	r4, [r5, #0]
 800ba62:	2601      	movs	r6, #1
 800ba64:	1c95      	adds	r5, r2, #2
 800ba66:	f033 0210 	bics.w	r2, r3, #16
 800ba6a:	d109      	bne.n	800ba80 <_strtol_l.constprop.0+0x54>
 800ba6c:	2c30      	cmp	r4, #48	@ 0x30
 800ba6e:	d12a      	bne.n	800bac6 <_strtol_l.constprop.0+0x9a>
 800ba70:	782a      	ldrb	r2, [r5, #0]
 800ba72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ba76:	2a58      	cmp	r2, #88	@ 0x58
 800ba78:	d125      	bne.n	800bac6 <_strtol_l.constprop.0+0x9a>
 800ba7a:	786c      	ldrb	r4, [r5, #1]
 800ba7c:	2310      	movs	r3, #16
 800ba7e:	3502      	adds	r5, #2
 800ba80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ba84:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ba88:	2200      	movs	r2, #0
 800ba8a:	fbbc f9f3 	udiv	r9, ip, r3
 800ba8e:	4610      	mov	r0, r2
 800ba90:	fb03 ca19 	mls	sl, r3, r9, ip
 800ba94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ba98:	2f09      	cmp	r7, #9
 800ba9a:	d81b      	bhi.n	800bad4 <_strtol_l.constprop.0+0xa8>
 800ba9c:	463c      	mov	r4, r7
 800ba9e:	42a3      	cmp	r3, r4
 800baa0:	dd27      	ble.n	800baf2 <_strtol_l.constprop.0+0xc6>
 800baa2:	1c57      	adds	r7, r2, #1
 800baa4:	d007      	beq.n	800bab6 <_strtol_l.constprop.0+0x8a>
 800baa6:	4581      	cmp	r9, r0
 800baa8:	d320      	bcc.n	800baec <_strtol_l.constprop.0+0xc0>
 800baaa:	d101      	bne.n	800bab0 <_strtol_l.constprop.0+0x84>
 800baac:	45a2      	cmp	sl, r4
 800baae:	db1d      	blt.n	800baec <_strtol_l.constprop.0+0xc0>
 800bab0:	fb00 4003 	mla	r0, r0, r3, r4
 800bab4:	2201      	movs	r2, #1
 800bab6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800baba:	e7eb      	b.n	800ba94 <_strtol_l.constprop.0+0x68>
 800babc:	2c2b      	cmp	r4, #43	@ 0x2b
 800babe:	bf04      	itt	eq
 800bac0:	782c      	ldrbeq	r4, [r5, #0]
 800bac2:	1c95      	addeq	r5, r2, #2
 800bac4:	e7cf      	b.n	800ba66 <_strtol_l.constprop.0+0x3a>
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1da      	bne.n	800ba80 <_strtol_l.constprop.0+0x54>
 800baca:	2c30      	cmp	r4, #48	@ 0x30
 800bacc:	bf0c      	ite	eq
 800bace:	2308      	moveq	r3, #8
 800bad0:	230a      	movne	r3, #10
 800bad2:	e7d5      	b.n	800ba80 <_strtol_l.constprop.0+0x54>
 800bad4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bad8:	2f19      	cmp	r7, #25
 800bada:	d801      	bhi.n	800bae0 <_strtol_l.constprop.0+0xb4>
 800badc:	3c37      	subs	r4, #55	@ 0x37
 800bade:	e7de      	b.n	800ba9e <_strtol_l.constprop.0+0x72>
 800bae0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bae4:	2f19      	cmp	r7, #25
 800bae6:	d804      	bhi.n	800baf2 <_strtol_l.constprop.0+0xc6>
 800bae8:	3c57      	subs	r4, #87	@ 0x57
 800baea:	e7d8      	b.n	800ba9e <_strtol_l.constprop.0+0x72>
 800baec:	f04f 32ff 	mov.w	r2, #4294967295
 800baf0:	e7e1      	b.n	800bab6 <_strtol_l.constprop.0+0x8a>
 800baf2:	1c53      	adds	r3, r2, #1
 800baf4:	d108      	bne.n	800bb08 <_strtol_l.constprop.0+0xdc>
 800baf6:	2322      	movs	r3, #34	@ 0x22
 800baf8:	f8ce 3000 	str.w	r3, [lr]
 800bafc:	4660      	mov	r0, ip
 800bafe:	f1b8 0f00 	cmp.w	r8, #0
 800bb02:	d0a0      	beq.n	800ba46 <_strtol_l.constprop.0+0x1a>
 800bb04:	1e69      	subs	r1, r5, #1
 800bb06:	e006      	b.n	800bb16 <_strtol_l.constprop.0+0xea>
 800bb08:	b106      	cbz	r6, 800bb0c <_strtol_l.constprop.0+0xe0>
 800bb0a:	4240      	negs	r0, r0
 800bb0c:	f1b8 0f00 	cmp.w	r8, #0
 800bb10:	d099      	beq.n	800ba46 <_strtol_l.constprop.0+0x1a>
 800bb12:	2a00      	cmp	r2, #0
 800bb14:	d1f6      	bne.n	800bb04 <_strtol_l.constprop.0+0xd8>
 800bb16:	f8c8 1000 	str.w	r1, [r8]
 800bb1a:	e794      	b.n	800ba46 <_strtol_l.constprop.0+0x1a>
 800bb1c:	0800d0c1 	.word	0x0800d0c1

0800bb20 <_strtol_r>:
 800bb20:	f7ff bf84 	b.w	800ba2c <_strtol_l.constprop.0>

0800bb24 <__ssputs_r>:
 800bb24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb28:	688e      	ldr	r6, [r1, #8]
 800bb2a:	461f      	mov	r7, r3
 800bb2c:	42be      	cmp	r6, r7
 800bb2e:	680b      	ldr	r3, [r1, #0]
 800bb30:	4682      	mov	sl, r0
 800bb32:	460c      	mov	r4, r1
 800bb34:	4690      	mov	r8, r2
 800bb36:	d82d      	bhi.n	800bb94 <__ssputs_r+0x70>
 800bb38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb40:	d026      	beq.n	800bb90 <__ssputs_r+0x6c>
 800bb42:	6965      	ldr	r5, [r4, #20]
 800bb44:	6909      	ldr	r1, [r1, #16]
 800bb46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb4a:	eba3 0901 	sub.w	r9, r3, r1
 800bb4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb52:	1c7b      	adds	r3, r7, #1
 800bb54:	444b      	add	r3, r9
 800bb56:	106d      	asrs	r5, r5, #1
 800bb58:	429d      	cmp	r5, r3
 800bb5a:	bf38      	it	cc
 800bb5c:	461d      	movcc	r5, r3
 800bb5e:	0553      	lsls	r3, r2, #21
 800bb60:	d527      	bpl.n	800bbb2 <__ssputs_r+0x8e>
 800bb62:	4629      	mov	r1, r5
 800bb64:	f7fe fc1c 	bl	800a3a0 <_malloc_r>
 800bb68:	4606      	mov	r6, r0
 800bb6a:	b360      	cbz	r0, 800bbc6 <__ssputs_r+0xa2>
 800bb6c:	6921      	ldr	r1, [r4, #16]
 800bb6e:	464a      	mov	r2, r9
 800bb70:	f7fd fd41 	bl	80095f6 <memcpy>
 800bb74:	89a3      	ldrh	r3, [r4, #12]
 800bb76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bb7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb7e:	81a3      	strh	r3, [r4, #12]
 800bb80:	6126      	str	r6, [r4, #16]
 800bb82:	6165      	str	r5, [r4, #20]
 800bb84:	444e      	add	r6, r9
 800bb86:	eba5 0509 	sub.w	r5, r5, r9
 800bb8a:	6026      	str	r6, [r4, #0]
 800bb8c:	60a5      	str	r5, [r4, #8]
 800bb8e:	463e      	mov	r6, r7
 800bb90:	42be      	cmp	r6, r7
 800bb92:	d900      	bls.n	800bb96 <__ssputs_r+0x72>
 800bb94:	463e      	mov	r6, r7
 800bb96:	6820      	ldr	r0, [r4, #0]
 800bb98:	4632      	mov	r2, r6
 800bb9a:	4641      	mov	r1, r8
 800bb9c:	f000 f9c6 	bl	800bf2c <memmove>
 800bba0:	68a3      	ldr	r3, [r4, #8]
 800bba2:	1b9b      	subs	r3, r3, r6
 800bba4:	60a3      	str	r3, [r4, #8]
 800bba6:	6823      	ldr	r3, [r4, #0]
 800bba8:	4433      	add	r3, r6
 800bbaa:	6023      	str	r3, [r4, #0]
 800bbac:	2000      	movs	r0, #0
 800bbae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbb2:	462a      	mov	r2, r5
 800bbb4:	f000 fd7d 	bl	800c6b2 <_realloc_r>
 800bbb8:	4606      	mov	r6, r0
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	d1e0      	bne.n	800bb80 <__ssputs_r+0x5c>
 800bbbe:	6921      	ldr	r1, [r4, #16]
 800bbc0:	4650      	mov	r0, sl
 800bbc2:	f7fe fb79 	bl	800a2b8 <_free_r>
 800bbc6:	230c      	movs	r3, #12
 800bbc8:	f8ca 3000 	str.w	r3, [sl]
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbd2:	81a3      	strh	r3, [r4, #12]
 800bbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd8:	e7e9      	b.n	800bbae <__ssputs_r+0x8a>
	...

0800bbdc <_svfiprintf_r>:
 800bbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbe0:	4698      	mov	r8, r3
 800bbe2:	898b      	ldrh	r3, [r1, #12]
 800bbe4:	061b      	lsls	r3, r3, #24
 800bbe6:	b09d      	sub	sp, #116	@ 0x74
 800bbe8:	4607      	mov	r7, r0
 800bbea:	460d      	mov	r5, r1
 800bbec:	4614      	mov	r4, r2
 800bbee:	d510      	bpl.n	800bc12 <_svfiprintf_r+0x36>
 800bbf0:	690b      	ldr	r3, [r1, #16]
 800bbf2:	b973      	cbnz	r3, 800bc12 <_svfiprintf_r+0x36>
 800bbf4:	2140      	movs	r1, #64	@ 0x40
 800bbf6:	f7fe fbd3 	bl	800a3a0 <_malloc_r>
 800bbfa:	6028      	str	r0, [r5, #0]
 800bbfc:	6128      	str	r0, [r5, #16]
 800bbfe:	b930      	cbnz	r0, 800bc0e <_svfiprintf_r+0x32>
 800bc00:	230c      	movs	r3, #12
 800bc02:	603b      	str	r3, [r7, #0]
 800bc04:	f04f 30ff 	mov.w	r0, #4294967295
 800bc08:	b01d      	add	sp, #116	@ 0x74
 800bc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc0e:	2340      	movs	r3, #64	@ 0x40
 800bc10:	616b      	str	r3, [r5, #20]
 800bc12:	2300      	movs	r3, #0
 800bc14:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc16:	2320      	movs	r3, #32
 800bc18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc20:	2330      	movs	r3, #48	@ 0x30
 800bc22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bdc0 <_svfiprintf_r+0x1e4>
 800bc26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc2a:	f04f 0901 	mov.w	r9, #1
 800bc2e:	4623      	mov	r3, r4
 800bc30:	469a      	mov	sl, r3
 800bc32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc36:	b10a      	cbz	r2, 800bc3c <_svfiprintf_r+0x60>
 800bc38:	2a25      	cmp	r2, #37	@ 0x25
 800bc3a:	d1f9      	bne.n	800bc30 <_svfiprintf_r+0x54>
 800bc3c:	ebba 0b04 	subs.w	fp, sl, r4
 800bc40:	d00b      	beq.n	800bc5a <_svfiprintf_r+0x7e>
 800bc42:	465b      	mov	r3, fp
 800bc44:	4622      	mov	r2, r4
 800bc46:	4629      	mov	r1, r5
 800bc48:	4638      	mov	r0, r7
 800bc4a:	f7ff ff6b 	bl	800bb24 <__ssputs_r>
 800bc4e:	3001      	adds	r0, #1
 800bc50:	f000 80a7 	beq.w	800bda2 <_svfiprintf_r+0x1c6>
 800bc54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc56:	445a      	add	r2, fp
 800bc58:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f000 809f 	beq.w	800bda2 <_svfiprintf_r+0x1c6>
 800bc64:	2300      	movs	r3, #0
 800bc66:	f04f 32ff 	mov.w	r2, #4294967295
 800bc6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc6e:	f10a 0a01 	add.w	sl, sl, #1
 800bc72:	9304      	str	r3, [sp, #16]
 800bc74:	9307      	str	r3, [sp, #28]
 800bc76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc7a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc7c:	4654      	mov	r4, sl
 800bc7e:	2205      	movs	r2, #5
 800bc80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc84:	484e      	ldr	r0, [pc, #312]	@ (800bdc0 <_svfiprintf_r+0x1e4>)
 800bc86:	f7f4 fabb 	bl	8000200 <memchr>
 800bc8a:	9a04      	ldr	r2, [sp, #16]
 800bc8c:	b9d8      	cbnz	r0, 800bcc6 <_svfiprintf_r+0xea>
 800bc8e:	06d0      	lsls	r0, r2, #27
 800bc90:	bf44      	itt	mi
 800bc92:	2320      	movmi	r3, #32
 800bc94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc98:	0711      	lsls	r1, r2, #28
 800bc9a:	bf44      	itt	mi
 800bc9c:	232b      	movmi	r3, #43	@ 0x2b
 800bc9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bca2:	f89a 3000 	ldrb.w	r3, [sl]
 800bca6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bca8:	d015      	beq.n	800bcd6 <_svfiprintf_r+0xfa>
 800bcaa:	9a07      	ldr	r2, [sp, #28]
 800bcac:	4654      	mov	r4, sl
 800bcae:	2000      	movs	r0, #0
 800bcb0:	f04f 0c0a 	mov.w	ip, #10
 800bcb4:	4621      	mov	r1, r4
 800bcb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcba:	3b30      	subs	r3, #48	@ 0x30
 800bcbc:	2b09      	cmp	r3, #9
 800bcbe:	d94b      	bls.n	800bd58 <_svfiprintf_r+0x17c>
 800bcc0:	b1b0      	cbz	r0, 800bcf0 <_svfiprintf_r+0x114>
 800bcc2:	9207      	str	r2, [sp, #28]
 800bcc4:	e014      	b.n	800bcf0 <_svfiprintf_r+0x114>
 800bcc6:	eba0 0308 	sub.w	r3, r0, r8
 800bcca:	fa09 f303 	lsl.w	r3, r9, r3
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	9304      	str	r3, [sp, #16]
 800bcd2:	46a2      	mov	sl, r4
 800bcd4:	e7d2      	b.n	800bc7c <_svfiprintf_r+0xa0>
 800bcd6:	9b03      	ldr	r3, [sp, #12]
 800bcd8:	1d19      	adds	r1, r3, #4
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	9103      	str	r1, [sp, #12]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	bfbb      	ittet	lt
 800bce2:	425b      	neglt	r3, r3
 800bce4:	f042 0202 	orrlt.w	r2, r2, #2
 800bce8:	9307      	strge	r3, [sp, #28]
 800bcea:	9307      	strlt	r3, [sp, #28]
 800bcec:	bfb8      	it	lt
 800bcee:	9204      	strlt	r2, [sp, #16]
 800bcf0:	7823      	ldrb	r3, [r4, #0]
 800bcf2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bcf4:	d10a      	bne.n	800bd0c <_svfiprintf_r+0x130>
 800bcf6:	7863      	ldrb	r3, [r4, #1]
 800bcf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcfa:	d132      	bne.n	800bd62 <_svfiprintf_r+0x186>
 800bcfc:	9b03      	ldr	r3, [sp, #12]
 800bcfe:	1d1a      	adds	r2, r3, #4
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	9203      	str	r2, [sp, #12]
 800bd04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd08:	3402      	adds	r4, #2
 800bd0a:	9305      	str	r3, [sp, #20]
 800bd0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bdd0 <_svfiprintf_r+0x1f4>
 800bd10:	7821      	ldrb	r1, [r4, #0]
 800bd12:	2203      	movs	r2, #3
 800bd14:	4650      	mov	r0, sl
 800bd16:	f7f4 fa73 	bl	8000200 <memchr>
 800bd1a:	b138      	cbz	r0, 800bd2c <_svfiprintf_r+0x150>
 800bd1c:	9b04      	ldr	r3, [sp, #16]
 800bd1e:	eba0 000a 	sub.w	r0, r0, sl
 800bd22:	2240      	movs	r2, #64	@ 0x40
 800bd24:	4082      	lsls	r2, r0
 800bd26:	4313      	orrs	r3, r2
 800bd28:	3401      	adds	r4, #1
 800bd2a:	9304      	str	r3, [sp, #16]
 800bd2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd30:	4824      	ldr	r0, [pc, #144]	@ (800bdc4 <_svfiprintf_r+0x1e8>)
 800bd32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd36:	2206      	movs	r2, #6
 800bd38:	f7f4 fa62 	bl	8000200 <memchr>
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	d036      	beq.n	800bdae <_svfiprintf_r+0x1d2>
 800bd40:	4b21      	ldr	r3, [pc, #132]	@ (800bdc8 <_svfiprintf_r+0x1ec>)
 800bd42:	bb1b      	cbnz	r3, 800bd8c <_svfiprintf_r+0x1b0>
 800bd44:	9b03      	ldr	r3, [sp, #12]
 800bd46:	3307      	adds	r3, #7
 800bd48:	f023 0307 	bic.w	r3, r3, #7
 800bd4c:	3308      	adds	r3, #8
 800bd4e:	9303      	str	r3, [sp, #12]
 800bd50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd52:	4433      	add	r3, r6
 800bd54:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd56:	e76a      	b.n	800bc2e <_svfiprintf_r+0x52>
 800bd58:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd5c:	460c      	mov	r4, r1
 800bd5e:	2001      	movs	r0, #1
 800bd60:	e7a8      	b.n	800bcb4 <_svfiprintf_r+0xd8>
 800bd62:	2300      	movs	r3, #0
 800bd64:	3401      	adds	r4, #1
 800bd66:	9305      	str	r3, [sp, #20]
 800bd68:	4619      	mov	r1, r3
 800bd6a:	f04f 0c0a 	mov.w	ip, #10
 800bd6e:	4620      	mov	r0, r4
 800bd70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd74:	3a30      	subs	r2, #48	@ 0x30
 800bd76:	2a09      	cmp	r2, #9
 800bd78:	d903      	bls.n	800bd82 <_svfiprintf_r+0x1a6>
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d0c6      	beq.n	800bd0c <_svfiprintf_r+0x130>
 800bd7e:	9105      	str	r1, [sp, #20]
 800bd80:	e7c4      	b.n	800bd0c <_svfiprintf_r+0x130>
 800bd82:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd86:	4604      	mov	r4, r0
 800bd88:	2301      	movs	r3, #1
 800bd8a:	e7f0      	b.n	800bd6e <_svfiprintf_r+0x192>
 800bd8c:	ab03      	add	r3, sp, #12
 800bd8e:	9300      	str	r3, [sp, #0]
 800bd90:	462a      	mov	r2, r5
 800bd92:	4b0e      	ldr	r3, [pc, #56]	@ (800bdcc <_svfiprintf_r+0x1f0>)
 800bd94:	a904      	add	r1, sp, #16
 800bd96:	4638      	mov	r0, r7
 800bd98:	f7fc fcbc 	bl	8008714 <_printf_float>
 800bd9c:	1c42      	adds	r2, r0, #1
 800bd9e:	4606      	mov	r6, r0
 800bda0:	d1d6      	bne.n	800bd50 <_svfiprintf_r+0x174>
 800bda2:	89ab      	ldrh	r3, [r5, #12]
 800bda4:	065b      	lsls	r3, r3, #25
 800bda6:	f53f af2d 	bmi.w	800bc04 <_svfiprintf_r+0x28>
 800bdaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdac:	e72c      	b.n	800bc08 <_svfiprintf_r+0x2c>
 800bdae:	ab03      	add	r3, sp, #12
 800bdb0:	9300      	str	r3, [sp, #0]
 800bdb2:	462a      	mov	r2, r5
 800bdb4:	4b05      	ldr	r3, [pc, #20]	@ (800bdcc <_svfiprintf_r+0x1f0>)
 800bdb6:	a904      	add	r1, sp, #16
 800bdb8:	4638      	mov	r0, r7
 800bdba:	f7fc ff43 	bl	8008c44 <_printf_i>
 800bdbe:	e7ed      	b.n	800bd9c <_svfiprintf_r+0x1c0>
 800bdc0:	0800d1c1 	.word	0x0800d1c1
 800bdc4:	0800d1cb 	.word	0x0800d1cb
 800bdc8:	08008715 	.word	0x08008715
 800bdcc:	0800bb25 	.word	0x0800bb25
 800bdd0:	0800d1c7 	.word	0x0800d1c7

0800bdd4 <__sflush_r>:
 800bdd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bdd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bddc:	0716      	lsls	r6, r2, #28
 800bdde:	4605      	mov	r5, r0
 800bde0:	460c      	mov	r4, r1
 800bde2:	d454      	bmi.n	800be8e <__sflush_r+0xba>
 800bde4:	684b      	ldr	r3, [r1, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	dc02      	bgt.n	800bdf0 <__sflush_r+0x1c>
 800bdea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	dd48      	ble.n	800be82 <__sflush_r+0xae>
 800bdf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bdf2:	2e00      	cmp	r6, #0
 800bdf4:	d045      	beq.n	800be82 <__sflush_r+0xae>
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bdfc:	682f      	ldr	r7, [r5, #0]
 800bdfe:	6a21      	ldr	r1, [r4, #32]
 800be00:	602b      	str	r3, [r5, #0]
 800be02:	d030      	beq.n	800be66 <__sflush_r+0x92>
 800be04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be06:	89a3      	ldrh	r3, [r4, #12]
 800be08:	0759      	lsls	r1, r3, #29
 800be0a:	d505      	bpl.n	800be18 <__sflush_r+0x44>
 800be0c:	6863      	ldr	r3, [r4, #4]
 800be0e:	1ad2      	subs	r2, r2, r3
 800be10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be12:	b10b      	cbz	r3, 800be18 <__sflush_r+0x44>
 800be14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be16:	1ad2      	subs	r2, r2, r3
 800be18:	2300      	movs	r3, #0
 800be1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be1c:	6a21      	ldr	r1, [r4, #32]
 800be1e:	4628      	mov	r0, r5
 800be20:	47b0      	blx	r6
 800be22:	1c43      	adds	r3, r0, #1
 800be24:	89a3      	ldrh	r3, [r4, #12]
 800be26:	d106      	bne.n	800be36 <__sflush_r+0x62>
 800be28:	6829      	ldr	r1, [r5, #0]
 800be2a:	291d      	cmp	r1, #29
 800be2c:	d82b      	bhi.n	800be86 <__sflush_r+0xb2>
 800be2e:	4a2a      	ldr	r2, [pc, #168]	@ (800bed8 <__sflush_r+0x104>)
 800be30:	410a      	asrs	r2, r1
 800be32:	07d6      	lsls	r6, r2, #31
 800be34:	d427      	bmi.n	800be86 <__sflush_r+0xb2>
 800be36:	2200      	movs	r2, #0
 800be38:	6062      	str	r2, [r4, #4]
 800be3a:	04d9      	lsls	r1, r3, #19
 800be3c:	6922      	ldr	r2, [r4, #16]
 800be3e:	6022      	str	r2, [r4, #0]
 800be40:	d504      	bpl.n	800be4c <__sflush_r+0x78>
 800be42:	1c42      	adds	r2, r0, #1
 800be44:	d101      	bne.n	800be4a <__sflush_r+0x76>
 800be46:	682b      	ldr	r3, [r5, #0]
 800be48:	b903      	cbnz	r3, 800be4c <__sflush_r+0x78>
 800be4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800be4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be4e:	602f      	str	r7, [r5, #0]
 800be50:	b1b9      	cbz	r1, 800be82 <__sflush_r+0xae>
 800be52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be56:	4299      	cmp	r1, r3
 800be58:	d002      	beq.n	800be60 <__sflush_r+0x8c>
 800be5a:	4628      	mov	r0, r5
 800be5c:	f7fe fa2c 	bl	800a2b8 <_free_r>
 800be60:	2300      	movs	r3, #0
 800be62:	6363      	str	r3, [r4, #52]	@ 0x34
 800be64:	e00d      	b.n	800be82 <__sflush_r+0xae>
 800be66:	2301      	movs	r3, #1
 800be68:	4628      	mov	r0, r5
 800be6a:	47b0      	blx	r6
 800be6c:	4602      	mov	r2, r0
 800be6e:	1c50      	adds	r0, r2, #1
 800be70:	d1c9      	bne.n	800be06 <__sflush_r+0x32>
 800be72:	682b      	ldr	r3, [r5, #0]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d0c6      	beq.n	800be06 <__sflush_r+0x32>
 800be78:	2b1d      	cmp	r3, #29
 800be7a:	d001      	beq.n	800be80 <__sflush_r+0xac>
 800be7c:	2b16      	cmp	r3, #22
 800be7e:	d11e      	bne.n	800bebe <__sflush_r+0xea>
 800be80:	602f      	str	r7, [r5, #0]
 800be82:	2000      	movs	r0, #0
 800be84:	e022      	b.n	800becc <__sflush_r+0xf8>
 800be86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be8a:	b21b      	sxth	r3, r3
 800be8c:	e01b      	b.n	800bec6 <__sflush_r+0xf2>
 800be8e:	690f      	ldr	r7, [r1, #16]
 800be90:	2f00      	cmp	r7, #0
 800be92:	d0f6      	beq.n	800be82 <__sflush_r+0xae>
 800be94:	0793      	lsls	r3, r2, #30
 800be96:	680e      	ldr	r6, [r1, #0]
 800be98:	bf08      	it	eq
 800be9a:	694b      	ldreq	r3, [r1, #20]
 800be9c:	600f      	str	r7, [r1, #0]
 800be9e:	bf18      	it	ne
 800bea0:	2300      	movne	r3, #0
 800bea2:	eba6 0807 	sub.w	r8, r6, r7
 800bea6:	608b      	str	r3, [r1, #8]
 800bea8:	f1b8 0f00 	cmp.w	r8, #0
 800beac:	dde9      	ble.n	800be82 <__sflush_r+0xae>
 800beae:	6a21      	ldr	r1, [r4, #32]
 800beb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800beb2:	4643      	mov	r3, r8
 800beb4:	463a      	mov	r2, r7
 800beb6:	4628      	mov	r0, r5
 800beb8:	47b0      	blx	r6
 800beba:	2800      	cmp	r0, #0
 800bebc:	dc08      	bgt.n	800bed0 <__sflush_r+0xfc>
 800bebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bec2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bec6:	81a3      	strh	r3, [r4, #12]
 800bec8:	f04f 30ff 	mov.w	r0, #4294967295
 800becc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bed0:	4407      	add	r7, r0
 800bed2:	eba8 0800 	sub.w	r8, r8, r0
 800bed6:	e7e7      	b.n	800bea8 <__sflush_r+0xd4>
 800bed8:	dfbffffe 	.word	0xdfbffffe

0800bedc <_fflush_r>:
 800bedc:	b538      	push	{r3, r4, r5, lr}
 800bede:	690b      	ldr	r3, [r1, #16]
 800bee0:	4605      	mov	r5, r0
 800bee2:	460c      	mov	r4, r1
 800bee4:	b913      	cbnz	r3, 800beec <_fflush_r+0x10>
 800bee6:	2500      	movs	r5, #0
 800bee8:	4628      	mov	r0, r5
 800beea:	bd38      	pop	{r3, r4, r5, pc}
 800beec:	b118      	cbz	r0, 800bef6 <_fflush_r+0x1a>
 800beee:	6a03      	ldr	r3, [r0, #32]
 800bef0:	b90b      	cbnz	r3, 800bef6 <_fflush_r+0x1a>
 800bef2:	f7fd fa67 	bl	80093c4 <__sinit>
 800bef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d0f3      	beq.n	800bee6 <_fflush_r+0xa>
 800befe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf00:	07d0      	lsls	r0, r2, #31
 800bf02:	d404      	bmi.n	800bf0e <_fflush_r+0x32>
 800bf04:	0599      	lsls	r1, r3, #22
 800bf06:	d402      	bmi.n	800bf0e <_fflush_r+0x32>
 800bf08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf0a:	f7fd fb72 	bl	80095f2 <__retarget_lock_acquire_recursive>
 800bf0e:	4628      	mov	r0, r5
 800bf10:	4621      	mov	r1, r4
 800bf12:	f7ff ff5f 	bl	800bdd4 <__sflush_r>
 800bf16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf18:	07da      	lsls	r2, r3, #31
 800bf1a:	4605      	mov	r5, r0
 800bf1c:	d4e4      	bmi.n	800bee8 <_fflush_r+0xc>
 800bf1e:	89a3      	ldrh	r3, [r4, #12]
 800bf20:	059b      	lsls	r3, r3, #22
 800bf22:	d4e1      	bmi.n	800bee8 <_fflush_r+0xc>
 800bf24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf26:	f7fd fb65 	bl	80095f4 <__retarget_lock_release_recursive>
 800bf2a:	e7dd      	b.n	800bee8 <_fflush_r+0xc>

0800bf2c <memmove>:
 800bf2c:	4288      	cmp	r0, r1
 800bf2e:	b510      	push	{r4, lr}
 800bf30:	eb01 0402 	add.w	r4, r1, r2
 800bf34:	d902      	bls.n	800bf3c <memmove+0x10>
 800bf36:	4284      	cmp	r4, r0
 800bf38:	4623      	mov	r3, r4
 800bf3a:	d807      	bhi.n	800bf4c <memmove+0x20>
 800bf3c:	1e43      	subs	r3, r0, #1
 800bf3e:	42a1      	cmp	r1, r4
 800bf40:	d008      	beq.n	800bf54 <memmove+0x28>
 800bf42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf4a:	e7f8      	b.n	800bf3e <memmove+0x12>
 800bf4c:	4402      	add	r2, r0
 800bf4e:	4601      	mov	r1, r0
 800bf50:	428a      	cmp	r2, r1
 800bf52:	d100      	bne.n	800bf56 <memmove+0x2a>
 800bf54:	bd10      	pop	{r4, pc}
 800bf56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf5e:	e7f7      	b.n	800bf50 <memmove+0x24>

0800bf60 <strncmp>:
 800bf60:	b510      	push	{r4, lr}
 800bf62:	b16a      	cbz	r2, 800bf80 <strncmp+0x20>
 800bf64:	3901      	subs	r1, #1
 800bf66:	1884      	adds	r4, r0, r2
 800bf68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d103      	bne.n	800bf7c <strncmp+0x1c>
 800bf74:	42a0      	cmp	r0, r4
 800bf76:	d001      	beq.n	800bf7c <strncmp+0x1c>
 800bf78:	2a00      	cmp	r2, #0
 800bf7a:	d1f5      	bne.n	800bf68 <strncmp+0x8>
 800bf7c:	1ad0      	subs	r0, r2, r3
 800bf7e:	bd10      	pop	{r4, pc}
 800bf80:	4610      	mov	r0, r2
 800bf82:	e7fc      	b.n	800bf7e <strncmp+0x1e>

0800bf84 <_sbrk_r>:
 800bf84:	b538      	push	{r3, r4, r5, lr}
 800bf86:	4d06      	ldr	r5, [pc, #24]	@ (800bfa0 <_sbrk_r+0x1c>)
 800bf88:	2300      	movs	r3, #0
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	4608      	mov	r0, r1
 800bf8e:	602b      	str	r3, [r5, #0]
 800bf90:	f7f5 ff8a 	bl	8001ea8 <_sbrk>
 800bf94:	1c43      	adds	r3, r0, #1
 800bf96:	d102      	bne.n	800bf9e <_sbrk_r+0x1a>
 800bf98:	682b      	ldr	r3, [r5, #0]
 800bf9a:	b103      	cbz	r3, 800bf9e <_sbrk_r+0x1a>
 800bf9c:	6023      	str	r3, [r4, #0]
 800bf9e:	bd38      	pop	{r3, r4, r5, pc}
 800bfa0:	200015a8 	.word	0x200015a8
 800bfa4:	00000000 	.word	0x00000000

0800bfa8 <nan>:
 800bfa8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bfb0 <nan+0x8>
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	00000000 	.word	0x00000000
 800bfb4:	7ff80000 	.word	0x7ff80000

0800bfb8 <__assert_func>:
 800bfb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bfba:	4614      	mov	r4, r2
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	4b09      	ldr	r3, [pc, #36]	@ (800bfe4 <__assert_func+0x2c>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	4605      	mov	r5, r0
 800bfc4:	68d8      	ldr	r0, [r3, #12]
 800bfc6:	b954      	cbnz	r4, 800bfde <__assert_func+0x26>
 800bfc8:	4b07      	ldr	r3, [pc, #28]	@ (800bfe8 <__assert_func+0x30>)
 800bfca:	461c      	mov	r4, r3
 800bfcc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bfd0:	9100      	str	r1, [sp, #0]
 800bfd2:	462b      	mov	r3, r5
 800bfd4:	4905      	ldr	r1, [pc, #20]	@ (800bfec <__assert_func+0x34>)
 800bfd6:	f000 fba7 	bl	800c728 <fiprintf>
 800bfda:	f000 fbb7 	bl	800c74c <abort>
 800bfde:	4b04      	ldr	r3, [pc, #16]	@ (800bff0 <__assert_func+0x38>)
 800bfe0:	e7f4      	b.n	800bfcc <__assert_func+0x14>
 800bfe2:	bf00      	nop
 800bfe4:	200000a4 	.word	0x200000a4
 800bfe8:	0800d215 	.word	0x0800d215
 800bfec:	0800d1e7 	.word	0x0800d1e7
 800bff0:	0800d1da 	.word	0x0800d1da

0800bff4 <_calloc_r>:
 800bff4:	b570      	push	{r4, r5, r6, lr}
 800bff6:	fba1 5402 	umull	r5, r4, r1, r2
 800bffa:	b93c      	cbnz	r4, 800c00c <_calloc_r+0x18>
 800bffc:	4629      	mov	r1, r5
 800bffe:	f7fe f9cf 	bl	800a3a0 <_malloc_r>
 800c002:	4606      	mov	r6, r0
 800c004:	b928      	cbnz	r0, 800c012 <_calloc_r+0x1e>
 800c006:	2600      	movs	r6, #0
 800c008:	4630      	mov	r0, r6
 800c00a:	bd70      	pop	{r4, r5, r6, pc}
 800c00c:	220c      	movs	r2, #12
 800c00e:	6002      	str	r2, [r0, #0]
 800c010:	e7f9      	b.n	800c006 <_calloc_r+0x12>
 800c012:	462a      	mov	r2, r5
 800c014:	4621      	mov	r1, r4
 800c016:	f7fd fa6e 	bl	80094f6 <memset>
 800c01a:	e7f5      	b.n	800c008 <_calloc_r+0x14>

0800c01c <rshift>:
 800c01c:	6903      	ldr	r3, [r0, #16]
 800c01e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c022:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c026:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c02a:	f100 0414 	add.w	r4, r0, #20
 800c02e:	dd45      	ble.n	800c0bc <rshift+0xa0>
 800c030:	f011 011f 	ands.w	r1, r1, #31
 800c034:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c038:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c03c:	d10c      	bne.n	800c058 <rshift+0x3c>
 800c03e:	f100 0710 	add.w	r7, r0, #16
 800c042:	4629      	mov	r1, r5
 800c044:	42b1      	cmp	r1, r6
 800c046:	d334      	bcc.n	800c0b2 <rshift+0x96>
 800c048:	1a9b      	subs	r3, r3, r2
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	1eea      	subs	r2, r5, #3
 800c04e:	4296      	cmp	r6, r2
 800c050:	bf38      	it	cc
 800c052:	2300      	movcc	r3, #0
 800c054:	4423      	add	r3, r4
 800c056:	e015      	b.n	800c084 <rshift+0x68>
 800c058:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c05c:	f1c1 0820 	rsb	r8, r1, #32
 800c060:	40cf      	lsrs	r7, r1
 800c062:	f105 0e04 	add.w	lr, r5, #4
 800c066:	46a1      	mov	r9, r4
 800c068:	4576      	cmp	r6, lr
 800c06a:	46f4      	mov	ip, lr
 800c06c:	d815      	bhi.n	800c09a <rshift+0x7e>
 800c06e:	1a9a      	subs	r2, r3, r2
 800c070:	0092      	lsls	r2, r2, #2
 800c072:	3a04      	subs	r2, #4
 800c074:	3501      	adds	r5, #1
 800c076:	42ae      	cmp	r6, r5
 800c078:	bf38      	it	cc
 800c07a:	2200      	movcc	r2, #0
 800c07c:	18a3      	adds	r3, r4, r2
 800c07e:	50a7      	str	r7, [r4, r2]
 800c080:	b107      	cbz	r7, 800c084 <rshift+0x68>
 800c082:	3304      	adds	r3, #4
 800c084:	1b1a      	subs	r2, r3, r4
 800c086:	42a3      	cmp	r3, r4
 800c088:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c08c:	bf08      	it	eq
 800c08e:	2300      	moveq	r3, #0
 800c090:	6102      	str	r2, [r0, #16]
 800c092:	bf08      	it	eq
 800c094:	6143      	streq	r3, [r0, #20]
 800c096:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c09a:	f8dc c000 	ldr.w	ip, [ip]
 800c09e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c0a2:	ea4c 0707 	orr.w	r7, ip, r7
 800c0a6:	f849 7b04 	str.w	r7, [r9], #4
 800c0aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c0ae:	40cf      	lsrs	r7, r1
 800c0b0:	e7da      	b.n	800c068 <rshift+0x4c>
 800c0b2:	f851 cb04 	ldr.w	ip, [r1], #4
 800c0b6:	f847 cf04 	str.w	ip, [r7, #4]!
 800c0ba:	e7c3      	b.n	800c044 <rshift+0x28>
 800c0bc:	4623      	mov	r3, r4
 800c0be:	e7e1      	b.n	800c084 <rshift+0x68>

0800c0c0 <__hexdig_fun>:
 800c0c0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c0c4:	2b09      	cmp	r3, #9
 800c0c6:	d802      	bhi.n	800c0ce <__hexdig_fun+0xe>
 800c0c8:	3820      	subs	r0, #32
 800c0ca:	b2c0      	uxtb	r0, r0
 800c0cc:	4770      	bx	lr
 800c0ce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c0d2:	2b05      	cmp	r3, #5
 800c0d4:	d801      	bhi.n	800c0da <__hexdig_fun+0x1a>
 800c0d6:	3847      	subs	r0, #71	@ 0x47
 800c0d8:	e7f7      	b.n	800c0ca <__hexdig_fun+0xa>
 800c0da:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c0de:	2b05      	cmp	r3, #5
 800c0e0:	d801      	bhi.n	800c0e6 <__hexdig_fun+0x26>
 800c0e2:	3827      	subs	r0, #39	@ 0x27
 800c0e4:	e7f1      	b.n	800c0ca <__hexdig_fun+0xa>
 800c0e6:	2000      	movs	r0, #0
 800c0e8:	4770      	bx	lr
	...

0800c0ec <__gethex>:
 800c0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f0:	b085      	sub	sp, #20
 800c0f2:	468a      	mov	sl, r1
 800c0f4:	9302      	str	r3, [sp, #8]
 800c0f6:	680b      	ldr	r3, [r1, #0]
 800c0f8:	9001      	str	r0, [sp, #4]
 800c0fa:	4690      	mov	r8, r2
 800c0fc:	1c9c      	adds	r4, r3, #2
 800c0fe:	46a1      	mov	r9, r4
 800c100:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c104:	2830      	cmp	r0, #48	@ 0x30
 800c106:	d0fa      	beq.n	800c0fe <__gethex+0x12>
 800c108:	eba9 0303 	sub.w	r3, r9, r3
 800c10c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c110:	f7ff ffd6 	bl	800c0c0 <__hexdig_fun>
 800c114:	4605      	mov	r5, r0
 800c116:	2800      	cmp	r0, #0
 800c118:	d168      	bne.n	800c1ec <__gethex+0x100>
 800c11a:	49a0      	ldr	r1, [pc, #640]	@ (800c39c <__gethex+0x2b0>)
 800c11c:	2201      	movs	r2, #1
 800c11e:	4648      	mov	r0, r9
 800c120:	f7ff ff1e 	bl	800bf60 <strncmp>
 800c124:	4607      	mov	r7, r0
 800c126:	2800      	cmp	r0, #0
 800c128:	d167      	bne.n	800c1fa <__gethex+0x10e>
 800c12a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c12e:	4626      	mov	r6, r4
 800c130:	f7ff ffc6 	bl	800c0c0 <__hexdig_fun>
 800c134:	2800      	cmp	r0, #0
 800c136:	d062      	beq.n	800c1fe <__gethex+0x112>
 800c138:	4623      	mov	r3, r4
 800c13a:	7818      	ldrb	r0, [r3, #0]
 800c13c:	2830      	cmp	r0, #48	@ 0x30
 800c13e:	4699      	mov	r9, r3
 800c140:	f103 0301 	add.w	r3, r3, #1
 800c144:	d0f9      	beq.n	800c13a <__gethex+0x4e>
 800c146:	f7ff ffbb 	bl	800c0c0 <__hexdig_fun>
 800c14a:	fab0 f580 	clz	r5, r0
 800c14e:	096d      	lsrs	r5, r5, #5
 800c150:	f04f 0b01 	mov.w	fp, #1
 800c154:	464a      	mov	r2, r9
 800c156:	4616      	mov	r6, r2
 800c158:	3201      	adds	r2, #1
 800c15a:	7830      	ldrb	r0, [r6, #0]
 800c15c:	f7ff ffb0 	bl	800c0c0 <__hexdig_fun>
 800c160:	2800      	cmp	r0, #0
 800c162:	d1f8      	bne.n	800c156 <__gethex+0x6a>
 800c164:	498d      	ldr	r1, [pc, #564]	@ (800c39c <__gethex+0x2b0>)
 800c166:	2201      	movs	r2, #1
 800c168:	4630      	mov	r0, r6
 800c16a:	f7ff fef9 	bl	800bf60 <strncmp>
 800c16e:	2800      	cmp	r0, #0
 800c170:	d13f      	bne.n	800c1f2 <__gethex+0x106>
 800c172:	b944      	cbnz	r4, 800c186 <__gethex+0x9a>
 800c174:	1c74      	adds	r4, r6, #1
 800c176:	4622      	mov	r2, r4
 800c178:	4616      	mov	r6, r2
 800c17a:	3201      	adds	r2, #1
 800c17c:	7830      	ldrb	r0, [r6, #0]
 800c17e:	f7ff ff9f 	bl	800c0c0 <__hexdig_fun>
 800c182:	2800      	cmp	r0, #0
 800c184:	d1f8      	bne.n	800c178 <__gethex+0x8c>
 800c186:	1ba4      	subs	r4, r4, r6
 800c188:	00a7      	lsls	r7, r4, #2
 800c18a:	7833      	ldrb	r3, [r6, #0]
 800c18c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c190:	2b50      	cmp	r3, #80	@ 0x50
 800c192:	d13e      	bne.n	800c212 <__gethex+0x126>
 800c194:	7873      	ldrb	r3, [r6, #1]
 800c196:	2b2b      	cmp	r3, #43	@ 0x2b
 800c198:	d033      	beq.n	800c202 <__gethex+0x116>
 800c19a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c19c:	d034      	beq.n	800c208 <__gethex+0x11c>
 800c19e:	1c71      	adds	r1, r6, #1
 800c1a0:	2400      	movs	r4, #0
 800c1a2:	7808      	ldrb	r0, [r1, #0]
 800c1a4:	f7ff ff8c 	bl	800c0c0 <__hexdig_fun>
 800c1a8:	1e43      	subs	r3, r0, #1
 800c1aa:	b2db      	uxtb	r3, r3
 800c1ac:	2b18      	cmp	r3, #24
 800c1ae:	d830      	bhi.n	800c212 <__gethex+0x126>
 800c1b0:	f1a0 0210 	sub.w	r2, r0, #16
 800c1b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c1b8:	f7ff ff82 	bl	800c0c0 <__hexdig_fun>
 800c1bc:	f100 3cff 	add.w	ip, r0, #4294967295
 800c1c0:	fa5f fc8c 	uxtb.w	ip, ip
 800c1c4:	f1bc 0f18 	cmp.w	ip, #24
 800c1c8:	f04f 030a 	mov.w	r3, #10
 800c1cc:	d91e      	bls.n	800c20c <__gethex+0x120>
 800c1ce:	b104      	cbz	r4, 800c1d2 <__gethex+0xe6>
 800c1d0:	4252      	negs	r2, r2
 800c1d2:	4417      	add	r7, r2
 800c1d4:	f8ca 1000 	str.w	r1, [sl]
 800c1d8:	b1ed      	cbz	r5, 800c216 <__gethex+0x12a>
 800c1da:	f1bb 0f00 	cmp.w	fp, #0
 800c1de:	bf0c      	ite	eq
 800c1e0:	2506      	moveq	r5, #6
 800c1e2:	2500      	movne	r5, #0
 800c1e4:	4628      	mov	r0, r5
 800c1e6:	b005      	add	sp, #20
 800c1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ec:	2500      	movs	r5, #0
 800c1ee:	462c      	mov	r4, r5
 800c1f0:	e7b0      	b.n	800c154 <__gethex+0x68>
 800c1f2:	2c00      	cmp	r4, #0
 800c1f4:	d1c7      	bne.n	800c186 <__gethex+0x9a>
 800c1f6:	4627      	mov	r7, r4
 800c1f8:	e7c7      	b.n	800c18a <__gethex+0x9e>
 800c1fa:	464e      	mov	r6, r9
 800c1fc:	462f      	mov	r7, r5
 800c1fe:	2501      	movs	r5, #1
 800c200:	e7c3      	b.n	800c18a <__gethex+0x9e>
 800c202:	2400      	movs	r4, #0
 800c204:	1cb1      	adds	r1, r6, #2
 800c206:	e7cc      	b.n	800c1a2 <__gethex+0xb6>
 800c208:	2401      	movs	r4, #1
 800c20a:	e7fb      	b.n	800c204 <__gethex+0x118>
 800c20c:	fb03 0002 	mla	r0, r3, r2, r0
 800c210:	e7ce      	b.n	800c1b0 <__gethex+0xc4>
 800c212:	4631      	mov	r1, r6
 800c214:	e7de      	b.n	800c1d4 <__gethex+0xe8>
 800c216:	eba6 0309 	sub.w	r3, r6, r9
 800c21a:	3b01      	subs	r3, #1
 800c21c:	4629      	mov	r1, r5
 800c21e:	2b07      	cmp	r3, #7
 800c220:	dc0a      	bgt.n	800c238 <__gethex+0x14c>
 800c222:	9801      	ldr	r0, [sp, #4]
 800c224:	f7fe f948 	bl	800a4b8 <_Balloc>
 800c228:	4604      	mov	r4, r0
 800c22a:	b940      	cbnz	r0, 800c23e <__gethex+0x152>
 800c22c:	4b5c      	ldr	r3, [pc, #368]	@ (800c3a0 <__gethex+0x2b4>)
 800c22e:	4602      	mov	r2, r0
 800c230:	21e4      	movs	r1, #228	@ 0xe4
 800c232:	485c      	ldr	r0, [pc, #368]	@ (800c3a4 <__gethex+0x2b8>)
 800c234:	f7ff fec0 	bl	800bfb8 <__assert_func>
 800c238:	3101      	adds	r1, #1
 800c23a:	105b      	asrs	r3, r3, #1
 800c23c:	e7ef      	b.n	800c21e <__gethex+0x132>
 800c23e:	f100 0a14 	add.w	sl, r0, #20
 800c242:	2300      	movs	r3, #0
 800c244:	4655      	mov	r5, sl
 800c246:	469b      	mov	fp, r3
 800c248:	45b1      	cmp	r9, r6
 800c24a:	d337      	bcc.n	800c2bc <__gethex+0x1d0>
 800c24c:	f845 bb04 	str.w	fp, [r5], #4
 800c250:	eba5 050a 	sub.w	r5, r5, sl
 800c254:	10ad      	asrs	r5, r5, #2
 800c256:	6125      	str	r5, [r4, #16]
 800c258:	4658      	mov	r0, fp
 800c25a:	f7fe fa1f 	bl	800a69c <__hi0bits>
 800c25e:	016d      	lsls	r5, r5, #5
 800c260:	f8d8 6000 	ldr.w	r6, [r8]
 800c264:	1a2d      	subs	r5, r5, r0
 800c266:	42b5      	cmp	r5, r6
 800c268:	dd54      	ble.n	800c314 <__gethex+0x228>
 800c26a:	1bad      	subs	r5, r5, r6
 800c26c:	4629      	mov	r1, r5
 800c26e:	4620      	mov	r0, r4
 800c270:	f7fe fdb3 	bl	800adda <__any_on>
 800c274:	4681      	mov	r9, r0
 800c276:	b178      	cbz	r0, 800c298 <__gethex+0x1ac>
 800c278:	1e6b      	subs	r3, r5, #1
 800c27a:	1159      	asrs	r1, r3, #5
 800c27c:	f003 021f 	and.w	r2, r3, #31
 800c280:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c284:	f04f 0901 	mov.w	r9, #1
 800c288:	fa09 f202 	lsl.w	r2, r9, r2
 800c28c:	420a      	tst	r2, r1
 800c28e:	d003      	beq.n	800c298 <__gethex+0x1ac>
 800c290:	454b      	cmp	r3, r9
 800c292:	dc36      	bgt.n	800c302 <__gethex+0x216>
 800c294:	f04f 0902 	mov.w	r9, #2
 800c298:	4629      	mov	r1, r5
 800c29a:	4620      	mov	r0, r4
 800c29c:	f7ff febe 	bl	800c01c <rshift>
 800c2a0:	442f      	add	r7, r5
 800c2a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c2a6:	42bb      	cmp	r3, r7
 800c2a8:	da42      	bge.n	800c330 <__gethex+0x244>
 800c2aa:	9801      	ldr	r0, [sp, #4]
 800c2ac:	4621      	mov	r1, r4
 800c2ae:	f7fe f943 	bl	800a538 <_Bfree>
 800c2b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	6013      	str	r3, [r2, #0]
 800c2b8:	25a3      	movs	r5, #163	@ 0xa3
 800c2ba:	e793      	b.n	800c1e4 <__gethex+0xf8>
 800c2bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c2c0:	2a2e      	cmp	r2, #46	@ 0x2e
 800c2c2:	d012      	beq.n	800c2ea <__gethex+0x1fe>
 800c2c4:	2b20      	cmp	r3, #32
 800c2c6:	d104      	bne.n	800c2d2 <__gethex+0x1e6>
 800c2c8:	f845 bb04 	str.w	fp, [r5], #4
 800c2cc:	f04f 0b00 	mov.w	fp, #0
 800c2d0:	465b      	mov	r3, fp
 800c2d2:	7830      	ldrb	r0, [r6, #0]
 800c2d4:	9303      	str	r3, [sp, #12]
 800c2d6:	f7ff fef3 	bl	800c0c0 <__hexdig_fun>
 800c2da:	9b03      	ldr	r3, [sp, #12]
 800c2dc:	f000 000f 	and.w	r0, r0, #15
 800c2e0:	4098      	lsls	r0, r3
 800c2e2:	ea4b 0b00 	orr.w	fp, fp, r0
 800c2e6:	3304      	adds	r3, #4
 800c2e8:	e7ae      	b.n	800c248 <__gethex+0x15c>
 800c2ea:	45b1      	cmp	r9, r6
 800c2ec:	d8ea      	bhi.n	800c2c4 <__gethex+0x1d8>
 800c2ee:	492b      	ldr	r1, [pc, #172]	@ (800c39c <__gethex+0x2b0>)
 800c2f0:	9303      	str	r3, [sp, #12]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	4630      	mov	r0, r6
 800c2f6:	f7ff fe33 	bl	800bf60 <strncmp>
 800c2fa:	9b03      	ldr	r3, [sp, #12]
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	d1e1      	bne.n	800c2c4 <__gethex+0x1d8>
 800c300:	e7a2      	b.n	800c248 <__gethex+0x15c>
 800c302:	1ea9      	subs	r1, r5, #2
 800c304:	4620      	mov	r0, r4
 800c306:	f7fe fd68 	bl	800adda <__any_on>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d0c2      	beq.n	800c294 <__gethex+0x1a8>
 800c30e:	f04f 0903 	mov.w	r9, #3
 800c312:	e7c1      	b.n	800c298 <__gethex+0x1ac>
 800c314:	da09      	bge.n	800c32a <__gethex+0x23e>
 800c316:	1b75      	subs	r5, r6, r5
 800c318:	4621      	mov	r1, r4
 800c31a:	9801      	ldr	r0, [sp, #4]
 800c31c:	462a      	mov	r2, r5
 800c31e:	f7fe fb23 	bl	800a968 <__lshift>
 800c322:	1b7f      	subs	r7, r7, r5
 800c324:	4604      	mov	r4, r0
 800c326:	f100 0a14 	add.w	sl, r0, #20
 800c32a:	f04f 0900 	mov.w	r9, #0
 800c32e:	e7b8      	b.n	800c2a2 <__gethex+0x1b6>
 800c330:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c334:	42bd      	cmp	r5, r7
 800c336:	dd6f      	ble.n	800c418 <__gethex+0x32c>
 800c338:	1bed      	subs	r5, r5, r7
 800c33a:	42ae      	cmp	r6, r5
 800c33c:	dc34      	bgt.n	800c3a8 <__gethex+0x2bc>
 800c33e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c342:	2b02      	cmp	r3, #2
 800c344:	d022      	beq.n	800c38c <__gethex+0x2a0>
 800c346:	2b03      	cmp	r3, #3
 800c348:	d024      	beq.n	800c394 <__gethex+0x2a8>
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d115      	bne.n	800c37a <__gethex+0x28e>
 800c34e:	42ae      	cmp	r6, r5
 800c350:	d113      	bne.n	800c37a <__gethex+0x28e>
 800c352:	2e01      	cmp	r6, #1
 800c354:	d10b      	bne.n	800c36e <__gethex+0x282>
 800c356:	9a02      	ldr	r2, [sp, #8]
 800c358:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c35c:	6013      	str	r3, [r2, #0]
 800c35e:	2301      	movs	r3, #1
 800c360:	6123      	str	r3, [r4, #16]
 800c362:	f8ca 3000 	str.w	r3, [sl]
 800c366:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c368:	2562      	movs	r5, #98	@ 0x62
 800c36a:	601c      	str	r4, [r3, #0]
 800c36c:	e73a      	b.n	800c1e4 <__gethex+0xf8>
 800c36e:	1e71      	subs	r1, r6, #1
 800c370:	4620      	mov	r0, r4
 800c372:	f7fe fd32 	bl	800adda <__any_on>
 800c376:	2800      	cmp	r0, #0
 800c378:	d1ed      	bne.n	800c356 <__gethex+0x26a>
 800c37a:	9801      	ldr	r0, [sp, #4]
 800c37c:	4621      	mov	r1, r4
 800c37e:	f7fe f8db 	bl	800a538 <_Bfree>
 800c382:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c384:	2300      	movs	r3, #0
 800c386:	6013      	str	r3, [r2, #0]
 800c388:	2550      	movs	r5, #80	@ 0x50
 800c38a:	e72b      	b.n	800c1e4 <__gethex+0xf8>
 800c38c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d1f3      	bne.n	800c37a <__gethex+0x28e>
 800c392:	e7e0      	b.n	800c356 <__gethex+0x26a>
 800c394:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c396:	2b00      	cmp	r3, #0
 800c398:	d1dd      	bne.n	800c356 <__gethex+0x26a>
 800c39a:	e7ee      	b.n	800c37a <__gethex+0x28e>
 800c39c:	0800d068 	.word	0x0800d068
 800c3a0:	0800cf01 	.word	0x0800cf01
 800c3a4:	0800d216 	.word	0x0800d216
 800c3a8:	1e6f      	subs	r7, r5, #1
 800c3aa:	f1b9 0f00 	cmp.w	r9, #0
 800c3ae:	d130      	bne.n	800c412 <__gethex+0x326>
 800c3b0:	b127      	cbz	r7, 800c3bc <__gethex+0x2d0>
 800c3b2:	4639      	mov	r1, r7
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f7fe fd10 	bl	800adda <__any_on>
 800c3ba:	4681      	mov	r9, r0
 800c3bc:	117a      	asrs	r2, r7, #5
 800c3be:	2301      	movs	r3, #1
 800c3c0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c3c4:	f007 071f 	and.w	r7, r7, #31
 800c3c8:	40bb      	lsls	r3, r7
 800c3ca:	4213      	tst	r3, r2
 800c3cc:	4629      	mov	r1, r5
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	bf18      	it	ne
 800c3d2:	f049 0902 	orrne.w	r9, r9, #2
 800c3d6:	f7ff fe21 	bl	800c01c <rshift>
 800c3da:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c3de:	1b76      	subs	r6, r6, r5
 800c3e0:	2502      	movs	r5, #2
 800c3e2:	f1b9 0f00 	cmp.w	r9, #0
 800c3e6:	d047      	beq.n	800c478 <__gethex+0x38c>
 800c3e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c3ec:	2b02      	cmp	r3, #2
 800c3ee:	d015      	beq.n	800c41c <__gethex+0x330>
 800c3f0:	2b03      	cmp	r3, #3
 800c3f2:	d017      	beq.n	800c424 <__gethex+0x338>
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d109      	bne.n	800c40c <__gethex+0x320>
 800c3f8:	f019 0f02 	tst.w	r9, #2
 800c3fc:	d006      	beq.n	800c40c <__gethex+0x320>
 800c3fe:	f8da 3000 	ldr.w	r3, [sl]
 800c402:	ea49 0903 	orr.w	r9, r9, r3
 800c406:	f019 0f01 	tst.w	r9, #1
 800c40a:	d10e      	bne.n	800c42a <__gethex+0x33e>
 800c40c:	f045 0510 	orr.w	r5, r5, #16
 800c410:	e032      	b.n	800c478 <__gethex+0x38c>
 800c412:	f04f 0901 	mov.w	r9, #1
 800c416:	e7d1      	b.n	800c3bc <__gethex+0x2d0>
 800c418:	2501      	movs	r5, #1
 800c41a:	e7e2      	b.n	800c3e2 <__gethex+0x2f6>
 800c41c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c41e:	f1c3 0301 	rsb	r3, r3, #1
 800c422:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c424:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c426:	2b00      	cmp	r3, #0
 800c428:	d0f0      	beq.n	800c40c <__gethex+0x320>
 800c42a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c42e:	f104 0314 	add.w	r3, r4, #20
 800c432:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c436:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c43a:	f04f 0c00 	mov.w	ip, #0
 800c43e:	4618      	mov	r0, r3
 800c440:	f853 2b04 	ldr.w	r2, [r3], #4
 800c444:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c448:	d01b      	beq.n	800c482 <__gethex+0x396>
 800c44a:	3201      	adds	r2, #1
 800c44c:	6002      	str	r2, [r0, #0]
 800c44e:	2d02      	cmp	r5, #2
 800c450:	f104 0314 	add.w	r3, r4, #20
 800c454:	d13c      	bne.n	800c4d0 <__gethex+0x3e4>
 800c456:	f8d8 2000 	ldr.w	r2, [r8]
 800c45a:	3a01      	subs	r2, #1
 800c45c:	42b2      	cmp	r2, r6
 800c45e:	d109      	bne.n	800c474 <__gethex+0x388>
 800c460:	1171      	asrs	r1, r6, #5
 800c462:	2201      	movs	r2, #1
 800c464:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c468:	f006 061f 	and.w	r6, r6, #31
 800c46c:	fa02 f606 	lsl.w	r6, r2, r6
 800c470:	421e      	tst	r6, r3
 800c472:	d13a      	bne.n	800c4ea <__gethex+0x3fe>
 800c474:	f045 0520 	orr.w	r5, r5, #32
 800c478:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c47a:	601c      	str	r4, [r3, #0]
 800c47c:	9b02      	ldr	r3, [sp, #8]
 800c47e:	601f      	str	r7, [r3, #0]
 800c480:	e6b0      	b.n	800c1e4 <__gethex+0xf8>
 800c482:	4299      	cmp	r1, r3
 800c484:	f843 cc04 	str.w	ip, [r3, #-4]
 800c488:	d8d9      	bhi.n	800c43e <__gethex+0x352>
 800c48a:	68a3      	ldr	r3, [r4, #8]
 800c48c:	459b      	cmp	fp, r3
 800c48e:	db17      	blt.n	800c4c0 <__gethex+0x3d4>
 800c490:	6861      	ldr	r1, [r4, #4]
 800c492:	9801      	ldr	r0, [sp, #4]
 800c494:	3101      	adds	r1, #1
 800c496:	f7fe f80f 	bl	800a4b8 <_Balloc>
 800c49a:	4681      	mov	r9, r0
 800c49c:	b918      	cbnz	r0, 800c4a6 <__gethex+0x3ba>
 800c49e:	4b1a      	ldr	r3, [pc, #104]	@ (800c508 <__gethex+0x41c>)
 800c4a0:	4602      	mov	r2, r0
 800c4a2:	2184      	movs	r1, #132	@ 0x84
 800c4a4:	e6c5      	b.n	800c232 <__gethex+0x146>
 800c4a6:	6922      	ldr	r2, [r4, #16]
 800c4a8:	3202      	adds	r2, #2
 800c4aa:	f104 010c 	add.w	r1, r4, #12
 800c4ae:	0092      	lsls	r2, r2, #2
 800c4b0:	300c      	adds	r0, #12
 800c4b2:	f7fd f8a0 	bl	80095f6 <memcpy>
 800c4b6:	4621      	mov	r1, r4
 800c4b8:	9801      	ldr	r0, [sp, #4]
 800c4ba:	f7fe f83d 	bl	800a538 <_Bfree>
 800c4be:	464c      	mov	r4, r9
 800c4c0:	6923      	ldr	r3, [r4, #16]
 800c4c2:	1c5a      	adds	r2, r3, #1
 800c4c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4c8:	6122      	str	r2, [r4, #16]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	615a      	str	r2, [r3, #20]
 800c4ce:	e7be      	b.n	800c44e <__gethex+0x362>
 800c4d0:	6922      	ldr	r2, [r4, #16]
 800c4d2:	455a      	cmp	r2, fp
 800c4d4:	dd0b      	ble.n	800c4ee <__gethex+0x402>
 800c4d6:	2101      	movs	r1, #1
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f7ff fd9f 	bl	800c01c <rshift>
 800c4de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4e2:	3701      	adds	r7, #1
 800c4e4:	42bb      	cmp	r3, r7
 800c4e6:	f6ff aee0 	blt.w	800c2aa <__gethex+0x1be>
 800c4ea:	2501      	movs	r5, #1
 800c4ec:	e7c2      	b.n	800c474 <__gethex+0x388>
 800c4ee:	f016 061f 	ands.w	r6, r6, #31
 800c4f2:	d0fa      	beq.n	800c4ea <__gethex+0x3fe>
 800c4f4:	4453      	add	r3, sl
 800c4f6:	f1c6 0620 	rsb	r6, r6, #32
 800c4fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c4fe:	f7fe f8cd 	bl	800a69c <__hi0bits>
 800c502:	42b0      	cmp	r0, r6
 800c504:	dbe7      	blt.n	800c4d6 <__gethex+0x3ea>
 800c506:	e7f0      	b.n	800c4ea <__gethex+0x3fe>
 800c508:	0800cf01 	.word	0x0800cf01

0800c50c <L_shift>:
 800c50c:	f1c2 0208 	rsb	r2, r2, #8
 800c510:	0092      	lsls	r2, r2, #2
 800c512:	b570      	push	{r4, r5, r6, lr}
 800c514:	f1c2 0620 	rsb	r6, r2, #32
 800c518:	6843      	ldr	r3, [r0, #4]
 800c51a:	6804      	ldr	r4, [r0, #0]
 800c51c:	fa03 f506 	lsl.w	r5, r3, r6
 800c520:	432c      	orrs	r4, r5
 800c522:	40d3      	lsrs	r3, r2
 800c524:	6004      	str	r4, [r0, #0]
 800c526:	f840 3f04 	str.w	r3, [r0, #4]!
 800c52a:	4288      	cmp	r0, r1
 800c52c:	d3f4      	bcc.n	800c518 <L_shift+0xc>
 800c52e:	bd70      	pop	{r4, r5, r6, pc}

0800c530 <__match>:
 800c530:	b530      	push	{r4, r5, lr}
 800c532:	6803      	ldr	r3, [r0, #0]
 800c534:	3301      	adds	r3, #1
 800c536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c53a:	b914      	cbnz	r4, 800c542 <__match+0x12>
 800c53c:	6003      	str	r3, [r0, #0]
 800c53e:	2001      	movs	r0, #1
 800c540:	bd30      	pop	{r4, r5, pc}
 800c542:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c546:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c54a:	2d19      	cmp	r5, #25
 800c54c:	bf98      	it	ls
 800c54e:	3220      	addls	r2, #32
 800c550:	42a2      	cmp	r2, r4
 800c552:	d0f0      	beq.n	800c536 <__match+0x6>
 800c554:	2000      	movs	r0, #0
 800c556:	e7f3      	b.n	800c540 <__match+0x10>

0800c558 <__hexnan>:
 800c558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c55c:	680b      	ldr	r3, [r1, #0]
 800c55e:	6801      	ldr	r1, [r0, #0]
 800c560:	115e      	asrs	r6, r3, #5
 800c562:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c566:	f013 031f 	ands.w	r3, r3, #31
 800c56a:	b087      	sub	sp, #28
 800c56c:	bf18      	it	ne
 800c56e:	3604      	addne	r6, #4
 800c570:	2500      	movs	r5, #0
 800c572:	1f37      	subs	r7, r6, #4
 800c574:	4682      	mov	sl, r0
 800c576:	4690      	mov	r8, r2
 800c578:	9301      	str	r3, [sp, #4]
 800c57a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c57e:	46b9      	mov	r9, r7
 800c580:	463c      	mov	r4, r7
 800c582:	9502      	str	r5, [sp, #8]
 800c584:	46ab      	mov	fp, r5
 800c586:	784a      	ldrb	r2, [r1, #1]
 800c588:	1c4b      	adds	r3, r1, #1
 800c58a:	9303      	str	r3, [sp, #12]
 800c58c:	b342      	cbz	r2, 800c5e0 <__hexnan+0x88>
 800c58e:	4610      	mov	r0, r2
 800c590:	9105      	str	r1, [sp, #20]
 800c592:	9204      	str	r2, [sp, #16]
 800c594:	f7ff fd94 	bl	800c0c0 <__hexdig_fun>
 800c598:	2800      	cmp	r0, #0
 800c59a:	d151      	bne.n	800c640 <__hexnan+0xe8>
 800c59c:	9a04      	ldr	r2, [sp, #16]
 800c59e:	9905      	ldr	r1, [sp, #20]
 800c5a0:	2a20      	cmp	r2, #32
 800c5a2:	d818      	bhi.n	800c5d6 <__hexnan+0x7e>
 800c5a4:	9b02      	ldr	r3, [sp, #8]
 800c5a6:	459b      	cmp	fp, r3
 800c5a8:	dd13      	ble.n	800c5d2 <__hexnan+0x7a>
 800c5aa:	454c      	cmp	r4, r9
 800c5ac:	d206      	bcs.n	800c5bc <__hexnan+0x64>
 800c5ae:	2d07      	cmp	r5, #7
 800c5b0:	dc04      	bgt.n	800c5bc <__hexnan+0x64>
 800c5b2:	462a      	mov	r2, r5
 800c5b4:	4649      	mov	r1, r9
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f7ff ffa8 	bl	800c50c <L_shift>
 800c5bc:	4544      	cmp	r4, r8
 800c5be:	d952      	bls.n	800c666 <__hexnan+0x10e>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	f1a4 0904 	sub.w	r9, r4, #4
 800c5c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c5ca:	f8cd b008 	str.w	fp, [sp, #8]
 800c5ce:	464c      	mov	r4, r9
 800c5d0:	461d      	mov	r5, r3
 800c5d2:	9903      	ldr	r1, [sp, #12]
 800c5d4:	e7d7      	b.n	800c586 <__hexnan+0x2e>
 800c5d6:	2a29      	cmp	r2, #41	@ 0x29
 800c5d8:	d157      	bne.n	800c68a <__hexnan+0x132>
 800c5da:	3102      	adds	r1, #2
 800c5dc:	f8ca 1000 	str.w	r1, [sl]
 800c5e0:	f1bb 0f00 	cmp.w	fp, #0
 800c5e4:	d051      	beq.n	800c68a <__hexnan+0x132>
 800c5e6:	454c      	cmp	r4, r9
 800c5e8:	d206      	bcs.n	800c5f8 <__hexnan+0xa0>
 800c5ea:	2d07      	cmp	r5, #7
 800c5ec:	dc04      	bgt.n	800c5f8 <__hexnan+0xa0>
 800c5ee:	462a      	mov	r2, r5
 800c5f0:	4649      	mov	r1, r9
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f7ff ff8a 	bl	800c50c <L_shift>
 800c5f8:	4544      	cmp	r4, r8
 800c5fa:	d936      	bls.n	800c66a <__hexnan+0x112>
 800c5fc:	f1a8 0204 	sub.w	r2, r8, #4
 800c600:	4623      	mov	r3, r4
 800c602:	f853 1b04 	ldr.w	r1, [r3], #4
 800c606:	f842 1f04 	str.w	r1, [r2, #4]!
 800c60a:	429f      	cmp	r7, r3
 800c60c:	d2f9      	bcs.n	800c602 <__hexnan+0xaa>
 800c60e:	1b3b      	subs	r3, r7, r4
 800c610:	f023 0303 	bic.w	r3, r3, #3
 800c614:	3304      	adds	r3, #4
 800c616:	3401      	adds	r4, #1
 800c618:	3e03      	subs	r6, #3
 800c61a:	42b4      	cmp	r4, r6
 800c61c:	bf88      	it	hi
 800c61e:	2304      	movhi	r3, #4
 800c620:	4443      	add	r3, r8
 800c622:	2200      	movs	r2, #0
 800c624:	f843 2b04 	str.w	r2, [r3], #4
 800c628:	429f      	cmp	r7, r3
 800c62a:	d2fb      	bcs.n	800c624 <__hexnan+0xcc>
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	b91b      	cbnz	r3, 800c638 <__hexnan+0xe0>
 800c630:	4547      	cmp	r7, r8
 800c632:	d128      	bne.n	800c686 <__hexnan+0x12e>
 800c634:	2301      	movs	r3, #1
 800c636:	603b      	str	r3, [r7, #0]
 800c638:	2005      	movs	r0, #5
 800c63a:	b007      	add	sp, #28
 800c63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c640:	3501      	adds	r5, #1
 800c642:	2d08      	cmp	r5, #8
 800c644:	f10b 0b01 	add.w	fp, fp, #1
 800c648:	dd06      	ble.n	800c658 <__hexnan+0x100>
 800c64a:	4544      	cmp	r4, r8
 800c64c:	d9c1      	bls.n	800c5d2 <__hexnan+0x7a>
 800c64e:	2300      	movs	r3, #0
 800c650:	f844 3c04 	str.w	r3, [r4, #-4]
 800c654:	2501      	movs	r5, #1
 800c656:	3c04      	subs	r4, #4
 800c658:	6822      	ldr	r2, [r4, #0]
 800c65a:	f000 000f 	and.w	r0, r0, #15
 800c65e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c662:	6020      	str	r0, [r4, #0]
 800c664:	e7b5      	b.n	800c5d2 <__hexnan+0x7a>
 800c666:	2508      	movs	r5, #8
 800c668:	e7b3      	b.n	800c5d2 <__hexnan+0x7a>
 800c66a:	9b01      	ldr	r3, [sp, #4]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d0dd      	beq.n	800c62c <__hexnan+0xd4>
 800c670:	f1c3 0320 	rsb	r3, r3, #32
 800c674:	f04f 32ff 	mov.w	r2, #4294967295
 800c678:	40da      	lsrs	r2, r3
 800c67a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c67e:	4013      	ands	r3, r2
 800c680:	f846 3c04 	str.w	r3, [r6, #-4]
 800c684:	e7d2      	b.n	800c62c <__hexnan+0xd4>
 800c686:	3f04      	subs	r7, #4
 800c688:	e7d0      	b.n	800c62c <__hexnan+0xd4>
 800c68a:	2004      	movs	r0, #4
 800c68c:	e7d5      	b.n	800c63a <__hexnan+0xe2>

0800c68e <__ascii_mbtowc>:
 800c68e:	b082      	sub	sp, #8
 800c690:	b901      	cbnz	r1, 800c694 <__ascii_mbtowc+0x6>
 800c692:	a901      	add	r1, sp, #4
 800c694:	b142      	cbz	r2, 800c6a8 <__ascii_mbtowc+0x1a>
 800c696:	b14b      	cbz	r3, 800c6ac <__ascii_mbtowc+0x1e>
 800c698:	7813      	ldrb	r3, [r2, #0]
 800c69a:	600b      	str	r3, [r1, #0]
 800c69c:	7812      	ldrb	r2, [r2, #0]
 800c69e:	1e10      	subs	r0, r2, #0
 800c6a0:	bf18      	it	ne
 800c6a2:	2001      	movne	r0, #1
 800c6a4:	b002      	add	sp, #8
 800c6a6:	4770      	bx	lr
 800c6a8:	4610      	mov	r0, r2
 800c6aa:	e7fb      	b.n	800c6a4 <__ascii_mbtowc+0x16>
 800c6ac:	f06f 0001 	mvn.w	r0, #1
 800c6b0:	e7f8      	b.n	800c6a4 <__ascii_mbtowc+0x16>

0800c6b2 <_realloc_r>:
 800c6b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6b6:	4680      	mov	r8, r0
 800c6b8:	4615      	mov	r5, r2
 800c6ba:	460c      	mov	r4, r1
 800c6bc:	b921      	cbnz	r1, 800c6c8 <_realloc_r+0x16>
 800c6be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6c2:	4611      	mov	r1, r2
 800c6c4:	f7fd be6c 	b.w	800a3a0 <_malloc_r>
 800c6c8:	b92a      	cbnz	r2, 800c6d6 <_realloc_r+0x24>
 800c6ca:	f7fd fdf5 	bl	800a2b8 <_free_r>
 800c6ce:	2400      	movs	r4, #0
 800c6d0:	4620      	mov	r0, r4
 800c6d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6d6:	f000 f840 	bl	800c75a <_malloc_usable_size_r>
 800c6da:	4285      	cmp	r5, r0
 800c6dc:	4606      	mov	r6, r0
 800c6de:	d802      	bhi.n	800c6e6 <_realloc_r+0x34>
 800c6e0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c6e4:	d8f4      	bhi.n	800c6d0 <_realloc_r+0x1e>
 800c6e6:	4629      	mov	r1, r5
 800c6e8:	4640      	mov	r0, r8
 800c6ea:	f7fd fe59 	bl	800a3a0 <_malloc_r>
 800c6ee:	4607      	mov	r7, r0
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	d0ec      	beq.n	800c6ce <_realloc_r+0x1c>
 800c6f4:	42b5      	cmp	r5, r6
 800c6f6:	462a      	mov	r2, r5
 800c6f8:	4621      	mov	r1, r4
 800c6fa:	bf28      	it	cs
 800c6fc:	4632      	movcs	r2, r6
 800c6fe:	f7fc ff7a 	bl	80095f6 <memcpy>
 800c702:	4621      	mov	r1, r4
 800c704:	4640      	mov	r0, r8
 800c706:	f7fd fdd7 	bl	800a2b8 <_free_r>
 800c70a:	463c      	mov	r4, r7
 800c70c:	e7e0      	b.n	800c6d0 <_realloc_r+0x1e>

0800c70e <__ascii_wctomb>:
 800c70e:	4603      	mov	r3, r0
 800c710:	4608      	mov	r0, r1
 800c712:	b141      	cbz	r1, 800c726 <__ascii_wctomb+0x18>
 800c714:	2aff      	cmp	r2, #255	@ 0xff
 800c716:	d904      	bls.n	800c722 <__ascii_wctomb+0x14>
 800c718:	228a      	movs	r2, #138	@ 0x8a
 800c71a:	601a      	str	r2, [r3, #0]
 800c71c:	f04f 30ff 	mov.w	r0, #4294967295
 800c720:	4770      	bx	lr
 800c722:	700a      	strb	r2, [r1, #0]
 800c724:	2001      	movs	r0, #1
 800c726:	4770      	bx	lr

0800c728 <fiprintf>:
 800c728:	b40e      	push	{r1, r2, r3}
 800c72a:	b503      	push	{r0, r1, lr}
 800c72c:	4601      	mov	r1, r0
 800c72e:	ab03      	add	r3, sp, #12
 800c730:	4805      	ldr	r0, [pc, #20]	@ (800c748 <fiprintf+0x20>)
 800c732:	f853 2b04 	ldr.w	r2, [r3], #4
 800c736:	6800      	ldr	r0, [r0, #0]
 800c738:	9301      	str	r3, [sp, #4]
 800c73a:	f000 f83f 	bl	800c7bc <_vfiprintf_r>
 800c73e:	b002      	add	sp, #8
 800c740:	f85d eb04 	ldr.w	lr, [sp], #4
 800c744:	b003      	add	sp, #12
 800c746:	4770      	bx	lr
 800c748:	200000a4 	.word	0x200000a4

0800c74c <abort>:
 800c74c:	b508      	push	{r3, lr}
 800c74e:	2006      	movs	r0, #6
 800c750:	f000 fa08 	bl	800cb64 <raise>
 800c754:	2001      	movs	r0, #1
 800c756:	f7f5 fb2f 	bl	8001db8 <_exit>

0800c75a <_malloc_usable_size_r>:
 800c75a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c75e:	1f18      	subs	r0, r3, #4
 800c760:	2b00      	cmp	r3, #0
 800c762:	bfbc      	itt	lt
 800c764:	580b      	ldrlt	r3, [r1, r0]
 800c766:	18c0      	addlt	r0, r0, r3
 800c768:	4770      	bx	lr

0800c76a <__sfputc_r>:
 800c76a:	6893      	ldr	r3, [r2, #8]
 800c76c:	3b01      	subs	r3, #1
 800c76e:	2b00      	cmp	r3, #0
 800c770:	b410      	push	{r4}
 800c772:	6093      	str	r3, [r2, #8]
 800c774:	da08      	bge.n	800c788 <__sfputc_r+0x1e>
 800c776:	6994      	ldr	r4, [r2, #24]
 800c778:	42a3      	cmp	r3, r4
 800c77a:	db01      	blt.n	800c780 <__sfputc_r+0x16>
 800c77c:	290a      	cmp	r1, #10
 800c77e:	d103      	bne.n	800c788 <__sfputc_r+0x1e>
 800c780:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c784:	f000 b932 	b.w	800c9ec <__swbuf_r>
 800c788:	6813      	ldr	r3, [r2, #0]
 800c78a:	1c58      	adds	r0, r3, #1
 800c78c:	6010      	str	r0, [r2, #0]
 800c78e:	7019      	strb	r1, [r3, #0]
 800c790:	4608      	mov	r0, r1
 800c792:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <__sfputs_r>:
 800c798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c79a:	4606      	mov	r6, r0
 800c79c:	460f      	mov	r7, r1
 800c79e:	4614      	mov	r4, r2
 800c7a0:	18d5      	adds	r5, r2, r3
 800c7a2:	42ac      	cmp	r4, r5
 800c7a4:	d101      	bne.n	800c7aa <__sfputs_r+0x12>
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	e007      	b.n	800c7ba <__sfputs_r+0x22>
 800c7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7ae:	463a      	mov	r2, r7
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	f7ff ffda 	bl	800c76a <__sfputc_r>
 800c7b6:	1c43      	adds	r3, r0, #1
 800c7b8:	d1f3      	bne.n	800c7a2 <__sfputs_r+0xa>
 800c7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c7bc <_vfiprintf_r>:
 800c7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c0:	460d      	mov	r5, r1
 800c7c2:	b09d      	sub	sp, #116	@ 0x74
 800c7c4:	4614      	mov	r4, r2
 800c7c6:	4698      	mov	r8, r3
 800c7c8:	4606      	mov	r6, r0
 800c7ca:	b118      	cbz	r0, 800c7d4 <_vfiprintf_r+0x18>
 800c7cc:	6a03      	ldr	r3, [r0, #32]
 800c7ce:	b90b      	cbnz	r3, 800c7d4 <_vfiprintf_r+0x18>
 800c7d0:	f7fc fdf8 	bl	80093c4 <__sinit>
 800c7d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c7d6:	07d9      	lsls	r1, r3, #31
 800c7d8:	d405      	bmi.n	800c7e6 <_vfiprintf_r+0x2a>
 800c7da:	89ab      	ldrh	r3, [r5, #12]
 800c7dc:	059a      	lsls	r2, r3, #22
 800c7de:	d402      	bmi.n	800c7e6 <_vfiprintf_r+0x2a>
 800c7e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c7e2:	f7fc ff06 	bl	80095f2 <__retarget_lock_acquire_recursive>
 800c7e6:	89ab      	ldrh	r3, [r5, #12]
 800c7e8:	071b      	lsls	r3, r3, #28
 800c7ea:	d501      	bpl.n	800c7f0 <_vfiprintf_r+0x34>
 800c7ec:	692b      	ldr	r3, [r5, #16]
 800c7ee:	b99b      	cbnz	r3, 800c818 <_vfiprintf_r+0x5c>
 800c7f0:	4629      	mov	r1, r5
 800c7f2:	4630      	mov	r0, r6
 800c7f4:	f000 f938 	bl	800ca68 <__swsetup_r>
 800c7f8:	b170      	cbz	r0, 800c818 <_vfiprintf_r+0x5c>
 800c7fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c7fc:	07dc      	lsls	r4, r3, #31
 800c7fe:	d504      	bpl.n	800c80a <_vfiprintf_r+0x4e>
 800c800:	f04f 30ff 	mov.w	r0, #4294967295
 800c804:	b01d      	add	sp, #116	@ 0x74
 800c806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c80a:	89ab      	ldrh	r3, [r5, #12]
 800c80c:	0598      	lsls	r0, r3, #22
 800c80e:	d4f7      	bmi.n	800c800 <_vfiprintf_r+0x44>
 800c810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c812:	f7fc feef 	bl	80095f4 <__retarget_lock_release_recursive>
 800c816:	e7f3      	b.n	800c800 <_vfiprintf_r+0x44>
 800c818:	2300      	movs	r3, #0
 800c81a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c81c:	2320      	movs	r3, #32
 800c81e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c822:	f8cd 800c 	str.w	r8, [sp, #12]
 800c826:	2330      	movs	r3, #48	@ 0x30
 800c828:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c9d8 <_vfiprintf_r+0x21c>
 800c82c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c830:	f04f 0901 	mov.w	r9, #1
 800c834:	4623      	mov	r3, r4
 800c836:	469a      	mov	sl, r3
 800c838:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c83c:	b10a      	cbz	r2, 800c842 <_vfiprintf_r+0x86>
 800c83e:	2a25      	cmp	r2, #37	@ 0x25
 800c840:	d1f9      	bne.n	800c836 <_vfiprintf_r+0x7a>
 800c842:	ebba 0b04 	subs.w	fp, sl, r4
 800c846:	d00b      	beq.n	800c860 <_vfiprintf_r+0xa4>
 800c848:	465b      	mov	r3, fp
 800c84a:	4622      	mov	r2, r4
 800c84c:	4629      	mov	r1, r5
 800c84e:	4630      	mov	r0, r6
 800c850:	f7ff ffa2 	bl	800c798 <__sfputs_r>
 800c854:	3001      	adds	r0, #1
 800c856:	f000 80a7 	beq.w	800c9a8 <_vfiprintf_r+0x1ec>
 800c85a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c85c:	445a      	add	r2, fp
 800c85e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c860:	f89a 3000 	ldrb.w	r3, [sl]
 800c864:	2b00      	cmp	r3, #0
 800c866:	f000 809f 	beq.w	800c9a8 <_vfiprintf_r+0x1ec>
 800c86a:	2300      	movs	r3, #0
 800c86c:	f04f 32ff 	mov.w	r2, #4294967295
 800c870:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c874:	f10a 0a01 	add.w	sl, sl, #1
 800c878:	9304      	str	r3, [sp, #16]
 800c87a:	9307      	str	r3, [sp, #28]
 800c87c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c880:	931a      	str	r3, [sp, #104]	@ 0x68
 800c882:	4654      	mov	r4, sl
 800c884:	2205      	movs	r2, #5
 800c886:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c88a:	4853      	ldr	r0, [pc, #332]	@ (800c9d8 <_vfiprintf_r+0x21c>)
 800c88c:	f7f3 fcb8 	bl	8000200 <memchr>
 800c890:	9a04      	ldr	r2, [sp, #16]
 800c892:	b9d8      	cbnz	r0, 800c8cc <_vfiprintf_r+0x110>
 800c894:	06d1      	lsls	r1, r2, #27
 800c896:	bf44      	itt	mi
 800c898:	2320      	movmi	r3, #32
 800c89a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c89e:	0713      	lsls	r3, r2, #28
 800c8a0:	bf44      	itt	mi
 800c8a2:	232b      	movmi	r3, #43	@ 0x2b
 800c8a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8a8:	f89a 3000 	ldrb.w	r3, [sl]
 800c8ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8ae:	d015      	beq.n	800c8dc <_vfiprintf_r+0x120>
 800c8b0:	9a07      	ldr	r2, [sp, #28]
 800c8b2:	4654      	mov	r4, sl
 800c8b4:	2000      	movs	r0, #0
 800c8b6:	f04f 0c0a 	mov.w	ip, #10
 800c8ba:	4621      	mov	r1, r4
 800c8bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8c0:	3b30      	subs	r3, #48	@ 0x30
 800c8c2:	2b09      	cmp	r3, #9
 800c8c4:	d94b      	bls.n	800c95e <_vfiprintf_r+0x1a2>
 800c8c6:	b1b0      	cbz	r0, 800c8f6 <_vfiprintf_r+0x13a>
 800c8c8:	9207      	str	r2, [sp, #28]
 800c8ca:	e014      	b.n	800c8f6 <_vfiprintf_r+0x13a>
 800c8cc:	eba0 0308 	sub.w	r3, r0, r8
 800c8d0:	fa09 f303 	lsl.w	r3, r9, r3
 800c8d4:	4313      	orrs	r3, r2
 800c8d6:	9304      	str	r3, [sp, #16]
 800c8d8:	46a2      	mov	sl, r4
 800c8da:	e7d2      	b.n	800c882 <_vfiprintf_r+0xc6>
 800c8dc:	9b03      	ldr	r3, [sp, #12]
 800c8de:	1d19      	adds	r1, r3, #4
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	9103      	str	r1, [sp, #12]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	bfbb      	ittet	lt
 800c8e8:	425b      	neglt	r3, r3
 800c8ea:	f042 0202 	orrlt.w	r2, r2, #2
 800c8ee:	9307      	strge	r3, [sp, #28]
 800c8f0:	9307      	strlt	r3, [sp, #28]
 800c8f2:	bfb8      	it	lt
 800c8f4:	9204      	strlt	r2, [sp, #16]
 800c8f6:	7823      	ldrb	r3, [r4, #0]
 800c8f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c8fa:	d10a      	bne.n	800c912 <_vfiprintf_r+0x156>
 800c8fc:	7863      	ldrb	r3, [r4, #1]
 800c8fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800c900:	d132      	bne.n	800c968 <_vfiprintf_r+0x1ac>
 800c902:	9b03      	ldr	r3, [sp, #12]
 800c904:	1d1a      	adds	r2, r3, #4
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	9203      	str	r2, [sp, #12]
 800c90a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c90e:	3402      	adds	r4, #2
 800c910:	9305      	str	r3, [sp, #20]
 800c912:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c9e8 <_vfiprintf_r+0x22c>
 800c916:	7821      	ldrb	r1, [r4, #0]
 800c918:	2203      	movs	r2, #3
 800c91a:	4650      	mov	r0, sl
 800c91c:	f7f3 fc70 	bl	8000200 <memchr>
 800c920:	b138      	cbz	r0, 800c932 <_vfiprintf_r+0x176>
 800c922:	9b04      	ldr	r3, [sp, #16]
 800c924:	eba0 000a 	sub.w	r0, r0, sl
 800c928:	2240      	movs	r2, #64	@ 0x40
 800c92a:	4082      	lsls	r2, r0
 800c92c:	4313      	orrs	r3, r2
 800c92e:	3401      	adds	r4, #1
 800c930:	9304      	str	r3, [sp, #16]
 800c932:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c936:	4829      	ldr	r0, [pc, #164]	@ (800c9dc <_vfiprintf_r+0x220>)
 800c938:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c93c:	2206      	movs	r2, #6
 800c93e:	f7f3 fc5f 	bl	8000200 <memchr>
 800c942:	2800      	cmp	r0, #0
 800c944:	d03f      	beq.n	800c9c6 <_vfiprintf_r+0x20a>
 800c946:	4b26      	ldr	r3, [pc, #152]	@ (800c9e0 <_vfiprintf_r+0x224>)
 800c948:	bb1b      	cbnz	r3, 800c992 <_vfiprintf_r+0x1d6>
 800c94a:	9b03      	ldr	r3, [sp, #12]
 800c94c:	3307      	adds	r3, #7
 800c94e:	f023 0307 	bic.w	r3, r3, #7
 800c952:	3308      	adds	r3, #8
 800c954:	9303      	str	r3, [sp, #12]
 800c956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c958:	443b      	add	r3, r7
 800c95a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c95c:	e76a      	b.n	800c834 <_vfiprintf_r+0x78>
 800c95e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c962:	460c      	mov	r4, r1
 800c964:	2001      	movs	r0, #1
 800c966:	e7a8      	b.n	800c8ba <_vfiprintf_r+0xfe>
 800c968:	2300      	movs	r3, #0
 800c96a:	3401      	adds	r4, #1
 800c96c:	9305      	str	r3, [sp, #20]
 800c96e:	4619      	mov	r1, r3
 800c970:	f04f 0c0a 	mov.w	ip, #10
 800c974:	4620      	mov	r0, r4
 800c976:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c97a:	3a30      	subs	r2, #48	@ 0x30
 800c97c:	2a09      	cmp	r2, #9
 800c97e:	d903      	bls.n	800c988 <_vfiprintf_r+0x1cc>
 800c980:	2b00      	cmp	r3, #0
 800c982:	d0c6      	beq.n	800c912 <_vfiprintf_r+0x156>
 800c984:	9105      	str	r1, [sp, #20]
 800c986:	e7c4      	b.n	800c912 <_vfiprintf_r+0x156>
 800c988:	fb0c 2101 	mla	r1, ip, r1, r2
 800c98c:	4604      	mov	r4, r0
 800c98e:	2301      	movs	r3, #1
 800c990:	e7f0      	b.n	800c974 <_vfiprintf_r+0x1b8>
 800c992:	ab03      	add	r3, sp, #12
 800c994:	9300      	str	r3, [sp, #0]
 800c996:	462a      	mov	r2, r5
 800c998:	4b12      	ldr	r3, [pc, #72]	@ (800c9e4 <_vfiprintf_r+0x228>)
 800c99a:	a904      	add	r1, sp, #16
 800c99c:	4630      	mov	r0, r6
 800c99e:	f7fb feb9 	bl	8008714 <_printf_float>
 800c9a2:	4607      	mov	r7, r0
 800c9a4:	1c78      	adds	r0, r7, #1
 800c9a6:	d1d6      	bne.n	800c956 <_vfiprintf_r+0x19a>
 800c9a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9aa:	07d9      	lsls	r1, r3, #31
 800c9ac:	d405      	bmi.n	800c9ba <_vfiprintf_r+0x1fe>
 800c9ae:	89ab      	ldrh	r3, [r5, #12]
 800c9b0:	059a      	lsls	r2, r3, #22
 800c9b2:	d402      	bmi.n	800c9ba <_vfiprintf_r+0x1fe>
 800c9b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9b6:	f7fc fe1d 	bl	80095f4 <__retarget_lock_release_recursive>
 800c9ba:	89ab      	ldrh	r3, [r5, #12]
 800c9bc:	065b      	lsls	r3, r3, #25
 800c9be:	f53f af1f 	bmi.w	800c800 <_vfiprintf_r+0x44>
 800c9c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9c4:	e71e      	b.n	800c804 <_vfiprintf_r+0x48>
 800c9c6:	ab03      	add	r3, sp, #12
 800c9c8:	9300      	str	r3, [sp, #0]
 800c9ca:	462a      	mov	r2, r5
 800c9cc:	4b05      	ldr	r3, [pc, #20]	@ (800c9e4 <_vfiprintf_r+0x228>)
 800c9ce:	a904      	add	r1, sp, #16
 800c9d0:	4630      	mov	r0, r6
 800c9d2:	f7fc f937 	bl	8008c44 <_printf_i>
 800c9d6:	e7e4      	b.n	800c9a2 <_vfiprintf_r+0x1e6>
 800c9d8:	0800d1c1 	.word	0x0800d1c1
 800c9dc:	0800d1cb 	.word	0x0800d1cb
 800c9e0:	08008715 	.word	0x08008715
 800c9e4:	0800c799 	.word	0x0800c799
 800c9e8:	0800d1c7 	.word	0x0800d1c7

0800c9ec <__swbuf_r>:
 800c9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ee:	460e      	mov	r6, r1
 800c9f0:	4614      	mov	r4, r2
 800c9f2:	4605      	mov	r5, r0
 800c9f4:	b118      	cbz	r0, 800c9fe <__swbuf_r+0x12>
 800c9f6:	6a03      	ldr	r3, [r0, #32]
 800c9f8:	b90b      	cbnz	r3, 800c9fe <__swbuf_r+0x12>
 800c9fa:	f7fc fce3 	bl	80093c4 <__sinit>
 800c9fe:	69a3      	ldr	r3, [r4, #24]
 800ca00:	60a3      	str	r3, [r4, #8]
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	071a      	lsls	r2, r3, #28
 800ca06:	d501      	bpl.n	800ca0c <__swbuf_r+0x20>
 800ca08:	6923      	ldr	r3, [r4, #16]
 800ca0a:	b943      	cbnz	r3, 800ca1e <__swbuf_r+0x32>
 800ca0c:	4621      	mov	r1, r4
 800ca0e:	4628      	mov	r0, r5
 800ca10:	f000 f82a 	bl	800ca68 <__swsetup_r>
 800ca14:	b118      	cbz	r0, 800ca1e <__swbuf_r+0x32>
 800ca16:	f04f 37ff 	mov.w	r7, #4294967295
 800ca1a:	4638      	mov	r0, r7
 800ca1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca1e:	6823      	ldr	r3, [r4, #0]
 800ca20:	6922      	ldr	r2, [r4, #16]
 800ca22:	1a98      	subs	r0, r3, r2
 800ca24:	6963      	ldr	r3, [r4, #20]
 800ca26:	b2f6      	uxtb	r6, r6
 800ca28:	4283      	cmp	r3, r0
 800ca2a:	4637      	mov	r7, r6
 800ca2c:	dc05      	bgt.n	800ca3a <__swbuf_r+0x4e>
 800ca2e:	4621      	mov	r1, r4
 800ca30:	4628      	mov	r0, r5
 800ca32:	f7ff fa53 	bl	800bedc <_fflush_r>
 800ca36:	2800      	cmp	r0, #0
 800ca38:	d1ed      	bne.n	800ca16 <__swbuf_r+0x2a>
 800ca3a:	68a3      	ldr	r3, [r4, #8]
 800ca3c:	3b01      	subs	r3, #1
 800ca3e:	60a3      	str	r3, [r4, #8]
 800ca40:	6823      	ldr	r3, [r4, #0]
 800ca42:	1c5a      	adds	r2, r3, #1
 800ca44:	6022      	str	r2, [r4, #0]
 800ca46:	701e      	strb	r6, [r3, #0]
 800ca48:	6962      	ldr	r2, [r4, #20]
 800ca4a:	1c43      	adds	r3, r0, #1
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d004      	beq.n	800ca5a <__swbuf_r+0x6e>
 800ca50:	89a3      	ldrh	r3, [r4, #12]
 800ca52:	07db      	lsls	r3, r3, #31
 800ca54:	d5e1      	bpl.n	800ca1a <__swbuf_r+0x2e>
 800ca56:	2e0a      	cmp	r6, #10
 800ca58:	d1df      	bne.n	800ca1a <__swbuf_r+0x2e>
 800ca5a:	4621      	mov	r1, r4
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	f7ff fa3d 	bl	800bedc <_fflush_r>
 800ca62:	2800      	cmp	r0, #0
 800ca64:	d0d9      	beq.n	800ca1a <__swbuf_r+0x2e>
 800ca66:	e7d6      	b.n	800ca16 <__swbuf_r+0x2a>

0800ca68 <__swsetup_r>:
 800ca68:	b538      	push	{r3, r4, r5, lr}
 800ca6a:	4b29      	ldr	r3, [pc, #164]	@ (800cb10 <__swsetup_r+0xa8>)
 800ca6c:	4605      	mov	r5, r0
 800ca6e:	6818      	ldr	r0, [r3, #0]
 800ca70:	460c      	mov	r4, r1
 800ca72:	b118      	cbz	r0, 800ca7c <__swsetup_r+0x14>
 800ca74:	6a03      	ldr	r3, [r0, #32]
 800ca76:	b90b      	cbnz	r3, 800ca7c <__swsetup_r+0x14>
 800ca78:	f7fc fca4 	bl	80093c4 <__sinit>
 800ca7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca80:	0719      	lsls	r1, r3, #28
 800ca82:	d422      	bmi.n	800caca <__swsetup_r+0x62>
 800ca84:	06da      	lsls	r2, r3, #27
 800ca86:	d407      	bmi.n	800ca98 <__swsetup_r+0x30>
 800ca88:	2209      	movs	r2, #9
 800ca8a:	602a      	str	r2, [r5, #0]
 800ca8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca90:	81a3      	strh	r3, [r4, #12]
 800ca92:	f04f 30ff 	mov.w	r0, #4294967295
 800ca96:	e033      	b.n	800cb00 <__swsetup_r+0x98>
 800ca98:	0758      	lsls	r0, r3, #29
 800ca9a:	d512      	bpl.n	800cac2 <__swsetup_r+0x5a>
 800ca9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca9e:	b141      	cbz	r1, 800cab2 <__swsetup_r+0x4a>
 800caa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800caa4:	4299      	cmp	r1, r3
 800caa6:	d002      	beq.n	800caae <__swsetup_r+0x46>
 800caa8:	4628      	mov	r0, r5
 800caaa:	f7fd fc05 	bl	800a2b8 <_free_r>
 800caae:	2300      	movs	r3, #0
 800cab0:	6363      	str	r3, [r4, #52]	@ 0x34
 800cab2:	89a3      	ldrh	r3, [r4, #12]
 800cab4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cab8:	81a3      	strh	r3, [r4, #12]
 800caba:	2300      	movs	r3, #0
 800cabc:	6063      	str	r3, [r4, #4]
 800cabe:	6923      	ldr	r3, [r4, #16]
 800cac0:	6023      	str	r3, [r4, #0]
 800cac2:	89a3      	ldrh	r3, [r4, #12]
 800cac4:	f043 0308 	orr.w	r3, r3, #8
 800cac8:	81a3      	strh	r3, [r4, #12]
 800caca:	6923      	ldr	r3, [r4, #16]
 800cacc:	b94b      	cbnz	r3, 800cae2 <__swsetup_r+0x7a>
 800cace:	89a3      	ldrh	r3, [r4, #12]
 800cad0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cad8:	d003      	beq.n	800cae2 <__swsetup_r+0x7a>
 800cada:	4621      	mov	r1, r4
 800cadc:	4628      	mov	r0, r5
 800cade:	f000 f883 	bl	800cbe8 <__smakebuf_r>
 800cae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cae6:	f013 0201 	ands.w	r2, r3, #1
 800caea:	d00a      	beq.n	800cb02 <__swsetup_r+0x9a>
 800caec:	2200      	movs	r2, #0
 800caee:	60a2      	str	r2, [r4, #8]
 800caf0:	6962      	ldr	r2, [r4, #20]
 800caf2:	4252      	negs	r2, r2
 800caf4:	61a2      	str	r2, [r4, #24]
 800caf6:	6922      	ldr	r2, [r4, #16]
 800caf8:	b942      	cbnz	r2, 800cb0c <__swsetup_r+0xa4>
 800cafa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cafe:	d1c5      	bne.n	800ca8c <__swsetup_r+0x24>
 800cb00:	bd38      	pop	{r3, r4, r5, pc}
 800cb02:	0799      	lsls	r1, r3, #30
 800cb04:	bf58      	it	pl
 800cb06:	6962      	ldrpl	r2, [r4, #20]
 800cb08:	60a2      	str	r2, [r4, #8]
 800cb0a:	e7f4      	b.n	800caf6 <__swsetup_r+0x8e>
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	e7f7      	b.n	800cb00 <__swsetup_r+0x98>
 800cb10:	200000a4 	.word	0x200000a4

0800cb14 <_raise_r>:
 800cb14:	291f      	cmp	r1, #31
 800cb16:	b538      	push	{r3, r4, r5, lr}
 800cb18:	4605      	mov	r5, r0
 800cb1a:	460c      	mov	r4, r1
 800cb1c:	d904      	bls.n	800cb28 <_raise_r+0x14>
 800cb1e:	2316      	movs	r3, #22
 800cb20:	6003      	str	r3, [r0, #0]
 800cb22:	f04f 30ff 	mov.w	r0, #4294967295
 800cb26:	bd38      	pop	{r3, r4, r5, pc}
 800cb28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cb2a:	b112      	cbz	r2, 800cb32 <_raise_r+0x1e>
 800cb2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cb30:	b94b      	cbnz	r3, 800cb46 <_raise_r+0x32>
 800cb32:	4628      	mov	r0, r5
 800cb34:	f000 f830 	bl	800cb98 <_getpid_r>
 800cb38:	4622      	mov	r2, r4
 800cb3a:	4601      	mov	r1, r0
 800cb3c:	4628      	mov	r0, r5
 800cb3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb42:	f000 b817 	b.w	800cb74 <_kill_r>
 800cb46:	2b01      	cmp	r3, #1
 800cb48:	d00a      	beq.n	800cb60 <_raise_r+0x4c>
 800cb4a:	1c59      	adds	r1, r3, #1
 800cb4c:	d103      	bne.n	800cb56 <_raise_r+0x42>
 800cb4e:	2316      	movs	r3, #22
 800cb50:	6003      	str	r3, [r0, #0]
 800cb52:	2001      	movs	r0, #1
 800cb54:	e7e7      	b.n	800cb26 <_raise_r+0x12>
 800cb56:	2100      	movs	r1, #0
 800cb58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	4798      	blx	r3
 800cb60:	2000      	movs	r0, #0
 800cb62:	e7e0      	b.n	800cb26 <_raise_r+0x12>

0800cb64 <raise>:
 800cb64:	4b02      	ldr	r3, [pc, #8]	@ (800cb70 <raise+0xc>)
 800cb66:	4601      	mov	r1, r0
 800cb68:	6818      	ldr	r0, [r3, #0]
 800cb6a:	f7ff bfd3 	b.w	800cb14 <_raise_r>
 800cb6e:	bf00      	nop
 800cb70:	200000a4 	.word	0x200000a4

0800cb74 <_kill_r>:
 800cb74:	b538      	push	{r3, r4, r5, lr}
 800cb76:	4d07      	ldr	r5, [pc, #28]	@ (800cb94 <_kill_r+0x20>)
 800cb78:	2300      	movs	r3, #0
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	4608      	mov	r0, r1
 800cb7e:	4611      	mov	r1, r2
 800cb80:	602b      	str	r3, [r5, #0]
 800cb82:	f7f5 f909 	bl	8001d98 <_kill>
 800cb86:	1c43      	adds	r3, r0, #1
 800cb88:	d102      	bne.n	800cb90 <_kill_r+0x1c>
 800cb8a:	682b      	ldr	r3, [r5, #0]
 800cb8c:	b103      	cbz	r3, 800cb90 <_kill_r+0x1c>
 800cb8e:	6023      	str	r3, [r4, #0]
 800cb90:	bd38      	pop	{r3, r4, r5, pc}
 800cb92:	bf00      	nop
 800cb94:	200015a8 	.word	0x200015a8

0800cb98 <_getpid_r>:
 800cb98:	f7f5 b8f6 	b.w	8001d88 <_getpid>

0800cb9c <__swhatbuf_r>:
 800cb9c:	b570      	push	{r4, r5, r6, lr}
 800cb9e:	460c      	mov	r4, r1
 800cba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cba4:	2900      	cmp	r1, #0
 800cba6:	b096      	sub	sp, #88	@ 0x58
 800cba8:	4615      	mov	r5, r2
 800cbaa:	461e      	mov	r6, r3
 800cbac:	da0d      	bge.n	800cbca <__swhatbuf_r+0x2e>
 800cbae:	89a3      	ldrh	r3, [r4, #12]
 800cbb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cbb4:	f04f 0100 	mov.w	r1, #0
 800cbb8:	bf14      	ite	ne
 800cbba:	2340      	movne	r3, #64	@ 0x40
 800cbbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cbc0:	2000      	movs	r0, #0
 800cbc2:	6031      	str	r1, [r6, #0]
 800cbc4:	602b      	str	r3, [r5, #0]
 800cbc6:	b016      	add	sp, #88	@ 0x58
 800cbc8:	bd70      	pop	{r4, r5, r6, pc}
 800cbca:	466a      	mov	r2, sp
 800cbcc:	f000 f848 	bl	800cc60 <_fstat_r>
 800cbd0:	2800      	cmp	r0, #0
 800cbd2:	dbec      	blt.n	800cbae <__swhatbuf_r+0x12>
 800cbd4:	9901      	ldr	r1, [sp, #4]
 800cbd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cbda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cbde:	4259      	negs	r1, r3
 800cbe0:	4159      	adcs	r1, r3
 800cbe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cbe6:	e7eb      	b.n	800cbc0 <__swhatbuf_r+0x24>

0800cbe8 <__smakebuf_r>:
 800cbe8:	898b      	ldrh	r3, [r1, #12]
 800cbea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbec:	079d      	lsls	r5, r3, #30
 800cbee:	4606      	mov	r6, r0
 800cbf0:	460c      	mov	r4, r1
 800cbf2:	d507      	bpl.n	800cc04 <__smakebuf_r+0x1c>
 800cbf4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cbf8:	6023      	str	r3, [r4, #0]
 800cbfa:	6123      	str	r3, [r4, #16]
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	6163      	str	r3, [r4, #20]
 800cc00:	b003      	add	sp, #12
 800cc02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc04:	ab01      	add	r3, sp, #4
 800cc06:	466a      	mov	r2, sp
 800cc08:	f7ff ffc8 	bl	800cb9c <__swhatbuf_r>
 800cc0c:	9f00      	ldr	r7, [sp, #0]
 800cc0e:	4605      	mov	r5, r0
 800cc10:	4639      	mov	r1, r7
 800cc12:	4630      	mov	r0, r6
 800cc14:	f7fd fbc4 	bl	800a3a0 <_malloc_r>
 800cc18:	b948      	cbnz	r0, 800cc2e <__smakebuf_r+0x46>
 800cc1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc1e:	059a      	lsls	r2, r3, #22
 800cc20:	d4ee      	bmi.n	800cc00 <__smakebuf_r+0x18>
 800cc22:	f023 0303 	bic.w	r3, r3, #3
 800cc26:	f043 0302 	orr.w	r3, r3, #2
 800cc2a:	81a3      	strh	r3, [r4, #12]
 800cc2c:	e7e2      	b.n	800cbf4 <__smakebuf_r+0xc>
 800cc2e:	89a3      	ldrh	r3, [r4, #12]
 800cc30:	6020      	str	r0, [r4, #0]
 800cc32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc36:	81a3      	strh	r3, [r4, #12]
 800cc38:	9b01      	ldr	r3, [sp, #4]
 800cc3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cc3e:	b15b      	cbz	r3, 800cc58 <__smakebuf_r+0x70>
 800cc40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc44:	4630      	mov	r0, r6
 800cc46:	f000 f81d 	bl	800cc84 <_isatty_r>
 800cc4a:	b128      	cbz	r0, 800cc58 <__smakebuf_r+0x70>
 800cc4c:	89a3      	ldrh	r3, [r4, #12]
 800cc4e:	f023 0303 	bic.w	r3, r3, #3
 800cc52:	f043 0301 	orr.w	r3, r3, #1
 800cc56:	81a3      	strh	r3, [r4, #12]
 800cc58:	89a3      	ldrh	r3, [r4, #12]
 800cc5a:	431d      	orrs	r5, r3
 800cc5c:	81a5      	strh	r5, [r4, #12]
 800cc5e:	e7cf      	b.n	800cc00 <__smakebuf_r+0x18>

0800cc60 <_fstat_r>:
 800cc60:	b538      	push	{r3, r4, r5, lr}
 800cc62:	4d07      	ldr	r5, [pc, #28]	@ (800cc80 <_fstat_r+0x20>)
 800cc64:	2300      	movs	r3, #0
 800cc66:	4604      	mov	r4, r0
 800cc68:	4608      	mov	r0, r1
 800cc6a:	4611      	mov	r1, r2
 800cc6c:	602b      	str	r3, [r5, #0]
 800cc6e:	f7f5 f8f3 	bl	8001e58 <_fstat>
 800cc72:	1c43      	adds	r3, r0, #1
 800cc74:	d102      	bne.n	800cc7c <_fstat_r+0x1c>
 800cc76:	682b      	ldr	r3, [r5, #0]
 800cc78:	b103      	cbz	r3, 800cc7c <_fstat_r+0x1c>
 800cc7a:	6023      	str	r3, [r4, #0]
 800cc7c:	bd38      	pop	{r3, r4, r5, pc}
 800cc7e:	bf00      	nop
 800cc80:	200015a8 	.word	0x200015a8

0800cc84 <_isatty_r>:
 800cc84:	b538      	push	{r3, r4, r5, lr}
 800cc86:	4d06      	ldr	r5, [pc, #24]	@ (800cca0 <_isatty_r+0x1c>)
 800cc88:	2300      	movs	r3, #0
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	4608      	mov	r0, r1
 800cc8e:	602b      	str	r3, [r5, #0]
 800cc90:	f7f5 f8f2 	bl	8001e78 <_isatty>
 800cc94:	1c43      	adds	r3, r0, #1
 800cc96:	d102      	bne.n	800cc9e <_isatty_r+0x1a>
 800cc98:	682b      	ldr	r3, [r5, #0]
 800cc9a:	b103      	cbz	r3, 800cc9e <_isatty_r+0x1a>
 800cc9c:	6023      	str	r3, [r4, #0]
 800cc9e:	bd38      	pop	{r3, r4, r5, pc}
 800cca0:	200015a8 	.word	0x200015a8

0800cca4 <_init>:
 800cca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cca6:	bf00      	nop
 800cca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccaa:	bc08      	pop	{r3}
 800ccac:	469e      	mov	lr, r3
 800ccae:	4770      	bx	lr

0800ccb0 <_fini>:
 800ccb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccb2:	bf00      	nop
 800ccb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccb6:	bc08      	pop	{r3}
 800ccb8:	469e      	mov	lr, r3
 800ccba:	4770      	bx	lr
