user_input,reference_contexts,reference,persona_name,query_style,query_length,synthesizer_name,question_category
What are the absolute maximum voltage and storage temperature ratings for the ESP32 according to the datasheet?,"[""# 5 Electrical Characteristics\n\n## 5.1 Absolute Maximum Ratings\n\nStresses above those listed in Table 5-1 Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2 Recommended Power Supply Characteristics is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n\n**Table 5-1. Absolute Maximum Ratings**\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>VDDA, VDD3P3, VDD3P3_RTC,<br/>VDD3P3_CPU, VDD_SDIO</th>\n        <th>Allowed input voltage</th>\n        <th>–0.3</th>\n        <th>3.6</th>\n        <th>V</th>\n    </tr>\n    <tr>\n        <th>I<sub>output</sub> <sup>1</sup></th>\n        <th>Cumulative IO output current</th>\n        <th>—</th>\n        <th>1200</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>T<sub>STORE</sub></th>\n        <th>Storage temperature</th>\n        <th>–40</th>\n        <th>150</th>\n        <th>°C</th>\n    </tr>\n  </tbody>\n</table>\n\n<sup>1</sup> The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.\n\n## 5.2 Recommended Power Supply Characteristics\n\n**Table 5-2. Recommended Power Supply Characteristics**\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>VDDA, VDD3P3_RTC, VDD3P3,<br/>VDD_SDIO (3.3 V mode) <sup>note 1</sup></th>\n        <th>Voltage applied to power supply pins per power domain</th>\n        <th>2.3/3.0 <sup>note 2</sup></th>\n        <th>3.3</th>\n        <th>3.6</th>\n        <th>V</th>\n    </tr>\n    <tr>\n        <th>VDD3P3_CPU</th>\n        <th>Voltage applied to power supply pin</th>\n        <th>1.8</th>\n        <th>3.3</th>\n        <th>3.6</th>\n        <th>V</th>\n    </tr>\n    <tr>\n        <th>I<sub>VDD</sub></th>\n        <th>Current delivered by external power supply</th>\n        <th>0.5</th>\n        <th>—</th>\n        <th>—</th>\n        <th>A</th>\n    </tr>\n    <tr>\n        <th>T <sup>note 3</sup></th>\n        <th>Operating temperature</th>\n        <th>–40</th>\n        <th>—</th>\n        <th>125</th>\n        <th>°C</th>\n    </tr>\n  </tbody>\n</table>\n\n1. * VDD_SDIO works as the power supply for the related IO, and also for an external device. Please refer to the Appendix IO_MUX of this datasheet for more details.\n    * VDD_SDIO can be sourced internally by the ESP32 from the VDD3P3_RTC power domain:\n        - When VDD_SDIO operates at 3.3 V, it is driven directly by VDD3P3_RTC through a 6 $\\Omega$ resistor, therefore, there will be some voltage drop from VDD3P3_RTC.\n        - When VDD_SDIO operates at 1.8 V, it can be generated from ESP32's internal LDO. The maximum current this LDO can offer is 40 mA, and the output voltage range is 1.65 V ~ 2.0 V.\n    * VDD_SDIO can also be driven by an external power supply.\n    * Please refer to Section 2.5.2 Power Scheme, for more information.\n2. * Chips with a 3.3 V flash or PSRAM in-package: this minimum voltage is 3.0 V;\n    * Chips with no flash or PSRAM in-package: this minimum voltage is 2.3 V;\n    * For more information, see Section 1 ESP32 Series Comparison.\n3. The operating temperature of ESP32-U4WDH and ESP32-D0WDRH2-V3 ranges from –40 °C to 85 °C, due to the in-package flash or PSRAM. For other chips that have no in-package flash or PSRAM, their operating temperature is –40 °C ~ 125 °C.""]","According to Table 5-1, the absolute maximum allowed input voltage for VDDA, VDD3P3, VDD3P3_RTC, VDD3P3_CPU, and VDD_SDIO is -0.3 V min to 3.6 V max. The cumulative IO output current (I_output) maximum is 1200 mA. The storage temperature (T_STORE) range is -40 °C min to 150 °C max.",Hardware Design Engineer,MISSPELLED,MEDIUM,manual_curation,table_extraction
What is the high-level input voltage threshold (VIH) and the high-level source current (IOH) for VDD3P3_CPU pins in the ESP32 DC characteristics?,"['## 5.3 DC Characteristics (3.3 V, 25 °C)\n\nTable 5-3. DC Characteristics (3.3 V, 25 °C)\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>C<sub>IN</sub></th>\n        <th>Pin capacitance</th>\n        <th>—</th>\n        <th>2</th>\n        <th>—</th>\n        <th>pF</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IH</sub></th>\n        <th>High-level input voltage</th>\n        <th>0.75 × VDD <sup>1</sup></th>\n        <th>—</th>\n        <th>VDD <sup>1</sup> + 0.3</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IL</sub></th>\n        <th>Low-level input voltage</th>\n        <th>–0.3</th>\n        <th>—</th>\n        <th>0.25 × VDD <sup>1</sup></th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>I<sub>IH</sub></th>\n        <th>High-level input current</th>\n        <th>—</th>\n        <th>—</th>\n        <th>50</th>\n        <th>nA</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>I<sub>IL</sub></th>\n        <th>Low-level input current</th>\n        <th>—</th>\n        <th>—</th>\n        <th>50</th>\n        <th>nA</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>OH</sub></th>\n        <th>High-level output voltage</th>\n        <th>0.8 × VDD <sup>1</sup></th>\n        <th>—</th>\n        <th>—</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>OL</sub></th>\n        <th>Low-level output voltage</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0.1 × VDD <sup>1</sup></th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th rowspan=""3"">I<sub>OH</sub></th>\n        <th rowspan=""3"">High-level source current<br/>(VDD <sup>1</sup> = 3.3 V,<br/>V<sub>OH</sub> &gt;= 2.64 V,<br/>output drive strength set<br/>to the maximum)</th>\n        <th>VDD3P3_CPU<br/>power domain <sup>1, 2</sup></th>\n        <th>—</th>\n        <th>40</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>VDD3P3_RTC<br/>power domain <sup>1, 2</sup></th>\n        <th>—</th>\n        <th>40</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>VDD_SDIO power<br/>domain <sup>1, 3</sup></th>\n        <th>—</th>\n        <th>20</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>I<sub>OL</sub></th>\n        <th>Low-level sink current<br/>(VDD <sup>1</sup> = 3.3 V, V<sub>OL</sub> = 0.495 V,<br/>output drive strength set to the maximum)</th>\n        <th>—</th>\n        <th>28</th>\n        <th>—</th>\n        <th>mA</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>R<sub>PU</sub></th>\n        <th>Resistance of internal pull-up resistor</th>\n        <th>—</th>\n        <th>45</th>\n        <th>—</th>\n        <th>kΩ</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>R<sub>PD</sub></th>\n        <th>Resistance of internal pull-down resistor</th>\n        <th>—</th>\n        <th>45</th>\n        <th>—</th>\n        <th>kΩ</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IH_nRST</sub></th>\n        <th>Chip reset release voltage (CHIP_PU voltage<br/>is within the specified range)</th>\n        <th>0.75 × VDD <sup>1</sup></th>\n        <th>—</th>\n        <th>VDD <sup>1</sup> + 0.3</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IL_nRST</sub></th>\n        <th>Low-level input voltage of CHIP_PU<br/>to shut down the chip</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0.6</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n  </tbody>\n</table>\n\n1. Please see Table IO_MUX for IO’s power domain. VDD is the I/O voltage for a particular power domain of pins.\n2. For VDD3P3_CPU and VDD3P3_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA, V<sub>OH</sub> >= 2.64 V, as the number of current-source pins increases.\n3. For VDD_SDIO power domain, per-pin current sourced in the same domain is gradually reduced from around 30 mA to around 10 mA, V<sub>OH</sub> >= 2.64 V, as the number of current-source pins increases.\n\n## 5.4 RF Current Consumption in Active Mode\n\nThe current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters’ measurements are based on a 50% duty cycle.\n\nTable 5-4. Current Consumption Depending on RF Modes\n\n<table>\n  <tbody>\n    <tr>\n        <td>Work Mode</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Transmit 802.11b, DSSS 1 Mbps, POUT = +19.5 dBm</th>\n        <th>—</th>\n        <th>240</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>Transmit 802.11g, OFDM 54 Mbps, POUT = +16 dBm</th>\n        <th>—</th>\n        <th>190</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>Transmit 802.11n, OFDM MCS7, POUT = +14 dBm</th>\n        <th>—</th>\n        <th>180</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>Receive 802.11b/g/n</th>\n        <th>—</th>\n        <th>95 ~ 100</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n  </tbody>\n</table>']","From Table 5-3, VIH (high-level input voltage) has a minimum of 0.75 × VDD and a maximum of VDD + 0.3 V. The high-level source current IOH for the VDD3P3_CPU power domain is typically 40 mA (at VDD = 3.3 V, VOH >= 2.64 V, output drive strength set to maximum). Per footnote 2, this per-pin current is gradually reduced from ~40 mA to ~29 mA as the number of current-source pins increases.",Hardware Design Engineer,PERFECT_GRAMMAR,LONG,manual_curation,table_extraction
How much current does the ESP32 consume when transmitting 802.11b at 1 Mbps versus 802.11n MCS7?,"['## 5.3 DC Characteristics (3.3 V, 25 °C)\n\nTable 5-3. DC Characteristics (3.3 V, 25 °C)\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>C<sub>IN</sub></th>\n        <th>Pin capacitance</th>\n        <th>—</th>\n        <th>2</th>\n        <th>—</th>\n        <th>pF</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IH</sub></th>\n        <th>High-level input voltage</th>\n        <th>0.75 × VDD <sup>1</sup></th>\n        <th>—</th>\n        <th>VDD <sup>1</sup> + 0.3</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IL</sub></th>\n        <th>Low-level input voltage</th>\n        <th>–0.3</th>\n        <th>—</th>\n        <th>0.25 × VDD <sup>1</sup></th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>I<sub>IH</sub></th>\n        <th>High-level input current</th>\n        <th>—</th>\n        <th>—</th>\n        <th>50</th>\n        <th>nA</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>I<sub>IL</sub></th>\n        <th>Low-level input current</th>\n        <th>—</th>\n        <th>—</th>\n        <th>50</th>\n        <th>nA</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>OH</sub></th>\n        <th>High-level output voltage</th>\n        <th>0.8 × VDD <sup>1</sup></th>\n        <th>—</th>\n        <th>—</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>OL</sub></th>\n        <th>Low-level output voltage</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0.1 × VDD <sup>1</sup></th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th rowspan=""3"">I<sub>OH</sub></th>\n        <th rowspan=""3"">High-level source current<br/>(VDD <sup>1</sup> = 3.3 V,<br/>V<sub>OH</sub> &gt;= 2.64 V,<br/>output drive strength set<br/>to the maximum)</th>\n        <th>VDD3P3_CPU<br/>power domain <sup>1, 2</sup></th>\n        <th>—</th>\n        <th>40</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>VDD3P3_RTC<br/>power domain <sup>1, 2</sup></th>\n        <th>—</th>\n        <th>40</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>VDD_SDIO power<br/>domain <sup>1, 3</sup></th>\n        <th>—</th>\n        <th>20</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>I<sub>OL</sub></th>\n        <th>Low-level sink current<br/>(VDD <sup>1</sup> = 3.3 V, V<sub>OL</sub> = 0.495 V,<br/>output drive strength set to the maximum)</th>\n        <th>—</th>\n        <th>28</th>\n        <th>—</th>\n        <th>mA</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>R<sub>PU</sub></th>\n        <th>Resistance of internal pull-up resistor</th>\n        <th>—</th>\n        <th>45</th>\n        <th>—</th>\n        <th>kΩ</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>R<sub>PD</sub></th>\n        <th>Resistance of internal pull-down resistor</th>\n        <th>—</th>\n        <th>45</th>\n        <th>—</th>\n        <th>kΩ</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IH_nRST</sub></th>\n        <th>Chip reset release voltage (CHIP_PU voltage<br/>is within the specified range)</th>\n        <th>0.75 × VDD <sup>1</sup></th>\n        <th>—</th>\n        <th>VDD <sup>1</sup> + 0.3</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>V<sub>IL_nRST</sub></th>\n        <th>Low-level input voltage of CHIP_PU<br/>to shut down the chip</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0.6</th>\n        <th>V</th>\n        <th></th>\n    </tr>\n  </tbody>\n</table>\n\n1. Please see Table IO_MUX for IO’s power domain. VDD is the I/O voltage for a particular power domain of pins.\n2. For VDD3P3_CPU and VDD3P3_RTC power domain, per-pin current sourced in the same domain is gradually reduced from around 40 mA to around 29 mA, V<sub>OH</sub> >= 2.64 V, as the number of current-source pins increases.\n3. For VDD_SDIO power domain, per-pin current sourced in the same domain is gradually reduced from around 30 mA to around 10 mA, V<sub>OH</sub> >= 2.64 V, as the number of current-source pins increases.\n\n## 5.4 RF Current Consumption in Active Mode\n\nThe current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters’ measurements are based on a 50% duty cycle.\n\nTable 5-4. Current Consumption Depending on RF Modes\n\n<table>\n  <tbody>\n    <tr>\n        <td>Work Mode</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Transmit 802.11b, DSSS 1 Mbps, POUT = +19.5 dBm</th>\n        <th>—</th>\n        <th>240</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>Transmit 802.11g, OFDM 54 Mbps, POUT = +16 dBm</th>\n        <th>—</th>\n        <th>190</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>Transmit 802.11n, OFDM MCS7, POUT = +14 dBm</th>\n        <th>—</th>\n        <th>180</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>Receive 802.11b/g/n</th>\n        <th>—</th>\n        <th>95 ~ 100</th>\n        <th>—</th>\n        <th>mA</th>\n    </tr>\n  </tbody>\n</table>']","According to Table 5-4, transmitting 802.11b DSSS at 1 Mbps with POUT = +19.5 dBm draws a typical current of 240 mA. Transmitting 802.11n OFDM MCS7 with POUT = +14 dBm draws a typical current of 180 mA. So 11b transmission consumes 60 mA more than 11n MCS7.",IoT Power Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,table_extraction
What is the Wi-Fi receiver sensitivity for 802.11b at 1 Mbps and for 802.11n HT20 MCS7 on the ESP32?,"['<table>\n  <tbody>\n    <tr>\n        <td>Work Mode</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <td>Transmit BT/BLE, POUT = 0 dBm</td>\n        <td>—</td>\n        <td>130</td>\n        <td>—</td>\n        <td>mA</td>\n    </tr>\n    <tr>\n        <td>Receive BT/BLE</td>\n        <td>—</td>\n        <td>95 ~ 100</td>\n        <td>—</td>\n        <td>mA</td>\n    </tr>\n  </tbody>\n</table>\n\n## 5.5 Reliability\n\nTable 5-5. Reliability Qualifications\n\n<table>\n  <tbody>\n    <tr>\n        <td>Test Item</td>\n        <td>Test Conditions</td>\n        <td>Test Standard</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>HTOL (High Temperature Operating Life)</th>\n        <th>125 °C, 1000 hours</th>\n        <th>JESD22-A108</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th rowspan=""2"">ESD (Electro-Static Discharge Sensitivity)</th>\n        <th>HBM (Human Body Mode) <sup>1</sup> ± 2000 V</th>\n        <th>JS-001</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>CDM (Charge Device Mode) <sup>2</sup> ± 500 V</td>\n        <td>JS-002</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th rowspan=""2"">Latch up</th>\n        <th>Current trigger ± 200 mA</th>\n        <th rowspan=""2"">JESD78</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>Voltage trigger 1.5 × VDD<sub>max</sub></td>\n        <td></td>\n    </tr>\n    <tr>\n        <th rowspan=""3"">Preconditioning</th>\n        <th>Bake 24 hours @125 °C</th>\n        <th rowspan=""3"">J-STD-020, JESD47, JESD22-A113</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>Moisture soak (level 3: 192 hours @30 °C, 60% RH)</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>IR reflow solder: 260 + 0 °C, 20 seconds, three times</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>TCT (Temperature Cycling Test)</th>\n        <th>–65 °C / 150 °C, 500 cycles</th>\n        <th>JESD22-A104</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>Autoclave Test</th>\n        <th>121 °C, 100% RH, 96 hours</th>\n        <th>JESD22-A102</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>uHAST (Highly Accelerated Stress Test, unbiased)</th>\n        <th>130 °C, 85% RH, 96 hours</th>\n        <th>JESD22-A118</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>HTSL (High Temperature Storage Life)</th>\n        <th>150 °C, 1000 hours</th>\n        <th>JESD22-A103</th>\n        <th></th>\n    </tr>\n  </tbody>\n</table>\n\n1. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.\n2. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.\n\n## 5.6 Wi-Fi Radio\n\nTable 5-6. Wi-Fi Radio Characteristics\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Operating frequency range <sup>note1</sup></th>\n        <th>—</th>\n        <th>2412</th>\n        <th>—</th>\n        <th>2484</th>\n        <th>MHz</th>\n    </tr>\n    <tr>\n        <th>Output impedance <sup>note2</sup></th>\n        <th>-</th>\n        <th>-</th>\n        <th>note 2</th>\n        <th>—</th>\n        <th>Ω</th>\n    </tr>\n    <tr>\n        <th rowspan=""2"">TX power <sup>note3</sup></th>\n        <th>11n, MCS7</th>\n        <th>12</th>\n        <th>13</th>\n        <th>14</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <td>11b mode</td>\n        <td>18.5</td>\n        <td>19.5</td>\n        <td>20.5</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <th rowspan=""4"">Sensitivity</th>\n        <th>11b, 1 Mbps</th>\n        <th>—</th>\n        <th>–98</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <td>11b, 11 Mbps</td>\n        <td>—</td>\n        <td>–88</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11g, 6 Mbps</td>\n        <td>—</td>\n        <td>–93</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11g, 54 Mbps</td>\n        <td>—</td>\n        <td>–75</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n  </tbody>\n</table>', '<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <td rowspan=""4""></td>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>–93</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>–73</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS0</td>\n        <td>—</td>\n        <td>–90</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS7</td>\n        <td>—</td>\n        <td>–70</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Adjacent channel rejection</td>\n        <td>11g, 6 Mbps</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11g, 54 Mbps</td>\n        <td>—</td>\n        <td>13</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>12</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n  </tbody>\n</table>\n\n1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.\n2. The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6×6 package, the value is 30+j10 $\\Omega$. For chips in a QFN 5×5 package, the value is 35+j10 $\\Omega$.\n3. Target TX power is configurable based on device or certification requirements.\n\n## 5.7 Bluetooth Radio\n\n### 5.7.1 Receiver –Basic Data Rate\n\nTable 5-7. Receiver Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Sensitivity @0.1% BER</th>\n        <th>—</th>\n        <th>–90</th>\n        <th>–89</th>\n        <th>–88</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Maximum received signal @0.1% BER</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Co-channel C/I</th>\n        <th>—</th>\n        <th>—</th>\n        <th>+7</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <td rowspan=""6"">Adjacent channel selectivity C/I</td>\n        <td>F = F0 + 1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–33</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–45</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Out-of-band blocking performance</td>\n        <td>30 MHz ~ 2000 MHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2000 MHz ~ 2400 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2500 MHz ~ 3000 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>3000 MHz ~ 12.5 GHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <th>Intermodulation</th>\n        <th>—</th>\n        <th>–36</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n  </tbody>\n</table>\n\n### 5.7.2 Transmitter –Basic Data Rate\n\nTable 5-8. Transmitter Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>RF transmit power <sup>note1</sup></th>\n        <th>—</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Gain control step</th>\n        <th>—</th>\n        <th>—</th>\n        <th>3</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n  </tbody>\n</table>']","From Table 5-6, the typical sensitivity for 802.11b at 1 Mbps is -98 dBm, and the typical sensitivity for 802.11n HT20 MCS7 is -73 dBm. The difference is 25 dB.",RF Systems Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,table_extraction
"What is the output impedance of the ESP32 Wi-Fi radio, and how does it differ between QFN package sizes?","['<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <td rowspan=""4""></td>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>–93</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>–73</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS0</td>\n        <td>—</td>\n        <td>–90</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS7</td>\n        <td>—</td>\n        <td>–70</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Adjacent channel rejection</td>\n        <td>11g, 6 Mbps</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11g, 54 Mbps</td>\n        <td>—</td>\n        <td>13</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>12</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n  </tbody>\n</table>\n\n1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.\n2. The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6×6 package, the value is 30+j10 $\\Omega$. For chips in a QFN 5×5 package, the value is 35+j10 $\\Omega$.\n3. Target TX power is configurable based on device or certification requirements.\n\n## 5.7 Bluetooth Radio\n\n### 5.7.1 Receiver –Basic Data Rate\n\nTable 5-7. Receiver Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Sensitivity @0.1% BER</th>\n        <th>—</th>\n        <th>–90</th>\n        <th>–89</th>\n        <th>–88</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Maximum received signal @0.1% BER</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Co-channel C/I</th>\n        <th>—</th>\n        <th>—</th>\n        <th>+7</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <td rowspan=""6"">Adjacent channel selectivity C/I</td>\n        <td>F = F0 + 1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–33</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–45</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Out-of-band blocking performance</td>\n        <td>30 MHz ~ 2000 MHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2000 MHz ~ 2400 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2500 MHz ~ 3000 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>3000 MHz ~ 12.5 GHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <th>Intermodulation</th>\n        <th>—</th>\n        <th>–36</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n  </tbody>\n</table>\n\n### 5.7.2 Transmitter –Basic Data Rate\n\nTable 5-8. Transmitter Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>RF transmit power <sup>note1</sup></th>\n        <th>—</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Gain control step</th>\n        <th>—</th>\n        <th>—</th>\n        <th>3</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n  </tbody>\n</table>']","According to footnote 2 under Table 5-6, the typical Wi-Fi radio output impedance differs by package: for chips in a QFN 6×6 package the value is 30+j10 Ω, and for chips in a QFN 5×5 package the value is 35+j10 Ω.",RF Systems Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,table_extraction
What is the Bluetooth Basic Data Rate receiver sensitivity and adjacent channel selectivity at F0+1 MHz for the ESP32?,"['<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <td rowspan=""4""></td>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>–93</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>–73</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS0</td>\n        <td>—</td>\n        <td>–90</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS7</td>\n        <td>—</td>\n        <td>–70</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Adjacent channel rejection</td>\n        <td>11g, 6 Mbps</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11g, 54 Mbps</td>\n        <td>—</td>\n        <td>13</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>12</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n  </tbody>\n</table>\n\n1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.\n2. The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6×6 package, the value is 30+j10 $\\Omega$. For chips in a QFN 5×5 package, the value is 35+j10 $\\Omega$.\n3. Target TX power is configurable based on device or certification requirements.\n\n## 5.7 Bluetooth Radio\n\n### 5.7.1 Receiver –Basic Data Rate\n\nTable 5-7. Receiver Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Sensitivity @0.1% BER</th>\n        <th>—</th>\n        <th>–90</th>\n        <th>–89</th>\n        <th>–88</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Maximum received signal @0.1% BER</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Co-channel C/I</th>\n        <th>—</th>\n        <th>—</th>\n        <th>+7</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <td rowspan=""6"">Adjacent channel selectivity C/I</td>\n        <td>F = F0 + 1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–33</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–45</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Out-of-band blocking performance</td>\n        <td>30 MHz ~ 2000 MHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2000 MHz ~ 2400 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2500 MHz ~ 3000 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>3000 MHz ~ 12.5 GHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <th>Intermodulation</th>\n        <th>—</th>\n        <th>–36</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n  </tbody>\n</table>\n\n### 5.7.2 Transmitter –Basic Data Rate\n\nTable 5-8. Transmitter Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>RF transmit power <sup>note1</sup></th>\n        <th>—</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Gain control step</th>\n        <th>—</th>\n        <th>—</th>\n        <th>3</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n  </tbody>\n</table>']","From Table 5-7, the BT Basic Data Rate receiver sensitivity at 0.1% BER is -90 dBm min / -89 dBm typ / -88 dBm max. The adjacent channel selectivity C/I at F = F0 + 1 MHz is <= -6 dB (max).",RF Systems Engineer,PERFECT_GRAMMAR,LONG,manual_curation,table_extraction
What is the BLE receiver sensitivity and co-channel C/I for the ESP32?,"['# Table 5-10. Transmitter Characteristics – Enhanced Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter\tDescription\tMin\tTyp\tMax\tUnit</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>RF transmit power (see note under Table 5-10)\t—\t—\t0\t—\tdBm</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>Gain control step\t—\t—\t3\t—\tdB</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>RF power control range\t—\t–12\t—\t+9\tdBm</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>π/4 DQPSK max w0\t—\t—\t–0.72\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>π/4 DQPSK max wi\t—\t—\t–6\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>π/4 DQPSK max |wi + w0</th>\n        <th>—\t—\t–7.42\t—\tkHz</th>\n    </tr>\n    <tr>\n        <th>8DPSK max w0\t—\t—\t0.7\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>8DPSK max wi\t—\t—\t–9.6\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>8DPSK max |wi + w0</th>\n        <th>—\t—\t–10\t—\tkHz</th>\n    </tr>\n    <tr>\n        <th rowspan=""3"">π/4 DQPSK modulation accuracy\tRMS DEVM\t—\t4.28\t—\t%</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>99% DEVM\t—\t100\t—\t%</td>\n    </tr>\n    <tr>\n        <td>Peak DEVM\t—\t13.3\t—\t%</td>\n    </tr>\n    <tr>\n        <th rowspan=""3"">8 DPSK modulation accuracy\tRMS DEVM\t—\t5.8\t—\t%</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>99% DEVM\t—\t100\t—\t%</td>\n    </tr>\n    <tr>\n        <td>Peak DEVM\t—\t14\t—\t%</td>\n    </tr>\n    <tr>\n        <th rowspan=""4"">In-band spurious emissions\tF = F0 ± 1 MHz\t—\t–46\t—\tdBm</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>F = F0 ± 2 MHz\t—\t–40\t—\tdBm</td>\n    </tr>\n    <tr>\n        <td>F = F0 ± 3 MHz\t—\t–46\t—\tdBm</td>\n    </tr>\n    <tr>\n        <td>F = F0 +/– &gt; 3 MHz\t—\t—\t–53\tdBm</td>\n    </tr>\n    <tr>\n        <th>EDR differential phase coding\t—\t—\t100\t—\t%</th>\n        <th></th>\n    </tr>\n  </tbody>\n</table>\n\n## 5.8 Bluetooth LE Radio\n\n### 5.8.1 Receiver\n\n# Table 5-11. Receiver Characteristics – Bluetooth LE\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Sensitivity @30.8% PER</th>\n        <th>—</th>\n        <th>–94</th>\n        <th>–93</th>\n        <th>–92</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Maximum received signal @30.8% PER</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Co-channel C/I</th>\n        <th>—</th>\n        <th>—</th>\n        <th>+10</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <th rowspan=""6"">Adjacent channel selectivity C/I</th>\n        <th>F = F0 + 1 MHz</th>\n        <th>—</th>\n        <th>–5</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <td>F = F0 – 1 MHz</td>\n        <td>—</td>\n        <td>–5</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 2 MHz</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 – 2 MHz</td>\n        <td>—</td>\n        <td>–35</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 3 MHz</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 – 3 MHz</td>\n        <td>—</td>\n        <td>–45</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <th rowspan=""3"">Out-of-band blocking performance</th>\n        <th>30 MHz ~ 2000 MHz</th>\n        <th>–10</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <td>2000 MHz ~ 2400 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2500 MHz ~ 3000 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n  </tbody>\n</table>']","From Table 5-11, the BLE receiver sensitivity at 30.8% PER is -94 dBm min / -93 dBm typ / -92 dBm max. The co-channel C/I is typically +10 dB.",Embedded Firmware Engineer,PERFECT_GRAMMAR,SHORT,manual_curation,table_extraction
What is the Bluetooth LE transmitter power control range and adjacent channel transmit power at F0±2 MHz on the ESP32?,"['## 5.8.2 Transmitter\n\nTable 5-12. Transmitter Characteristics – Bluetooth LE\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>RF transmit power (see note under Table 5-8)</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Gain control step</th>\n        <th>—</th>\n        <th>—</th>\n        <th>3</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <th>RF power control range</th>\n        <th>—</th>\n        <th>–12</th>\n        <th>—</th>\n        <th>+9</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th rowspan=""3"">Adjacent channel transmit power</th>\n        <th>F = F0 ± 2 MHz</th>\n        <th>—</th>\n        <th>–52</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>F = F0 ± 3 MHz</th>\n        <th>—</th>\n        <th>–58</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>F = F0 ± &gt; 3 MHz</th>\n        <th>—</th>\n        <th>–60</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>$\\Delta$ $f1_{avg}$</th>\n        <th>—</th>\n        <th>—</th>\n        <th>—</th>\n        <th>265</th>\n        <th>kHz</th>\n    </tr>\n    <tr>\n        <th>$\\Delta$ $f2_{max}$</th>\n        <th>—</th>\n        <th>247</th>\n        <th>—</th>\n        <th>—</th>\n        <th>kHz</th>\n    </tr>\n    <tr>\n        <th>$\\Delta$ $f2_{avg}$ / $\\Delta$ $f1_{avg}$</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0.92</th>\n        <th>—</th>\n        <th>—</th>\n    </tr>\n    <tr>\n        <th>ICFT</th>\n        <th>—</th>\n        <th>—</th>\n        <th>–10</th>\n        <th>—</th>\n        <th>kHz</th>\n    </tr>\n    <tr>\n        <th>Drift rate</th>\n        <th>—</th>\n        <th>—</th>\n        <th>0.7</th>\n        <th>—</th>\n        <th>kHz/50 $\\mu$s</th>\n    </tr>\n    <tr>\n        <th>Drift</th>\n        <th>—</th>\n        <th>—</th>\n        <th>2</th>\n        <th>—</th>\n        <th>kHz</th>\n    </tr>\n  </tbody>\n</table>']","From Table 5-12, the BLE RF power control range is -12 dBm min to +9 dBm max. The adjacent channel transmit power at F = F0 ± 2 MHz is typically -52 dBm. At F = F0 ± 3 MHz it is typically -58 dBm, and at F0 ± > 3 MHz it is typically -60 dBm.",RF Systems Engineer,PERFECT_GRAMMAR,LONG,manual_curation,table_extraction
"What are the ADC DNL and INL specifications, and what is the maximum sampling rate with the DIG controller?","['* Half-duplex (CSMA/CD) and full-duplex operation\n* MAC control sublayer (control frames)\n* 32-bit CRC generation and removal\n* Several address-filtering modes for physical and multicast address (multicast and group addresses)\n* 32-bit status code for each transmitted or received frame\n* Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 512 words (32-bit)\n* Hardware PTP (Precision Time Protocol) in accordance with IEEE 1588 2008 (PTP V2)\n* 25 MHz/50 MHz clock output\n\nFor details, see ESP32 Technical Reference Manual > Chapter *Ethernet Media Access Controller (MAC)*.\n\n### Pin Assignment\n\nFor information about the pin assignment of Ethernet MAC Interface, see Section 4.10 *Peripheral Pin Configurations* and ESP32 Technical Reference Manual > Chapter *IO_MUX and GPIO Matrix*.\n\n## 4.9 Analog Peripherals\n\n### 4.9.1 Analog-to-Digital Converter (ADC)\n\nESP32 integrates two 12-bit SAR ADCs and supports measurements on 18 channels (analog-enabled pins). The ULP coprocessor in ESP32 is also designed to measure voltage, while operating in the sleep mode, which enables low-power consumption. The CPU can be woken up by a threshold setting and/or via other triggers.\n\nTable 4-3 describes the ADC characteristics.\n\nTable 4-3. ADC Characteristics\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>DNL (Differential nonlinearity)</th>\n        <th rowspan=""2"">RTC controller; ADC connected to an external 100 nF capacitor; DC signal input; ambient temperature at 25 °C; Wi-Fi&amp;Bluetooth off</th>\n        <th>–7</th>\n        <th>7</th>\n        <th>LSB</th>\n    </tr>\n    <tr>\n        <th>INL (Integral nonlinearity)</th>\n        <th>–12</th>\n        <th>12</th>\n        <th>LSB</th>\n    </tr>\n    <tr>\n        <th rowspan=""2"">Sampling rate</th>\n        <th>RTC controller</th>\n        <th>—</th>\n        <th>200</th>\n        <th>ksps</th>\n    </tr>\n    <tr>\n        <th>DIG controller</th>\n        <th>—</th>\n        <th>2</th>\n        <th>Msps</th>\n    </tr>\n  </tbody>\n</table>\n\n**Notes:**\n\n* When atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC accuracy will be worse than described in the table above.\n* To get better DNL results, users can take multiple sampling tests with a filter, or calculate the average value.']","From Table 4-3, the ADC DNL (differential nonlinearity) is -7 to +7 LSB, and the INL (integral nonlinearity) is -12 to +12 LSB. These are measured with the RTC controller, ADC connected to an external 100 nF capacitor, DC signal input, at 25 °C with Wi-Fi & Bluetooth off. The maximum sampling rate with the DIG controller is 2 Msps; with the RTC controller it is 200 ksps.",Analog Design Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,table_extraction
What is the ADC calibration error range when attenuation is set to 3 (atten=3) on the ESP32?,"['* The input voltage range of GPIO pins within VDD3P3_RTC domain should strictly follow the DC characteristics provided in Table 5-3. Otherwise, measurement errors may be introduced, and chip performance may be affected.\n\nBy default, there are ±6% differences in measured results between chips. ESP-IDF provides couple of calibration methods for ADC1. Results after calibration using eFuse Vref value are shown in Table 4-4. For higher accuracy, users may apply other calibration methods provided in ESP-IDF, or implement their own.\n\n**Table 4-4. ADC Calibration Results**\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Total error</th>\n        <th rowspan=""4"">Atten = 0, effective measurement range of 100 ~ 950 mV</th>\n        <th>-23</th>\n        <th>23</th>\n        <th>mV</th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>Atten = 1, effective measurement range of 100 ~ 1250 mV</th>\n        <th>-30</th>\n        <th>30</th>\n        <th>mV</th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>Atten = 2, effective measurement range of 150 ~ 1750 mV</th>\n        <th>-40</th>\n        <th>40</th>\n        <th>mV</th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>Atten = 3, effective measurement range of 150 ~ 2450 mV</th>\n        <th>-60</th>\n        <th>60</th>\n        <th>mV</th>\n    </tr>\n  </tbody>\n</table>\n\nFor details, see *ESP32 Technical Reference Manual* > Chapter *On-Chip Sensors and Analog Signal Processing*.\n\n**Pin Assignment**\n\nWith appropriate settings, the ADCs can be configured to measure voltage on 18 pins maximum. For detailed information about the pin assignment, see Section 4.10 *Peripheral Pin Configurations* and *ESP32 Technical Reference Manual* > Chapter *IO_MUX and GPIO Matrix*.\n\n### 4.9.2 Digital-to-Analog Converter (DAC)\n\nTwo 8-bit DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and a buffer. This dual DAC supports power supply as input voltage reference. The two DAC channels can also support independent conversions.\n\nFor details, see *ESP32 Technical Reference Manual* > Chapter *On-Chip Sensors and Analog Signal Processing*.\n\n**Pin Assignment**\n\nThe DAC can be configured by GPIO 25 and GPIO 26. For detailed information about the pin assignment, see Section 4.10 *Peripheral Pin Configurations* and *ESP32 Technical Reference Manual* > Chapter *IO_MUX and GPIO Matrix*.\n\n### 4.9.3 Touch Sensor\n\nESP32 has 10 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected.']","From Table 4-4, at Atten = 3 (effective measurement range 150 ~ 2450 mV), the total error after calibration using eFuse Vref is -60 mV to +60 mV. Additionally, the note states that when atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC accuracy will be worse.",Analog Design Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,table_extraction
Which GPIO pins are mapped to touch sensor signals T5 and T8 on the ESP32?,"['### Pin Assignment\n\nThe 10 capacitive-sensing GPIOs are listed in Table 4-5.\n\n**Table 4-5. Capacitive-Sensing GPIOs Available on ESP32**\n\n<table>\n  <thead>\n    <tr>\n        <th>Capacitive-Sensing Signal Name</th>\n        <th>Pin Name</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>T0</td>\n        <td>GPIO4</td>\n    </tr>\n    <tr>\n        <td>T1</td>\n        <td>GPIO0</td>\n    </tr>\n    <tr>\n        <td>T2</td>\n        <td>GPIO2</td>\n    </tr>\n    <tr>\n        <td>T3</td>\n        <td>MTDO</td>\n    </tr>\n    <tr>\n        <td>T4</td>\n        <td>MTCK</td>\n    </tr>\n    <tr>\n        <td>T5</td>\n        <td>MTDI</td>\n    </tr>\n    <tr>\n        <td>T6</td>\n        <td>MTMS</td>\n    </tr>\n    <tr>\n        <td>T7</td>\n        <td>GPIO27</td>\n    </tr>\n    <tr>\n        <td>T8</td>\n        <td>32K_XN</td>\n    </tr>\n    <tr>\n        <td>T9</td>\n        <td>32K_XP</td>\n    </tr>\n  </tbody>\n</table>\n\nFor details, see *ESP32 Technical Reference Manual* > Chapter *On-Chip Sensors and Analog Signal Processing*.\n\n> **Note:**\n> ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application scenarios.']","According to Table 4-5, touch sensor signal T5 is mapped to pin MTDI, and T8 is mapped to pin 32K_XN.",Embedded Firmware Engineer,PERFECT_GRAMMAR,SHORT,manual_curation,pin_mapping
"Which pins are ADC2_CH5 and ADC1_CH4 connected to on the ESP32, and what other peripheral functions share those pins?","['## 4.10 Peripheral Pin Configurations\n\nTable 4-6. Peripheral Pin Configurations\n\n<table>\n  <thead>\n    <tr>\n        <th>Interface</th>\n        <th>Signal</th>\n        <th>Pin</th>\n        <th>Function</th>\n        <th></th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td rowspan=""18"">ADC</td>\n        <td>ADC1_CH0</td>\n        <td>SENSOR_VP</td>\n        <td rowspan=""18"">Two 12-bit SAR ADCs</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH1</td>\n        <td>SENSOR_CAPP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH2</td>\n        <td>SENSOR_CAPN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH3</td>\n        <td>SENSOR_VN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH4</td>\n        <td>32K_XP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH5</td>\n        <td>32K_XN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH6</td>\n        <td>VDET_1</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH7</td>\n        <td>VDET_2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH0</td>\n        <td>GPIO4</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH1</td>\n        <td>GPIO0</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH2</td>\n        <td>GPIO2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH3</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH4</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH5</td>\n        <td>MTDI</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH6</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH7</td>\n        <td>GPIO27</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH8</td>\n        <td>GPIO25</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH9</td>\n        <td>GPIO26</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">DAC</td>\n        <td>DAC_1</td>\n        <td>GPIO25</td>\n        <td rowspan=""2"">Two 8-bit DACs</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>DAC_2</td>\n        <td>GPIO26</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""10"">Touch Sensor</td>\n        <td>TOUCH0</td>\n        <td>GPIO4</td>\n        <td rowspan=""10"">Capacitive touch sensors</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH1</td>\n        <td>GPIO0</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH2</td>\n        <td>GPIO2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH3</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH4</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH5</td>\n        <td>MTDI</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH6</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH7</td>\n        <td>GPIO27</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH8</td>\n        <td>32K_XN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH9</td>\n        <td>32K_XP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">JTAG</td>\n        <td>MTDI</td>\n        <td>MTDI</td>\n        <td rowspan=""4"">JTAG for software debugging</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTCK</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTMS</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTDO</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n  </tbody>\n</table>']","From Table 4-6, ADC2_CH5 is connected to pin MTDI, and ADC1_CH4 is connected to pin 32K_XP. Looking at the same table, MTDI also serves as TOUCH5 (capacitive touch sensor) and as the MTDI JTAG signal. Pin 32K_XP also serves as TOUCH9.",Hardware Design Engineer,PERFECT_GRAMMAR,LONG,manual_curation,pin_mapping
"In the ESP32 GPIO_Matrix, what is signal number 63 and does it have a corresponding IO_MUX core input?",['<table>\n    <thead>\n    <tr>\n        <th>Signal</th>\n        <th></th>\n        <th></th>\n        <th>Same Input Signal</th>\n        <th></th>\n        <th>Output Enable</th>\n    </tr>\n    </thead>\n    <tr>\n        <td>No.</td>\n        <td>Input Signals</td>\n        <td>Default\nValue If\nUnassigned*</td>\n        <td>from IO_MUX Core</td>\n        <td>Output Signals</td>\n        <td>Output Signal</td>\n    </tr>\n    <tr>\n        <td>34</td>\n        <td>pwm0_f0_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>pwm0_out1a</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>35</td>\n        <td>pwm0_f1_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>pwm0_out1b</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>36</td>\n        <td>pwm0_f2_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>pwm0_out2a</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>37</td>\n        <td>—</td>\n        <td>0</td>\n        <td>no</td>\n        <td>pwm0_out2b</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>39</td>\n        <td>pcnt_sig_ch0_in0</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>40</td>\n        <td>pcnt_sig_ch1_in0</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>41</td>\n        <td>pcnt_ctrl_ch0_in0</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>42</td>\n        <td>pcnt_ctrl_ch1_in0</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>43</td>\n        <td>pcnt_sig_ch0_in1</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>44</td>\n        <td>pcnt_sig_ch1_in1</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>45</td>\n        <td>pcnt_ctrl_ch0_in1</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>46</td>\n        <td>pcnt_ctrl_ch1_in1</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>47</td>\n        <td>pcnt_sig_ch0_in2</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>48</td>\n        <td>pcnt_sig_ch1_in2</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>49</td>\n        <td>pcnt_ctrl_ch0_in2</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>50</td>\n        <td>pcnt_ctrl_ch1_in2</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>51</td>\n        <td>pcnt_sig_ch0_in3</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>52</td>\n        <td>pcnt_sig_ch1_in3</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>53</td>\n        <td>pcnt_ctrl_ch0_in3</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>54</td>\n        <td>pcnt_ctrl_ch1_in3</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>55</td>\n        <td>pcnt_sig_ch0_in4</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>56</td>\n        <td>pcnt_sig_ch1_in4</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>57</td>\n        <td>pcnt_ctrl_ch0_in4</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>58</td>\n        <td>pcnt_ctrl_ch1_in4</td>\n        <td>0</td>\n        <td>no</td>\n        <td>—</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>61</td>\n        <td>HSPICS1_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>HSPICS1_out</td>\n        <td>HSPICS1_oe</td>\n    </tr>\n    <tr>\n        <td>62</td>\n        <td>HSPICS2_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>HSPICS2_out</td>\n        <td>HSPICS2_oe</td>\n    </tr>\n    <tr>\n        <td>63</td>\n        <td>VSPICLK_in</td>\n        <td>0</td>\n        <td>yes</td>\n        <td>VSPICLK_out_mux</td>\n        <td>VSPICLK_oe</td>\n    </tr>\n    <tr>\n        <td>64</td>\n        <td>VSPIQ_in</td>\n        <td>0</td>\n        <td>yes</td>\n        <td>VSPIQ_out</td>\n        <td>VSPIQ_oe</td>\n    </tr>\n    <tr>\n        <td>65</td>\n        <td>VSPID_in</td>\n        <td>0</td>\n        <td>yes</td>\n        <td>VSPID_out</td>\n        <td>VSPID_oe</td>\n    </tr>\n    <tr>\n        <td>66</td>\n        <td>VSPIHD_in</td>\n        <td>0</td>\n        <td>yes</td>\n        <td>VSPIHD_out</td>\n        <td>VSPIHD_oe</td>\n    </tr>\n    <tr>\n        <td>67</td>\n        <td>VSPIWP_in</td>\n        <td>0</td>\n        <td>yes</td>\n        <td>VSPIWP_out</td>\n        <td>VSPIWP_oe</td>\n    </tr>\n    <tr>\n        <td>68</td>\n        <td>VSPICS0_in</td>\n        <td>0</td>\n        <td>yes</td>\n        <td>VSPICS0_out</td>\n        <td>VSPICS0_oe</td>\n    </tr>\n    <tr>\n        <td>69</td>\n        <td>VSPICS1_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>VSPICS1_out</td>\n        <td>VSPICS1_oe</td>\n    </tr>\n    <tr>\n        <td>70</td>\n        <td>VSPICS2_in</td>\n        <td>0</td>\n        <td>no</td>\n        <td>VSPICS2_out</td>\n        <td>VSPICS2_oe</td>\n    </tr>\n    <tr>\n        <td>71</td>\n        <td>pcnt_sig_ch0_in5</td>\n        <td>0</td>\n        <td>no</td>\n        <td>ledc_hs_sig_out0</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>72</td>\n        <td>pcnt_sig_ch1_in5</td>\n        <td>0</td>\n        <td>no</td>\n        <td>ledc_hs_sig_out1</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>73</td>\n        <td>pcnt_ctrl_ch0_in5</td>\n        <td>0</td>\n        <td>no</td>\n        <td>ledc_hs_sig_out2</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>74</td>\n        <td>pcnt_ctrl_ch1_in5</td>\n        <td>0</td>\n        <td>no</td>\n        <td>ledc_hs_sig_out3</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>75</td>\n        <td>pcnt_sig_ch0_in6</td>\n        <td>0</td>\n        <td>no</td>\n        <td>ledc_hs_sig_out4</td>\n        <td>1’d1</td>\n    </tr>\n    <tr>\n        <td>76</td>\n        <td>pcnt_sig_ch1_in6</td>\n        <td>0</td>\n        <td>no</td>\n        <td>ledc_hs_sig_out5</td>\n        <td>1’d1</td>\n    </tr>\n</table>'],"In Table GPIO_Matrix, signal number 63 has input signal VSPICLK_in (default value 0 if unassigned), output signal VSPICLK_out_mux, and output enable VSPICLK_oe. The 'Same Input Signal from IO_MUX Core' column is 'yes', meaning this signal has a direct IO_MUX path.",Embedded Firmware Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,pin_mapping
What are the ESD protection ratings (HBM and CDM) for the ESP32?,"['<table>\n  <tbody>\n    <tr>\n        <td>Work Mode</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <td>Transmit BT/BLE, POUT = 0 dBm</td>\n        <td>—</td>\n        <td>130</td>\n        <td>—</td>\n        <td>mA</td>\n    </tr>\n    <tr>\n        <td>Receive BT/BLE</td>\n        <td>—</td>\n        <td>95 ~ 100</td>\n        <td>—</td>\n        <td>mA</td>\n    </tr>\n  </tbody>\n</table>\n\n## 5.5 Reliability\n\nTable 5-5. Reliability Qualifications\n\n<table>\n  <tbody>\n    <tr>\n        <td>Test Item</td>\n        <td>Test Conditions</td>\n        <td>Test Standard</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>HTOL (High Temperature Operating Life)</th>\n        <th>125 °C, 1000 hours</th>\n        <th>JESD22-A108</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th rowspan=""2"">ESD (Electro-Static Discharge Sensitivity)</th>\n        <th>HBM (Human Body Mode) <sup>1</sup> ± 2000 V</th>\n        <th>JS-001</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>CDM (Charge Device Mode) <sup>2</sup> ± 500 V</td>\n        <td>JS-002</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th rowspan=""2"">Latch up</th>\n        <th>Current trigger ± 200 mA</th>\n        <th rowspan=""2"">JESD78</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>Voltage trigger 1.5 × VDD<sub>max</sub></td>\n        <td></td>\n    </tr>\n    <tr>\n        <th rowspan=""3"">Preconditioning</th>\n        <th>Bake 24 hours @125 °C</th>\n        <th rowspan=""3"">J-STD-020, JESD47, JESD22-A113</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>Moisture soak (level 3: 192 hours @30 °C, 60% RH)</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>IR reflow solder: 260 + 0 °C, 20 seconds, three times</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>TCT (Temperature Cycling Test)</th>\n        <th>–65 °C / 150 °C, 500 cycles</th>\n        <th>JESD22-A104</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>Autoclave Test</th>\n        <th>121 °C, 100% RH, 96 hours</th>\n        <th>JESD22-A102</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>uHAST (Highly Accelerated Stress Test, unbiased)</th>\n        <th>130 °C, 85% RH, 96 hours</th>\n        <th>JESD22-A118</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>HTSL (High Temperature Storage Life)</th>\n        <th>150 °C, 1000 hours</th>\n        <th>JESD22-A103</th>\n        <th></th>\n    </tr>\n  </tbody>\n</table>\n\n1. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.\n2. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.\n\n## 5.6 Wi-Fi Radio\n\nTable 5-6. Wi-Fi Radio Characteristics\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Operating frequency range <sup>note1</sup></th>\n        <th>—</th>\n        <th>2412</th>\n        <th>—</th>\n        <th>2484</th>\n        <th>MHz</th>\n    </tr>\n    <tr>\n        <th>Output impedance <sup>note2</sup></th>\n        <th>-</th>\n        <th>-</th>\n        <th>note 2</th>\n        <th>—</th>\n        <th>Ω</th>\n    </tr>\n    <tr>\n        <th rowspan=""2"">TX power <sup>note3</sup></th>\n        <th>11n, MCS7</th>\n        <th>12</th>\n        <th>13</th>\n        <th>14</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <td>11b mode</td>\n        <td>18.5</td>\n        <td>19.5</td>\n        <td>20.5</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <th rowspan=""4"">Sensitivity</th>\n        <th>11b, 1 Mbps</th>\n        <th>—</th>\n        <th>–98</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <td>11b, 11 Mbps</td>\n        <td>—</td>\n        <td>–88</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11g, 6 Mbps</td>\n        <td>—</td>\n        <td>–93</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11g, 54 Mbps</td>\n        <td>—</td>\n        <td>–75</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n  </tbody>\n</table>']","From Table 5-5 (Reliability Qualifications), the ESP32 ESD ratings are: HBM (Human Body Mode) ± 2000 V (per JS-001 standard), and CDM (Charge Device Mode) ± 500 V (per JS-002 standard). Footnote 1 notes that JEDEC JEP155 states 500 V HBM allows safe manufacturing with a standard ESD control process, and footnote 2 notes that JEP157 states 250 V CDM allows safe manufacturing.",Hardware Design Engineer,PERFECT_GRAMMAR,SHORT,manual_curation,table_extraction
Which ESP32 GPIO pins support both ADC and capacitive touch sensing simultaneously?,"['### Pin Assignment\n\nThe 10 capacitive-sensing GPIOs are listed in Table 4-5.\n\n**Table 4-5. Capacitive-Sensing GPIOs Available on ESP32**\n\n<table>\n  <thead>\n    <tr>\n        <th>Capacitive-Sensing Signal Name</th>\n        <th>Pin Name</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>T0</td>\n        <td>GPIO4</td>\n    </tr>\n    <tr>\n        <td>T1</td>\n        <td>GPIO0</td>\n    </tr>\n    <tr>\n        <td>T2</td>\n        <td>GPIO2</td>\n    </tr>\n    <tr>\n        <td>T3</td>\n        <td>MTDO</td>\n    </tr>\n    <tr>\n        <td>T4</td>\n        <td>MTCK</td>\n    </tr>\n    <tr>\n        <td>T5</td>\n        <td>MTDI</td>\n    </tr>\n    <tr>\n        <td>T6</td>\n        <td>MTMS</td>\n    </tr>\n    <tr>\n        <td>T7</td>\n        <td>GPIO27</td>\n    </tr>\n    <tr>\n        <td>T8</td>\n        <td>32K_XN</td>\n    </tr>\n    <tr>\n        <td>T9</td>\n        <td>32K_XP</td>\n    </tr>\n  </tbody>\n</table>\n\nFor details, see *ESP32 Technical Reference Manual* > Chapter *On-Chip Sensors and Analog Signal Processing*.\n\n> **Note:**\n> ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application scenarios.', '## 4.10 Peripheral Pin Configurations\n\nTable 4-6. Peripheral Pin Configurations\n\n<table>\n  <thead>\n    <tr>\n        <th>Interface</th>\n        <th>Signal</th>\n        <th>Pin</th>\n        <th>Function</th>\n        <th></th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td rowspan=""18"">ADC</td>\n        <td>ADC1_CH0</td>\n        <td>SENSOR_VP</td>\n        <td rowspan=""18"">Two 12-bit SAR ADCs</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH1</td>\n        <td>SENSOR_CAPP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH2</td>\n        <td>SENSOR_CAPN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH3</td>\n        <td>SENSOR_VN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH4</td>\n        <td>32K_XP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH5</td>\n        <td>32K_XN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH6</td>\n        <td>VDET_1</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH7</td>\n        <td>VDET_2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH0</td>\n        <td>GPIO4</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH1</td>\n        <td>GPIO0</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH2</td>\n        <td>GPIO2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH3</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH4</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH5</td>\n        <td>MTDI</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH6</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH7</td>\n        <td>GPIO27</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH8</td>\n        <td>GPIO25</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH9</td>\n        <td>GPIO26</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">DAC</td>\n        <td>DAC_1</td>\n        <td>GPIO25</td>\n        <td rowspan=""2"">Two 8-bit DACs</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>DAC_2</td>\n        <td>GPIO26</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""10"">Touch Sensor</td>\n        <td>TOUCH0</td>\n        <td>GPIO4</td>\n        <td rowspan=""10"">Capacitive touch sensors</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH1</td>\n        <td>GPIO0</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH2</td>\n        <td>GPIO2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH3</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH4</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH5</td>\n        <td>MTDI</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH6</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH7</td>\n        <td>GPIO27</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH8</td>\n        <td>32K_XN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH9</td>\n        <td>32K_XP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">JTAG</td>\n        <td>MTDI</td>\n        <td>MTDI</td>\n        <td rowspan=""4"">JTAG for software debugging</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTCK</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTMS</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTDO</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n  </tbody>\n</table>']","By cross-referencing Table 4-5 (touch sensor GPIOs) and Table 4-6 (peripheral pin configurations), the pins that support both ADC and touch sensing are: GPIO4 (ADC2_CH0 / TOUCH0), GPIO0 (ADC2_CH1 / TOUCH1), GPIO2 (ADC2_CH2 / TOUCH2), MTDO (ADC2_CH3 / TOUCH3), MTCK (ADC2_CH4 / TOUCH4), MTDI (ADC2_CH5 / TOUCH5), MTMS (ADC2_CH6 / TOUCH6), GPIO27 (ADC2_CH7 / TOUCH7), 32K_XN (ADC1_CH5 / TOUCH8), and 32K_XP (ADC1_CH4 / TOUCH9). All 10 touch-capable pins also have ADC functionality.",Embedded Firmware Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,cross_section_synthesis
"The MTDI pin on the ESP32 is a strapping pin. What voltage does it control, and what ADC and touch sensor functions does it also serve?","[""# 3 Boot Configurations\n\nThe chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction.\n\n* **Chip boot mode**\n    - Strapping pin: GPIO0 and GPIO2\n* **Internal LDO (VDD_SDIO) Voltage**\n    - Strapping pin: MTDI\n    - eFuse bit: EFUSE_SDIO_FORCE and EFUSE_SDIO_TIEH\n* **U0TXD printing**\n    - Strapping pin: MTDO\n* **Timing of SDIO Slave**\n    - Strapping pin: MTDO and GPIO5\n* **JTAG signal source**\n    - eFuse bit: EFUSE_DISABLE_JTAG\n\nThe default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to *ESP32 Technical Reference Manual* > Chapter *eFuse Controller*.\n\nThe default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.\n\n**Table 3-1. Default Configuration of Strapping Pins**\n\n<table>\n  <thead>\n    <tr>\n        <th>Strapping Pin</th>\n        <th>Default Configuration</th>\n        <th>Bit Value</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>GPIO0</td>\n        <td>Pull-up</td>\n        <td>1</td>\n    </tr>\n    <tr>\n        <td>GPIO2</td>\n        <td>Pull-down</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>MTDI</td>\n        <td>Pull-down</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>MTDO</td>\n        <td>Pull-up</td>\n        <td>1</td>\n    </tr>\n    <tr>\n        <td>GPIO5</td>\n        <td>Pull-up</td>\n        <td>1</td>\n    </tr>\n  </tbody>\n</table>\n\nTo change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.\n\nAll strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.\n\nThe timing of signals connected to the strapping pins should adhere to the *setup time* and *hold time* specifications in Table 3-2 and Figure 3-1."", '### Pin Assignment\n\nThe 10 capacitive-sensing GPIOs are listed in Table 4-5.\n\n**Table 4-5. Capacitive-Sensing GPIOs Available on ESP32**\n\n<table>\n  <thead>\n    <tr>\n        <th>Capacitive-Sensing Signal Name</th>\n        <th>Pin Name</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>T0</td>\n        <td>GPIO4</td>\n    </tr>\n    <tr>\n        <td>T1</td>\n        <td>GPIO0</td>\n    </tr>\n    <tr>\n        <td>T2</td>\n        <td>GPIO2</td>\n    </tr>\n    <tr>\n        <td>T3</td>\n        <td>MTDO</td>\n    </tr>\n    <tr>\n        <td>T4</td>\n        <td>MTCK</td>\n    </tr>\n    <tr>\n        <td>T5</td>\n        <td>MTDI</td>\n    </tr>\n    <tr>\n        <td>T6</td>\n        <td>MTMS</td>\n    </tr>\n    <tr>\n        <td>T7</td>\n        <td>GPIO27</td>\n    </tr>\n    <tr>\n        <td>T8</td>\n        <td>32K_XN</td>\n    </tr>\n    <tr>\n        <td>T9</td>\n        <td>32K_XP</td>\n    </tr>\n  </tbody>\n</table>\n\nFor details, see *ESP32 Technical Reference Manual* > Chapter *On-Chip Sensors and Analog Signal Processing*.\n\n> **Note:**\n> ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application scenarios.', '## 4.10 Peripheral Pin Configurations\n\nTable 4-6. Peripheral Pin Configurations\n\n<table>\n  <thead>\n    <tr>\n        <th>Interface</th>\n        <th>Signal</th>\n        <th>Pin</th>\n        <th>Function</th>\n        <th></th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td rowspan=""18"">ADC</td>\n        <td>ADC1_CH0</td>\n        <td>SENSOR_VP</td>\n        <td rowspan=""18"">Two 12-bit SAR ADCs</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH1</td>\n        <td>SENSOR_CAPP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH2</td>\n        <td>SENSOR_CAPN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH3</td>\n        <td>SENSOR_VN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH4</td>\n        <td>32K_XP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH5</td>\n        <td>32K_XN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH6</td>\n        <td>VDET_1</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC1_CH7</td>\n        <td>VDET_2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH0</td>\n        <td>GPIO4</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH1</td>\n        <td>GPIO0</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH2</td>\n        <td>GPIO2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH3</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH4</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH5</td>\n        <td>MTDI</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH6</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH7</td>\n        <td>GPIO27</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH8</td>\n        <td>GPIO25</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>ADC2_CH9</td>\n        <td>GPIO26</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">DAC</td>\n        <td>DAC_1</td>\n        <td>GPIO25</td>\n        <td rowspan=""2"">Two 8-bit DACs</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>DAC_2</td>\n        <td>GPIO26</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""10"">Touch Sensor</td>\n        <td>TOUCH0</td>\n        <td>GPIO4</td>\n        <td rowspan=""10"">Capacitive touch sensors</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH1</td>\n        <td>GPIO0</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH2</td>\n        <td>GPIO2</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH3</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH4</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH5</td>\n        <td>MTDI</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH6</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH7</td>\n        <td>GPIO27</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH8</td>\n        <td>32K_XN</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>TOUCH9</td>\n        <td>32K_XP</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">JTAG</td>\n        <td>MTDI</td>\n        <td>MTDI</td>\n        <td rowspan=""4"">JTAG for software debugging</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTCK</td>\n        <td>MTCK</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTMS</td>\n        <td>MTMS</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>MTDO</td>\n        <td>MTDO</td>\n        <td></td>\n    </tr>\n  </tbody>\n</table>']","MTDI is a strapping pin that controls the VDD_SDIO voltage at reset: when MTDI = 0 (default, pulled down), VDD_SDIO is powered from VDD3P3_RTC (typically 3.3 V); when MTDI = 1, VDD_SDIO is powered from internal 1.8 V LDO. From Table 4-6, MTDI is also mapped to ADC2_CH5, and from Table 4-5, MTDI is mapped to touch sensor signal T5. It also serves as the MTDI JTAG signal.",Hardware Design Engineer,PERFECT_GRAMMAR,LONG,manual_curation,cross_section_synthesis
How does the ESP32 BLE receiver sensitivity compare to the Bluetooth Classic Basic Data Rate sensitivity?,"['<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <td rowspan=""4""></td>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>–93</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>–73</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS0</td>\n        <td>—</td>\n        <td>–90</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>11n, HT40, MCS7</td>\n        <td>—</td>\n        <td>–70</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Adjacent channel rejection</td>\n        <td>11g, 6 Mbps</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11g, 54 Mbps</td>\n        <td>—</td>\n        <td>13</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS0</td>\n        <td>—</td>\n        <td>27</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>11n, HT20, MCS7</td>\n        <td>—</td>\n        <td>12</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n  </tbody>\n</table>\n\n1. Device should operate in the frequency range allocated by regional regulatory authorities. Target operating frequency range is configurable by software.\n2. The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6×6 package, the value is 30+j10 $\\Omega$. For chips in a QFN 5×5 package, the value is 35+j10 $\\Omega$.\n3. Target TX power is configurable based on device or certification requirements.\n\n## 5.7 Bluetooth Radio\n\n### 5.7.1 Receiver –Basic Data Rate\n\nTable 5-7. Receiver Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Sensitivity @0.1% BER</th>\n        <th>—</th>\n        <th>–90</th>\n        <th>–89</th>\n        <th>–88</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Maximum received signal @0.1% BER</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Co-channel C/I</th>\n        <th>—</th>\n        <th>—</th>\n        <th>+7</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <td rowspan=""6"">Adjacent channel selectivity C/I</td>\n        <td>F = F0 + 1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –1 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–6</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –2 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–33</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 –3 MHz</td>\n        <td>—</td>\n        <td>—</td>\n        <td>–45</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td rowspan=""4"">Out-of-band blocking performance</td>\n        <td>30 MHz ~ 2000 MHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2000 MHz ~ 2400 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2500 MHz ~ 3000 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>3000 MHz ~ 12.5 GHz</td>\n        <td>–10</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <th>Intermodulation</th>\n        <th>—</th>\n        <th>–36</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n  </tbody>\n</table>\n\n### 5.7.2 Transmitter –Basic Data Rate\n\nTable 5-8. Transmitter Characteristics –Basic Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>RF transmit power <sup>note1</sup></th>\n        <th>—</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Gain control step</th>\n        <th>—</th>\n        <th>—</th>\n        <th>3</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n  </tbody>\n</table>', '# Table 5-10. Transmitter Characteristics – Enhanced Data Rate\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter\tDescription\tMin\tTyp\tMax\tUnit</td>\n        <td></td>\n    </tr>\n    <tr>\n        <th>RF transmit power (see note under Table 5-10)\t—\t—\t0\t—\tdBm</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>Gain control step\t—\t—\t3\t—\tdB</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>RF power control range\t—\t–12\t—\t+9\tdBm</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>π/4 DQPSK max w0\t—\t—\t–0.72\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>π/4 DQPSK max wi\t—\t—\t–6\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>π/4 DQPSK max |wi + w0</th>\n        <th>—\t—\t–7.42\t—\tkHz</th>\n    </tr>\n    <tr>\n        <th>8DPSK max w0\t—\t—\t0.7\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>8DPSK max wi\t—\t—\t–9.6\t—\tkHz</th>\n        <th></th>\n    </tr>\n    <tr>\n        <th>8DPSK max |wi + w0</th>\n        <th>—\t—\t–10\t—\tkHz</th>\n    </tr>\n    <tr>\n        <th rowspan=""3"">π/4 DQPSK modulation accuracy\tRMS DEVM\t—\t4.28\t—\t%</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>99% DEVM\t—\t100\t—\t%</td>\n    </tr>\n    <tr>\n        <td>Peak DEVM\t—\t13.3\t—\t%</td>\n    </tr>\n    <tr>\n        <th rowspan=""3"">8 DPSK modulation accuracy\tRMS DEVM\t—\t5.8\t—\t%</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>99% DEVM\t—\t100\t—\t%</td>\n    </tr>\n    <tr>\n        <td>Peak DEVM\t—\t14\t—\t%</td>\n    </tr>\n    <tr>\n        <th rowspan=""4"">In-band spurious emissions\tF = F0 ± 1 MHz\t—\t–46\t—\tdBm</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>F = F0 ± 2 MHz\t—\t–40\t—\tdBm</td>\n    </tr>\n    <tr>\n        <td>F = F0 ± 3 MHz\t—\t–46\t—\tdBm</td>\n    </tr>\n    <tr>\n        <td>F = F0 +/– &gt; 3 MHz\t—\t—\t–53\tdBm</td>\n    </tr>\n    <tr>\n        <th>EDR differential phase coding\t—\t—\t100\t—\t%</th>\n        <th></th>\n    </tr>\n  </tbody>\n</table>\n\n## 5.8 Bluetooth LE Radio\n\n### 5.8.1 Receiver\n\n# Table 5-11. Receiver Characteristics – Bluetooth LE\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>Sensitivity @30.8% PER</th>\n        <th>—</th>\n        <th>–94</th>\n        <th>–93</th>\n        <th>–92</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Maximum received signal @30.8% PER</th>\n        <th>—</th>\n        <th>0</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <th>Co-channel C/I</th>\n        <th>—</th>\n        <th>—</th>\n        <th>+10</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <th rowspan=""6"">Adjacent channel selectivity C/I</th>\n        <th>F = F0 + 1 MHz</th>\n        <th>—</th>\n        <th>–5</th>\n        <th>—</th>\n        <th>dB</th>\n    </tr>\n    <tr>\n        <td>F = F0 – 1 MHz</td>\n        <td>—</td>\n        <td>–5</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 2 MHz</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 – 2 MHz</td>\n        <td>—</td>\n        <td>–35</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 + 3 MHz</td>\n        <td>—</td>\n        <td>–25</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <td>F = F0 – 3 MHz</td>\n        <td>—</td>\n        <td>–45</td>\n        <td>—</td>\n        <td>dB</td>\n    </tr>\n    <tr>\n        <th rowspan=""3"">Out-of-band blocking performance</th>\n        <th>30 MHz ~ 2000 MHz</th>\n        <th>–10</th>\n        <th>—</th>\n        <th>—</th>\n        <th>dBm</th>\n    </tr>\n    <tr>\n        <td>2000 MHz ~ 2400 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n    <tr>\n        <td>2500 MHz ~ 3000 MHz</td>\n        <td>–27</td>\n        <td>—</td>\n        <td>—</td>\n        <td>dBm</td>\n    </tr>\n  </tbody>\n</table>']","The BLE receiver sensitivity (Table 5-11) at 30.8% PER is -94 dBm min / -93 dBm typ / -92 dBm max. The BT Basic Data Rate receiver sensitivity (Table 5-7) at 0.1% BER is -90 dBm min / -89 dBm typ / -88 dBm max. Thus the BLE receiver is about 4 dB more sensitive than BT Classic Basic Data Rate, though at a different error rate criterion (30.8% PER vs 0.1% BER).",RF Systems Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,cross_section_synthesis
"What is the minimum recommended power supply voltage for ESP32 chips, and why are there two different values listed?","[""# 5 Electrical Characteristics\n\n## 5.1 Absolute Maximum Ratings\n\nStresses above those listed in Table 5-1 Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2 Recommended Power Supply Characteristics is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n\n**Table 5-1. Absolute Maximum Ratings**\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>VDDA, VDD3P3, VDD3P3_RTC,<br/>VDD3P3_CPU, VDD_SDIO</th>\n        <th>Allowed input voltage</th>\n        <th>–0.3</th>\n        <th>3.6</th>\n        <th>V</th>\n    </tr>\n    <tr>\n        <th>I<sub>output</sub> <sup>1</sup></th>\n        <th>Cumulative IO output current</th>\n        <th>—</th>\n        <th>1200</th>\n        <th>mA</th>\n    </tr>\n    <tr>\n        <th>T<sub>STORE</sub></th>\n        <th>Storage temperature</th>\n        <th>–40</th>\n        <th>150</th>\n        <th>°C</th>\n    </tr>\n  </tbody>\n</table>\n\n<sup>1</sup> The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.\n\n## 5.2 Recommended Power Supply Characteristics\n\n**Table 5-2. Recommended Power Supply Characteristics**\n\n<table>\n  <tbody>\n    <tr>\n        <td>Parameter</td>\n        <td>Description</td>\n        <td>Min</td>\n        <td>Typ</td>\n        <td>Max</td>\n        <td>Unit</td>\n    </tr>\n    <tr>\n        <th>VDDA, VDD3P3_RTC, VDD3P3,<br/>VDD_SDIO (3.3 V mode) <sup>note 1</sup></th>\n        <th>Voltage applied to power supply pins per power domain</th>\n        <th>2.3/3.0 <sup>note 2</sup></th>\n        <th>3.3</th>\n        <th>3.6</th>\n        <th>V</th>\n    </tr>\n    <tr>\n        <th>VDD3P3_CPU</th>\n        <th>Voltage applied to power supply pin</th>\n        <th>1.8</th>\n        <th>3.3</th>\n        <th>3.6</th>\n        <th>V</th>\n    </tr>\n    <tr>\n        <th>I<sub>VDD</sub></th>\n        <th>Current delivered by external power supply</th>\n        <th>0.5</th>\n        <th>—</th>\n        <th>—</th>\n        <th>A</th>\n    </tr>\n    <tr>\n        <th>T <sup>note 3</sup></th>\n        <th>Operating temperature</th>\n        <th>–40</th>\n        <th>—</th>\n        <th>125</th>\n        <th>°C</th>\n    </tr>\n  </tbody>\n</table>\n\n1. * VDD_SDIO works as the power supply for the related IO, and also for an external device. Please refer to the Appendix IO_MUX of this datasheet for more details.\n    * VDD_SDIO can be sourced internally by the ESP32 from the VDD3P3_RTC power domain:\n        - When VDD_SDIO operates at 3.3 V, it is driven directly by VDD3P3_RTC through a 6 $\\Omega$ resistor, therefore, there will be some voltage drop from VDD3P3_RTC.\n        - When VDD_SDIO operates at 1.8 V, it can be generated from ESP32's internal LDO. The maximum current this LDO can offer is 40 mA, and the output voltage range is 1.65 V ~ 2.0 V.\n    * VDD_SDIO can also be driven by an external power supply.\n    * Please refer to Section 2.5.2 Power Scheme, for more information.\n2. * Chips with a 3.3 V flash or PSRAM in-package: this minimum voltage is 3.0 V;\n    * Chips with no flash or PSRAM in-package: this minimum voltage is 2.3 V;\n    * For more information, see Section 1 ESP32 Series Comparison.\n3. The operating temperature of ESP32-U4WDH and ESP32-D0WDRH2-V3 ranges from –40 °C to 85 °C, due to the in-package flash or PSRAM. For other chips that have no in-package flash or PSRAM, their operating temperature is –40 °C ~ 125 °C.""]","From Table 5-2, the minimum recommended voltage for VDDA, VDD3P3_RTC, VDD3P3, and VDD_SDIO (3.3 V mode) shows two values: 2.3 V and 3.0 V. Footnote 2 explains the difference: chips with a 3.3 V flash or PSRAM in-package have a minimum of 3.0 V, while chips with no flash or PSRAM in-package have a minimum of 2.3 V. VDD3P3_CPU has a separate minimum of 1.8 V with a typical of 3.3 V and max of 3.6 V.",Power Supply Engineer,PERFECT_GRAMMAR,MEDIUM,manual_curation,table_extraction
what chips is listed inside the ESP32 Series datasheet 5.2 and which ones is NRND?,"['# ESP32 Series\n## Datasheet Version 5.2\n\n2.4 GHz Wi-Fi + Bluetooth<sup>®</sup> + Bluetooth LE SoC\n\n### Including:\n* ESP32-D0WD-V3\n* ESP32-U4WDH\n* ESP32-S0WD – Not Recommended for New Designs (NRND)\n* ESP32-D0WD – Not Recommended for New Designs (NRND)\n* ESP32-D0WDQ6 – Not Recommended for New Designs (NRND)\n* ESP32-D0WDQ6-V3 – Not Recommended for New Designs (NRND)\n* ESP32-D0WDR2-V3 – End of Life (EOL), upgraded to ESP32-D0WDRH2-V3\n\nESPRESSIF']","The ESP32 Series Datasheet Version 5.2 lists the following chips: ESP32-D0WD-V3, ESP32-U4WDH, ESP32-S0WD, ESP32-D0WD, ESP32-D0WDQ6, ESP32-D0WDQ6-V3, and ESP32-D0WDR2-V3. The chips marked as Not Recommended for New Designs (NRND) are the ESP32-S0WD, ESP32-D0WD, ESP32-D0WDQ6, and ESP32-D0WDQ6-V3.",Embedded Firmware Engineer,POOR_GRAMMAR,MEDIUM,single_hop_specific_query_synthesizer,table_extraction
ESP32 functional block diagram components and technology specs,"['# Product Overview\n\nESP32 is a single 2.4 GHz Wi-Fi-and-Bluetooth combo chip designed with the TSMC low-power 40 nm technology. It is designed to achieve the best power and RF performance, showing robustness, versatility and reliability in a wide variety of applications and power scenarios.\n\nFor details on part numbers and ordering information, please refer to Section 1 ESP32 Series Comparison. For details on chip revisions, please refer to ESP32 Chip Revision v3.0 User Guide and ESP32 Series SoC Errata.\n\nThe functional block diagram of the SoC is shown below.\n\n```mermaid\ngraph TD\n    subgraph SoC[""ESP32 Functional Block Diagram""]\n        direction TB\n        \n        subgraph Peripherals["" ""]\n            direction TB\n            IP[""In-Package<br/>Flash or PSRAM""]\n            SPI[SPI]\n            I2C[I2C]\n            I2S[I2S]\n            SDIO[SDIO]\n            UART[UART]\n            TWAI[TWAI®]\n            ETH[ETH]\n            RMT[RMT]\n            PWM[PWM]\n            Touch[Touch sensor]\n            DAC[DAC]\n            ADC[ADC]\n            Timers[Timers]\n        end\n\n        subgraph Connectivity["" ""]\n            direction TB\n            BLC[Bluetooth<br/>link<br/>controller]\n            WMAC[Wi-Fi MAC]\n            BB[Bluetooth<br/>baseband]\n            WB[Wi-Fi<br/>baseband]\n        end\n\n        subgraph RF_System["" ""]\n            direction TB\n            RFR[RF<br/>receive]\n            CG[Clock<br/>generator]\n            RFT[RF<br/>transmit]\n            SW[Switch]\n            BAL[Balun]\n        end\n\n        subgraph Core_Memory[""Core and memory""]\n            direction TB\n            CPU[""2 (or 1) x Xtensa® 32-bit<br/>LX6 Microprocessors""]\n            ROM[ROM]\n            SRAM[SRAM]\n        end\n\n        subgraph Crypto[""Cryptographic hardware<br/>acceleration""]\n            direction TB\n            SHA[SHA]\n            RSA[RSA]\n            AES[AES]\n            RNG[RNG]\n        end\n\n        subgraph RTC_System[""RTC""]\n            direction LR\n            PMU[PMU]\n            ULP[ULP<br/>coprocessor]\n            REC[Recovery<br/>memory]\n        end\n    end\n\n    %% Layout connections (implicit in diagram structure)\n    IP --- SPI\n    SPI --- I2C\n    I2C --- I2S\n    I2S --- SDIO\n    SDIO --- UART\n    UART --- TWAI\n    TWAI --- ETH\n    ETH --- RMT\n    RMT --- PWM\n    PWM --- Touch\n    Touch --- DAC\n    DAC --- ADC\n    ADC --- Timers\n\n    BLC --- WMAC\n    BB --- WB\n    RFR --- CG\n    CG --- RFT\n    CG --- SW\n    SW --- BAL\n\n    CPU --- ROM\n    ROM --- SRAM\n\n    SHA --- AES\n    RSA --- RNG\n```\n\n<center>ESP32 Functional Block Diagram</center>']","The ESP32 is a single 2.4 GHz Wi-Fi-and-Bluetooth combo chip designed with TSMC low-power 40 nm technology. According to the functional block diagram, the SoC comprises the following components:

*   **Core and memory**: 2 (or 1) x Xtensa® 32-bit LX6 Microprocessors, ROM, and SRAM.
*   **RF System**: RF receive, Clock generator, RF transmit, Switch, and Balun.
*   **Connectivity**: Bluetooth link controller, Wi-Fi MAC, Bluetooth baseband, and Wi-Fi baseband.
*   **Peripherals**: In-Package Flash or PSRAM, SPI, I2C, I2S, SDIO, UART, TWAI®, ETH, RMT, PWM, Touch sensor, DAC, ADC, and Timers.
*   **Cryptographic hardware acceleration**: SHA, RSA, AES, and RNG.
*   **RTC**: PMU, ULP coprocessor, and Recovery memory.",Hardware Validation Engineer,WEB_SEARCH_LIKE,MEDIUM,single_hop_specific_query_synthesizer,table_extraction
"Can you detail the technical specifications regarding Bluetooth LE compliance, sensitivity, and controller capabilities listed in the features?","['# Features\n\n### Wi-Fi\n\n* 802.11b/g/n\n* 802.11n (2.4 GHz), up to 150 Mbps\n* WMM\n* TX/RX A-MPDU, RX A-MSDU\n* Immediate Block ACK\n* Defragmentation\n* Automatic Beacon monitoring (hardware TSF)\n* Four virtual Wi-Fi interfaces\n* Simultaneous support for Infrastructure Station, SoftAP, and Promiscuous modes\n  Note that when ESP32 is in Station mode, performing a scan, the SoftAP channel will be changed.\n* Antenna diversity\n\n### Bluetooth<sup>®</sup>\n\n* Compliant with Bluetooth v4.2 BR/EDR and Bluetooth LE specifications\n* Class-1, class-2 and class-3 transmitter without external power amplifier\n* Enhanced Power Control\n* +9 dBm transmitting power\n* NZIF receiver with –94 dBm Bluetooth LE sensitivity\n* Adaptive Frequency Hopping (AFH)\n* Standard HCI based on SDIO/SPI/UART\n* High-speed UART HCI, up to 4 Mbps\n* Bluetooth 4.2 BR/EDR and Bluetooth LE dual mode controller\n* Synchronous Connection-Oriented/Extended (SCO/eSCO)\n* CVSD and SBC for audio codec\n* Bluetooth Piconet and Scatternet\n* Multi-connections in Classic Bluetooth and Bluetooth LE\n* Simultaneous advertising and scanning\n\n### CPU and Memory\n\n* Xtensa<sup>®</sup> single-/dual-core 32-bit LX6 microprocessor(s)\n* CoreMark<sup>®</sup> score:\n  - 1 core at 240 MHz: 539.98 CoreMark; 2.25 CoreMark/MHz']","According to the provided text, the device is compliant with Bluetooth v4.2 BR/EDR and Bluetooth LE specifications. It features a Bluetooth 4.2 BR/EDR and Bluetooth LE dual mode controller and includes an NZIF receiver with –94 dBm Bluetooth LE sensitivity. Additionally, it supports multi-connections in both Classic Bluetooth and Bluetooth LE.",IoT Systems Integrator,PERFECT_GRAMMAR,MEDIUM,single_hop_specific_query_synthesizer,table_extraction
"Which cryptographic hardware acceleration features are included in the security specifications, particularly concerning SHA-2?","['* Motor PWM\n* LED PWM up to 16 channels\n\n### Power Management\n\n* Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components\n* Five power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep, Hibernation\n* Power consumption in Deep-sleep mode is 10 $\\mu$A\n* Ultra-Low-Power (ULP) coprocessors\n* RTC memory remains powered on in Deep-sleep mode\n\n### Security\n\n* Secure boot\n* Flash encryption\n* 1024-bit OTP, up to 768-bit for customers\n* Cryptographic hardware acceleration:\n    - AES\n    - Hash (SHA-2)\n    - RSA\n    - Random Number Generator (RNG)\n\n# Applications\n\nWith low power consumption, ESP32 is an ideal choice for IoT devices in the following areas:\n\n* Smart Home\n* Industrial Automation\n* Health Care\n* Consumer Electronics\n* Smart Agriculture\n* POS Machines\n* Service Robot\n* Audio Devices\n* Generic Low-power IoT Sensor Hubs\n* Generic Low-power IoT Data Loggers\n* Cameras for Video Streaming\n* Speech Recognition\n* Image Recognition\n* SDIO Wi-Fi + Bluetooth Networking Card']","The security specifications list cryptographic hardware acceleration for Hash (SHA-2), AES, RSA, and a Random Number Generator (RNG).",IoT Systems Integrator,PERFECT_GRAMMAR,MEDIUM,single_hop_specific_query_synthesizer,table_extraction
"As part of the hardware validation process for the new board design, could you please identify the core type, package dimensions, and permissible VDD_SDIO voltage settings specifically for the ESP32-D0WD-V3 as detailed in the comparison data?","['# 1 ESP32 Series Comparison\n\n## 1.1 Nomenclature\n\n```mermaid\ngraph LR\n    A[ESP32] --- B[D]\n    B --- C[0]\n    C --- D[WD]\n    D --- E[R2]\n    E --- F[H]\n    F --- G[Q6]\n    G --- H[V3]\n\n    H --> H1[Chip revision v3.0 or newer]\n    G --> G1[""Package<br/>Q6: QFN 6*6<br/>N/A: QFN 5*5""]\n    F --> F1[High temperature]\n    E --> E1[""In-package PSRAM<br/>R2: 2 MB PSRAM""]\n    D --> D1[""Connection<br/>WD: Wi-Fi b/g/n + Bluetooth/Bluetooth LE dual mode""]\n    C --> C1[""In-package flash<br/>0: No in-package flash<br/>2: 2 MB flash<br/>4: 4 MB flash""]\n    B --> B1[""Core<br/>D/U: Dual core<br/>S: Single core""]\n    A --> A1[Chip Series]\n\n    style A fill:#E74C3C,color:#fff\n    style B fill:#444,color:#fff\n    style C fill:#444,color:#fff\n    style D fill:#444,color:#fff\n    style E fill:#444,color:#fff\n    style F fill:#444,color:#fff\n    style G fill:#444,color:#fff\n    style H fill:#444,color:#fff\n```\n\n<p align=""center"">Figure 1-1. ESP32 Series Nomenclature</p>\n\n## 1.2 Comparison\n\nTable 1-1. ESP32 Series Comparison\n\n<table>\n  <thead>\n    <tr>\n        <th>Part Number<sup>1</sup></th>\n        <th>Core</th>\n        <th>Chip Revision<sup>2</sup></th>\n        <th>In-Package<br/>Flash/PSRAM</th>\n        <th>Package</th>\n        <th>VDD_SDIO<br/>Voltage</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>ESP32-D0WD-V3</td>\n        <td>Dual core</td>\n        <td>v3.0/v3.1<sup>4</sup></td>\n        <td>—</td>\n        <td>QFN 5*5</td>\n        <td>1.8 V/3.3 V</td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">ESP32-D0WDR2-V3 (EOL)<br/>Upgraded to ESP32-D0WDRH2-V3 <sup>7</sup></td>\n        <td>Dual core</td>\n        <td>v3.0/v3.1<sup>4</sup></td>\n        <td>2 MB PSRAM</td>\n        <td>QFN 5*5</td>\n        <td>3.3 V</td>\n    </tr>\n    <tr>\n        <td>ESP32-U4WDH</td>\n        <td>Dual core<sup>3</sup></td>\n        <td>v3.0/v3.1<sup>4</sup></td>\n        <td>4 MB flash<sup>6</sup></td>\n        <td>QFN 5*5</td>\n        <td>3.3 V</td>\n    </tr>\n    <tr>\n        <td>ESP32-D0WDQ6-V3 (NRND)</td>\n        <td>Dual core</td>\n        <td>v3.0/v3.1<sup>4</sup></td>\n        <td>—</td>\n        <td>QFN 6*6</td>\n        <td>1.8 V/3.3 V</td>\n    </tr>\n    <tr>\n        <td>ESP32-D0WD (NRND)</td>\n        <td>Dual core</td>\n        <td>v1.0/v1.1<sup>5</sup></td>\n        <td>—</td>\n        <td>QFN 5*5</td>\n        <td>1.8 V/3.3 V</td>\n    </tr>\n    <tr>\n        <td>ESP32-D0WDQ6 (NRND)</td>\n        <td>Dual core</td>\n        <td>v1.0/v1.1<sup>5</sup></td>\n        <td>—</td>\n        <td>QFN 6*6</td>\n        <td>1.8 V/3.3 V</td>\n    </tr>\n    <tr>\n        <td>ESP32-S0WD (NRND)</td>\n        <td>Single core</td>\n        <td>v1.0/v1.1<sup>5</sup></td>\n        <td>—</td>\n        <td>QFN 5*5</td>\n        <td>1.8 V/3.3 V</td>\n    </tr>\n  </tbody>\n</table>\n\n<sup>1</sup> All above chips support Wi-Fi b/g/n + Bluetooth/Bluetooth LE Dual Mode connection. For details on chip marking and packing, see Section 6 Packaging.\n<sup>2</sup> Differences between ESP32 chip revisions and how to distinguish them are described in ESP32 Series SoC Errata.\n<sup>3</sup> ESP32-U4WDH will be produced as dual-core instead of single core. See PCN-2021-021 for details.\n<sup>4</sup> The chips will be produced with chip revision v3.1 inside. See PCN20220901 for details.\n<sup>5</sup> The chips will be produced with chip revision v1.1 inside. See PCN20220901 for details.\n<sup>6</sup> The in-package flash supports:\n- More than 100,000 program/erase cycles\n- More than 20 years data retention time\n<sup>7</sup> ESP32-D0WDR2-V3 is end of life and upgraded to ESP32-D0WDRH2-V3. See PCN20251001 for details.']","According to the ESP32 Series Comparison, the ESP32-D0WD-V3 is a dual-core chip housed in a QFN 5*5 package. It supports a VDD_SDIO voltage of 1.8 V/3.3 V and utilizes chip revision v3.0/v3.1.",Hardware Validation Engineer,PERFECT_GRAMMAR,LONG,single_hop_specific_query_synthesizer,table_extraction
what pin number GPIO18 is?,"['# 2 Pins\n\n## 2.1 Pin Layout\n\nThe following diagram represents the pin layout for the ESP32 (QFN 6*6, Top View).\n\n<table>\n  <thead>\n    <tr>\n        <th>Pin Number</th>\n        <th>Pin Name</th>\n        <th>Pin Number</th>\n        <th>Pin Name</th>\n        <th>Pin Number</th>\n        <th>Pin Name</th>\n        <th>Pin Number</th>\n        <th>Pin Name</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>48</td>\n        <td>CAP1</td>\n        <td>1</td>\n        <td>VDDA</td>\n        <td>13</td>\n        <td>32K_XN</td>\n        <td>36</td>\n        <td>GPIO23</td>\n    </tr>\n    <tr>\n        <td>47</td>\n        <td>CAP2</td>\n        <td>2</td>\n        <td>LNA_IN</td>\n        <td>14</td>\n        <td>GPIO25</td>\n        <td>35</td>\n        <td>GPIO18</td>\n    </tr>\n    <tr>\n        <td>46</td>\n        <td>VDDA</td>\n        <td>3</td>\n        <td>VDD3P3</td>\n        <td>15</td>\n        <td>GPIO26</td>\n        <td>34</td>\n        <td>GPIO5</td>\n    </tr>\n    <tr>\n        <td>45</td>\n        <td>XTAL_P</td>\n        <td>4</td>\n        <td>VDD3P3</td>\n        <td>16</td>\n        <td>GPIO27</td>\n        <td>33</td>\n        <td>SD_DATA_1</td>\n    </tr>\n    <tr>\n        <td>44</td>\n        <td>XTAL_N</td>\n        <td>5</td>\n        <td>SENSOR_VP</td>\n        <td>17</td>\n        <td>MTMS</td>\n        <td>32</td>\n        <td>SD_DATA_0</td>\n    </tr>\n    <tr>\n        <td>43</td>\n        <td>VDDA</td>\n        <td>6</td>\n        <td>SENSOR_CAPP</td>\n        <td>18</td>\n        <td>MTDI</td>\n        <td>31</td>\n        <td>SD_CLK</td>\n    </tr>\n    <tr>\n        <td>42</td>\n        <td>GPIO21</td>\n        <td>7</td>\n        <td>SENSOR_CAPN</td>\n        <td>19</td>\n        <td>VDD3P3_RTC</td>\n        <td>30</td>\n        <td>SD_CMD</td>\n    </tr>\n    <tr>\n        <td>41</td>\n        <td>U0TXD</td>\n        <td>8</td>\n        <td>SENSOR_VN</td>\n        <td>20</td>\n        <td>MTCK</td>\n        <td>29</td>\n        <td>SD_DATA_3</td>\n    </tr>\n    <tr>\n        <td>40</td>\n        <td>U0RXD</td>\n        <td>9</td>\n        <td>CHIP_PU</td>\n        <td>21</td>\n        <td>MTDO</td>\n        <td>28</td>\n        <td>SD_DATA_2</td>\n    </tr>\n    <tr>\n        <td>39</td>\n        <td>GPIO22</td>\n        <td>10</td>\n        <td>VDET_1</td>\n        <td>22</td>\n        <td>GPIO2</td>\n        <td>27</td>\n        <td>GPIO17</td>\n    </tr>\n    <tr>\n        <td>38</td>\n        <td>GPIO19</td>\n        <td>11</td>\n        <td>VDET_2</td>\n        <td>23</td>\n        <td>GPIO0</td>\n        <td>26</td>\n        <td>VDD_SDIO</td>\n    </tr>\n    <tr>\n        <td>37</td>\n        <td>VDD3P3_CPU</td>\n        <td>12</td>\n        <td>32K_XP</td>\n        <td>24</td>\n        <td>GPIO4</td>\n        <td>25</td>\n        <td>GPIO16</td>\n    </tr>\n    <tr>\n        <td rowspan=""12""></td>\n        <td rowspan=""12""></td>\n        <td rowspan=""12""></td>\n        <td rowspan=""12""></td>\n        <td rowspan=""12""></td>\n        <td rowspan=""12""></td>\n        <td>49</td>\n        <td>GND</td>\n    </tr>\n  </tbody>\n</table>\n\n**Figure 2-1. ESP32 Pin Layout (QFN 6*6, Top View)**']","According to the ESP32 Pin Layout table, GPIO18 corresponds to Pin Number 35.",Embedded Firmware Engineer,POOR_GRAMMAR,SHORT,single_hop_specific_query_synthesizer,pin_mapping
"Hey, I am runing some validation checks on the electrical limits and I need to verify the pinout specs, specifically regarding the GND conection, so culd you please identify the pin number asigned to the center pad for the ESP32 chip in the QFN 5*5 pakage?","['The following diagram illustrates the pin layout for the ESP32 chip in a QFN 5*5 package, viewed from the top.\n\n<table>\n  <tbody>\n    <tr>\n        <td>Pin Number</td>\n        <td>Pin Name</td>\n        <td>Pin Number</td>\n        <td>Pin Name</td>\n        <td>Pin Number</td>\n        <td>Pin Name</td>\n        <td>Pin Number</td>\n        <td>Pin Name</td>\n    </tr>\n    <tr>\n        <th>Top Side (Left to Right)</th>\n        <th></th>\n        <th>Right Side (Top to Bottom)</th>\n        <th></th>\n        <th>Bottom Side (Right to Left)</th>\n        <th></th>\n        <th>Left Side (Bottom to Top)</th>\n        <th></th>\n    </tr>\n    <tr>\n        <td>48</td>\n        <td>CAP1</td>\n        <td>38</td>\n        <td>GPIO19</td>\n        <td>24</td>\n        <td>GPIO4</td>\n        <td>14</td>\n        <td>GPIO25</td>\n    </tr>\n    <tr>\n        <td>47</td>\n        <td>CAP2</td>\n        <td>37</td>\n        <td>VDD3P3_CPU</td>\n        <td>23</td>\n        <td>GPIO0</td>\n        <td>13</td>\n        <td>32K_XN</td>\n    </tr>\n    <tr>\n        <td>46</td>\n        <td>VDDA</td>\n        <td>36</td>\n        <td>GPIO23</td>\n        <td>22</td>\n        <td>GPIO2</td>\n        <td>12</td>\n        <td>32K_XP</td>\n    </tr>\n    <tr>\n        <td>45</td>\n        <td>XTAL_P</td>\n        <td>35</td>\n        <td>GPIO18</td>\n        <td>21</td>\n        <td>MTDO</td>\n        <td>11</td>\n        <td>VDET_2</td>\n    </tr>\n    <tr>\n        <td>44</td>\n        <td>XTAL_N</td>\n        <td>34</td>\n        <td>GPIO5</td>\n        <td>20</td>\n        <td>MTCK</td>\n        <td>10</td>\n        <td>VDET_1</td>\n    </tr>\n    <tr>\n        <td>43</td>\n        <td>VDDA</td>\n        <td>33</td>\n        <td>SD_DATA_1</td>\n        <td>19</td>\n        <td>VDD3P3_RTC</td>\n        <td>9</td>\n        <td>CHIP_PU</td>\n    </tr>\n    <tr>\n        <td>42</td>\n        <td>GPIO21</td>\n        <td>32</td>\n        <td>SD_DATA_0</td>\n        <td>18</td>\n        <td>MTDI</td>\n        <td>8</td>\n        <td>SENSOR_VN</td>\n    </tr>\n    <tr>\n        <td>41</td>\n        <td>U0TXD</td>\n        <td>31</td>\n        <td>SD_CLK</td>\n        <td>17</td>\n        <td>MTMS</td>\n        <td>7</td>\n        <td>SENSOR_CAPN</td>\n    </tr>\n    <tr>\n        <td>40</td>\n        <td>U0RXD</td>\n        <td>30</td>\n        <td>SD_CMD</td>\n        <td>16</td>\n        <td>GPIO27</td>\n        <td>6</td>\n        <td>SENSOR_CAPP</td>\n    </tr>\n    <tr>\n        <td>39</td>\n        <td>GPIO22</td>\n        <td>29</td>\n        <td>SD_DATA_3</td>\n        <td>15</td>\n        <td>GPIO26</td>\n        <td>5</td>\n        <td>SENSOR_VP</td>\n    </tr>\n    <tr>\n        <td></td>\n        <td rowspan=""4""></td>\n        <td>28</td>\n        <td>SD_DATA_2</td>\n        <td rowspan=""4""></td>\n        <td rowspan=""4""></td>\n        <td>4</td>\n        <td>VDD3P3</td>\n    </tr>\n    <tr>\n        <td></td>\n        <td>27</td>\n        <td>GPIO17</td>\n        <td></td>\n        <td>3</td>\n        <td>VDD3P3</td>\n    </tr>\n    <tr>\n        <td></td>\n        <td>26</td>\n        <td>VDD_SDIO</td>\n        <td></td>\n        <td>2</td>\n        <td>LNA_IN</td>\n    </tr>\n    <tr>\n        <td></td>\n        <td>25</td>\n        <td>GPIO16</td>\n        <td></td>\n        <td>1</td>\n        <td>VDDA</td>\n    </tr>\n  </tbody>\n</table>\n\n**Center Pad:**\n49 GND (ESP32)\n\nFigure 2-2. ESP32 Pin Layout (QFN 5*5, Top View)']","According to the provided ESP32 Pin Layout (QFN 5*5, Top View), the Center Pad corresponds to pin number 49, which is identified as GND (ESP32).",Hardware Validation Engineer,MISSPELLED,LONG,single_hop_specific_query_synthesizer,pin_mapping
SENSOR_CAPN pin number type and function list,"['## 2.2 Pin Overview\n\nTable 2-1. Pin Overview\n\n<table>\n  <tbody>\n    <tr>\n        <td>Name</td>\n        <td>No.</td>\n        <td>Type</td>\n        <td>Function</td>\n    </tr>\n    <tr>\n        <th colspan=""4"">Analog</th>\n    </tr>\n    <tr>\n        <td>VDDA</td>\n        <td>1</td>\n        <td>P</td>\n        <td>Analog power supply (2.3 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <td>LNA_IN</td>\n        <td>2</td>\n        <td>I/O</td>\n        <td>RF input and output</td>\n    </tr>\n    <tr>\n        <td>VDD3P3</td>\n        <td>3</td>\n        <td>P</td>\n        <td>Analog power supply (2.3 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <td>VDD3P3</td>\n        <td>4</td>\n        <td>P</td>\n        <td>Analog power supply (2.3 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <th colspan=""4"">VDD3P3_RTC</th>\n    </tr>\n    <tr>\n        <td>SENSOR_VP</td>\n        <td>5</td>\n        <td>I</td>\n        <td>GPIO36, ADC1_CH0, RTC_GPIO0</td>\n    </tr>\n    <tr>\n        <td>SENSOR_CAPP</td>\n        <td>6</td>\n        <td>I</td>\n        <td>GPIO37, ADC1_CH1, RTC_GPIO1</td>\n    </tr>\n    <tr>\n        <td>SENSOR_CAPN</td>\n        <td>7</td>\n        <td>I</td>\n        <td>GPIO38, ADC1_CH2, RTC_GPIO2</td>\n    </tr>\n    <tr>\n        <td>SENSOR_VN</td>\n        <td>8</td>\n        <td>I</td>\n        <td>GPIO39, ADC1_CH3, RTC_GPIO3</td>\n    </tr>\n    <tr>\n        <td>CHIP_PU</td>\n        <td>9</td>\n        <td>I</td>\n        <td>High: On; enables the chip<br/>Low: Off; the chip shuts down<br/>Note: Do not leave the CHIP_PU pin floating.</td>\n    </tr>\n    <tr>\n        <td>VDET_1</td>\n        <td>10</td>\n        <td>I</td>\n        <td>GPIO34, ADC1_CH6, RTC_GPIO4</td>\n    </tr>\n    <tr>\n        <td>VDET_2</td>\n        <td>11</td>\n        <td>I</td>\n        <td>GPIO35, ADC1_CH7, RTC_GPIO5</td>\n    </tr>\n    <tr>\n        <td>32K_XP</td>\n        <td>12</td>\n        <td>I/O</td>\n        <td>GPIO32, ADC1_CH4, RTC_GPIO9, TOUCH9, 32K_XP (32.768 kHz crystal oscillator input)</td>\n    </tr>\n    <tr>\n        <td>32K_XN</td>\n        <td>13</td>\n        <td>I/O</td>\n        <td>GPIO33, ADC1_CH5, RTC_GPIO8, TOUCH8, 32K_XN (32.768 kHz crystal oscillator output)</td>\n    </tr>\n    <tr>\n        <td>GPIO25</td>\n        <td>14</td>\n        <td>I/O</td>\n        <td>GPIO25, ADC2_CH8, RTC_GPIO6, DAC_1, EMAC_RXD0</td>\n    </tr>\n    <tr>\n        <td>GPIO26</td>\n        <td>15</td>\n        <td>I/O</td>\n        <td>GPIO26, ADC2_CH9, RTC_GPIO7, DAC_2, EMAC_RXD1</td>\n    </tr>\n    <tr>\n        <td>GPIO27</td>\n        <td>16</td>\n        <td>I/O</td>\n        <td>GPIO27, ADC2_CH7, RTC_GPIO17, TOUCH7, EMAC_RX_DV</td>\n    </tr>\n    <tr>\n        <td>MTMS</td>\n        <td>17</td>\n        <td>I/O</td>\n        <td>GPIO14, ADC2_CH6, RTC_GPIO16, TOUCH6, EMAC_TXD2, HSPICLK, HS2_CLK, SD_CLK, MTMS</td>\n    </tr>\n    <tr>\n        <td>MTDI</td>\n        <td>18</td>\n        <td>I/O</td>\n        <td>GPIO12, ADC2_CH5, RTC_GPIO15, TOUCH5, EMAC_TXD3, HSPIQ, HS2_DATA2, SD_DATA2, MTDI</td>\n    </tr>\n    <tr>\n        <td>VDD3P3_RTC</td>\n        <td>19</td>\n        <td>P</td>\n        <td>Input power supply for RTC IO (2.3 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <td>MTCK</td>\n        <td>20</td>\n        <td>I/O</td>\n        <td>GPIO13, ADC2_CH4, RTC_GPIO14, TOUCH4, EMAC_RX_ER, HSPID, HS2_DATA3, SD_DATA3, MTCK</td>\n    </tr>\n    <tr>\n        <td>MTDO</td>\n        <td>21</td>\n        <td>I/O</td>\n        <td>GPIO15, ADC2_CH3, RTC_GPIO13, TOUCH3, EMAC_RXD3, HSPICS0, HS2_CMD, SD_CMD, MTDO</td>\n    </tr>\n  </tbody>\n</table>']","According to the Pin Overview, SENSOR_CAPN is pin number 7. It is listed as Type I and performs the functions GPIO38, ADC1_CH2, and RTC_GPIO2.",Hardware Validation Engineer,WEB_SEARCH_LIKE,MEDIUM,single_hop_specific_query_synthesizer,pin_mapping
"Could you specify the pin number, type, and available functions for GPIO16 as outlined in the pin definition table?","['2 Pins\n\n<table>\n  <tbody>\n    <tr>\n        <td>Name</td>\n        <td>No.</td>\n        <td>Type</td>\n        <td>Function</td>\n    </tr>\n    <tr>\n        <th>GPIO2</th>\n        <th>22</th>\n        <th>I/O</th>\n        <th>GPIO2, ADC2_CH2, RTC_GPIO12, TOUCH2, HSPIWP, HS2_DATA0, SD_DATA0</th>\n    </tr>\n    <tr>\n        <th>GPIO0</th>\n        <th>23</th>\n        <th>I/O</th>\n        <th>GPIO0, ADC2_CH1, RTC_GPIO11, TOUCH1, EMAC_TX_CLK, CLK_OUT1,</th>\n    </tr>\n    <tr>\n        <th>GPIO4</th>\n        <th>24</th>\n        <th>I/O</th>\n        <th>GPIO4, ADC2_CH0, RTC_GPIO10, TOUCH0, EMAC_TX_ER, HSPIHD, HS2_DATA1, SD_DATA1</th>\n    </tr>\n    <tr>\n        <td colspan=""4"">VDD_SDIO</td>\n    </tr>\n    <tr>\n        <td>GPIO16</td>\n        <td>25</td>\n        <td>I/O</td>\n        <td>GPIO16, HS1_DATA4, U2RXD, EMAC_CLK_OUT</td>\n    </tr>\n    <tr>\n        <td>VDD_SDIO</td>\n        <td>26</td>\n        <td>P</td>\n        <td>Output power supply: 1.8 V or the same voltage as VDD3P3_RTC</td>\n    </tr>\n    <tr>\n        <td>GPIO17</td>\n        <td>27</td>\n        <td>I/O</td>\n        <td>GPIO17, HS1_DATA5, U2TXD, EMAC_CLK_OUT_180</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_2</td>\n        <td>28</td>\n        <td>I/O</td>\n        <td>GPIO9, HS1_DATA2, U1RXD, SD_DATA2, SPIHD</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_3</td>\n        <td>29</td>\n        <td>I/O</td>\n        <td>GPIO10, HS1_DATA3, U1TXD, SD_DATA3, SPIWP</td>\n    </tr>\n    <tr>\n        <td>SD_CMD</td>\n        <td>30</td>\n        <td>I/O</td>\n        <td>GPIO11, HS1_CMD, U1RTS, SD_CMD, SPICS0</td>\n    </tr>\n    <tr>\n        <td>SD_CLK</td>\n        <td>31</td>\n        <td>I/O</td>\n        <td>GPIO6, HS1_CLK, U1CTS, SD_CLK, SPICLK</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_0</td>\n        <td>32</td>\n        <td>I/O</td>\n        <td>GPIO7, HS1_DATA0, U2RTS, SD_DATA0, SPIQ</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_1</td>\n        <td>33</td>\n        <td>I/O</td>\n        <td>GPIO8, HS1_DATA1, U2CTS, SD_DATA1, SPID</td>\n    </tr>\n    <tr>\n        <td colspan=""4"">VDD3P3_CPU</td>\n    </tr>\n    <tr>\n        <td>GPIO5</td>\n        <td>34</td>\n        <td>I/O</td>\n        <td>GPIO5, HS1_DATA6, VSPICS0, EMAC_RX_CLK</td>\n    </tr>\n    <tr>\n        <td>GPIO18</td>\n        <td>35</td>\n        <td>I/O</td>\n        <td>GPIO18, HS1_DATA7, VSPICLK</td>\n    </tr>\n    <tr>\n        <td>GPIO23</td>\n        <td>36</td>\n        <td>I/O</td>\n        <td>GPIO23, HS1_STROBE, VSPID</td>\n    </tr>\n    <tr>\n        <td>VDD3P3_CPU</td>\n        <td>37</td>\n        <td>P</td>\n        <td>Input power supply for CPU IO (1.8 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <td>GPIO19</td>\n        <td>38</td>\n        <td>I/O</td>\n        <td>GPIO19, U0CTS, VSPIQ, EMAC_TXD0</td>\n    </tr>\n    <tr>\n        <td>GPIO22</td>\n        <td>39</td>\n        <td>I/O</td>\n        <td>GPIO22, U0RTS, VSPIWP, EMAC_TXD1</td>\n    </tr>\n    <tr>\n        <td>U0RXD</td>\n        <td>40</td>\n        <td>I/O</td>\n        <td>GPIO3, U0RXD, CLK_OUT2</td>\n    </tr>\n    <tr>\n        <td>U0TXD</td>\n        <td>41</td>\n        <td>I/O</td>\n        <td>GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2</td>\n    </tr>\n    <tr>\n        <td>GPIO21</td>\n        <td>42</td>\n        <td>I/O</td>\n        <td>GPIO21, VSPIHD, EMAC_TX_EN</td>\n    </tr>\n    <tr>\n        <td colspan=""4"">Analog</td>\n    </tr>\n    <tr>\n        <td>VDDA</td>\n        <td>43</td>\n        <td>P</td>\n        <td>Analog power supply (2.3 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <td>XTAL_N</td>\n        <td>44</td>\n        <td>O</td>\n        <td>External crystal output</td>\n    </tr>\n    <tr>\n        <td>XTAL_P</td>\n        <td>45</td>\n        <td>I</td>\n        <td>External crystal input</td>\n    </tr>\n    <tr>\n        <td>VDDA</td>\n        <td>46</td>\n        <td>P</td>\n        <td>Analog power supply (2.3 V ~ 3.6 V)</td>\n    </tr>\n    <tr>\n        <td>CAP2</td>\n        <td>47</td>\n        <td>I</td>\n        <td>Connects to a 3.3 nF (10%) capacitor and 20 kΩ resistor in parallel to CAP1</td>\n    </tr>\n  </tbody>\n</table>']","According to the table, GPIO16 corresponds to pin number 25 and is an I/O type pin. Its listed functions are GPIO16, HS1_DATA4, U2RXD, and EMAC_CLK_OUT.",IoT Systems Integrator,PERFECT_GRAMMAR,MEDIUM,single_hop_specific_query_synthesizer,pin_mapping
Table 2-1 Pin Overview notes function names for MTMS MTDI MTCK MTDO JTAG interface signals description,"['<table>\n  <tbody>\n    <tr>\n        <td>Name</td>\n        <td>No.</td>\n        <td>Type</td>\n        <td>Function</td>\n    </tr>\n    <tr>\n        <th>CAP1</th>\n        <th>48</th>\n        <th>I</th>\n        <th>Connects to a 10 nF series capacitor to ground</th>\n    </tr>\n    <tr>\n        <th>GND</th>\n        <th>49</th>\n        <th>P</th>\n        <th>Ground</th>\n    </tr>\n  </tbody>\n</table>\n\n**Notes for Table 2-1 Pin Overview:**\n\n1. Function names:\n    * CLK_OUT... : clock output\n    * SPICLK, HSPICLK, VSPICLK : SPI clock signal\n    * HS..._CLK : SDIO Master clock signal\n    * SD_CLK : SDIO Slave clock signal\n    * EMAC_TX_CLK, EMAC_RX_CLK : EMAC clock signal\n    * U..._RTS, U..._CTS : UART0/1/2 hardware flow control signals\n    * U..._RXD, U..._TXD : UART0/1/2 receive/transmit signals\n    * MTMS, MTDI, MTCK, MTDO : JTAG interface signals\n    * GPIO... : General-purpose input/output with signals routed via the GPIO matrix. For more details on the GPIO matrix, see *ESP32 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.\n\n2. Regarding highlighted cells, see Section 2.3.1 Restrictions for GPIOs and RTC_GPIOs.\n\n3. For a quick reference guide to using the IO_MUX, Ethernet MAC, and GPIO Matrix pins of ESP32, please refer to Appendix ESP32 Pin Lists.']","According to the notes for Table 2-1 Pin Overview, the function names MTMS, MTDI, MTCK, and MTDO are described as JTAG interface signals.",Embedded Firmware Engineer,WEB_SEARCH_LIKE,LONG,single_hop_specific_query_synthesizer,pin_mapping
i checking spec for LNA_IN pin 2 what is pin type and function?,"['## 2.3 IO Pins\n\n### 2.3.1 Restrictions for GPIOs and RTC_GPIOs\n\nAll IO pins of the ESP32 have GPIO and some have RTC_GPIO pin functions. However, these IO pins are multifunctional and can be configured for different purposes based on the requirements. Some IOs have restrictions for usage. It is essential to consider their multiplexed nature and the limitations when using these IO pins.\n\nIn Table 2-1 Pin Overview some pin functions are highlighted, specically:\n\n*   GPIO – Input only pins, output is not supported due to lack of pull-up/pull-down resistors.\n*   GPIO – allocated for communication with in-package flash/PSRAM and NOT recommended for other uses. For details, see Section 2.6 Pin Mapping Between Chip and Flash/PSRAM.\n*   GPIO – have one of the following important functions:\n    - Strapping pins – need to be at certain logic levels at startup. See Section 3 Boot Configurations.\n    - JTAG interface – often used for debugging.\n    - UART interface – often used for debugging.\n\nSee also Appendix A.1 – Notes on ESP32 Pin Lists.\n\n## 2.4 Analog Pins\n\nTable 2-2. Analog Pins\n\n<table>\n  <thead>\n    <tr>\n        <th>Pin No.</th>\n        <th>Pin Name</th>\n        <th>Pin Type</th>\n        <th>Pin Function</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>2</td>\n        <td>LNA_IN</td>\n        <td>I/O</td>\n        <td>Low Noise Amplifier (LNA) input signal, Power Amplifier (PA) output signal</td>\n    </tr>\n    <tr>\n        <td>9</td>\n        <td>CHIP_PU</td>\n        <td>I</td>\n        <td>High: on, enables the chip (Powered up).<br/>Low: off, the chip powers off (powered down).<br/>Note: Do not leave the CHIP_PU pin floating.</td>\n    </tr>\n    <tr>\n        <td>44</td>\n        <td>XTAL_N</td>\n        <td>—</td>\n        <td>External clock input/output connected to chip’s crystal or oscillator.</td>\n    </tr>\n    <tr>\n        <td>45</td>\n        <td>XTAL_P</td>\n        <td>—</td>\n        <td>P/N means differential clock positive/negative.</td>\n    </tr>\n  </tbody>\n</table>\n\n## 2.5 Power Supply\n\n### 2.5.1 Power Pins\n\nESP32’s digital pins are divided into three different power domains:\n\n*   VDD3P3_RTC\n*   VDD3P3_CPU\n*   VDD_SDIO']","According to Table 2-2, the LNA_IN pin (Pin No. 2) is an I/O pin type. Its function is the Low Noise Amplifier (LNA) input signal and Power Amplifier (PA) output signal.",Hardware Validation Engineer,POOR_GRAMMAR,MEDIUM,single_hop_specific_query_synthesizer,pin_mapping
"In the context of the ESP32 power scheme and pin definitions, what are the specific power domains and functional characteristics associated with the VDD3P3_RTC and VDD3P3_SDIO pins, and how does the internal LDO behave when VDD_SDIO is connected to the same PCB net as VDD3P3_RTC?","['### Table 2-3. Power Pins\n\n<table>\n  <thead>\n    <tr>\n        <th>Pin No.</th>\n        <th>Pin Name</th>\n        <th>Direction</th>\n        <th colspan=""2"">Power Supply</th>\n    </tr>\n    <tr>\n        <th></th>\n        <th></th>\n        <th></th>\n        <th>Power Domain / Other</th>\n        <th>IO Pins</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>1</td>\n        <td>VDDA</td>\n        <td>Input</td>\n        <td>Analog power domain</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>3</td>\n        <td>VDD3P3</td>\n        <td>Input</td>\n        <td>Analog power domain</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>4</td>\n        <td>VDD3P3</td>\n        <td>Input</td>\n        <td>Analog power domain</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>19</td>\n        <td>VDD3P3_RTC<sup>1</sup></td>\n        <td>Input</td>\n        <td>RTC and part of Digital power domains</td>\n        <td>RTC IO</td>\n    </tr>\n    <tr>\n        <td>26</td>\n        <td>VDD3P3_SDIO<sup>2</sup></td>\n        <td>Input/Output</td>\n        <td>Analog power domain</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>37</td>\n        <td>VDD3P3_CPU<sup>3</sup></td>\n        <td>Input</td>\n        <td>Digital power domain</td>\n        <td>Digital IO</td>\n    </tr>\n    <tr>\n        <td>43</td>\n        <td>VDDA</td>\n        <td>Input</td>\n        <td>Analog power domain</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>46</td>\n        <td>VDDA</td>\n        <td>Input</td>\n        <td>Analog power domain</td>\n        <td></td>\n    </tr>\n    <tr>\n        <td>49</td>\n        <td>GND</td>\n        <td>–</td>\n        <td>External ground connection</td>\n        <td></td>\n    </tr>\n  </tbody>\n</table>\n\n<sup>1</sup> VDD3P3_RTC is also the input power supply for RTC and CPU.\n<sup>2</sup> VDD_SDIO connects to the output of an internal LDO whose input is VDD3P3_RTC. When VDD_SDIO is connected to the same PCB net together with VDD3P3_RTC, the internal LDO is disabled automatically.\n<sup>3</sup> VDD3P3_CPU is also the input power supply for CPU.\n\n### 2.5.2 Power Scheme\n\nThe power scheme is shown in Figure 2-3 ESP32 Power Scheme.\n\n```mermaid\ngraph TD\n    subgraph Power_Scheme [ ]\n    direction TB\n    \n    VDD3P3_RTC((VDD3P3_RTC))\n    VDD3P3_CPU((VDD3P3_CPU))\n    \n    LDO1[LDO 1.8 V]\n    RES[R = 6 Ω]\n    MUX{ }\n    LDO2[LDO 1.1 V]\n    LDO3[LDO 1.1 V]\n    \n    SDIO_DOM[SDIO Domain]\n    RTC_DOM[RTC Domain]\n    CPU_DOM[CPU Domain]\n    \n    VDD_SDIO_PIN((VDD_SDIO<br/>3.3 V/1.8 V))\n    \n    VDD3P3_RTC --> LDO1\n    VDD3P3_RTC --> RES\n    VDD3P3_RTC --> LDO2\n    VDD3P3_CPU --> LDO3\n    \n    LDO1 --> MUX\n    RES --> MUX\n    \n    MUX --> VDD_SDIO_PIN\n    VDD_SDIO_PIN --> SDIO_DOM\n    \n    LDO2 --> RTC_DOM\n    LDO3 --> CPU_DOM\n    \n    end\n    \n    style Power_Scheme fill:none,stroke-dasharray: 5 5\n```\n\n**Figure 2-3. ESP32 Power Scheme**']","According to the provided text, the VDD3P3_RTC pin (Pin 19) is an input associated with the RTC and part of the Digital power domains, and it also serves as the input power supply for the RTC and CPU. The VDD3P3_SDIO pin (Pin 26) is an Input/Output pin belonging to the Analog power domain. Regarding the internal LDO, VDD_SDIO connects to the output of an internal LDO that takes VDD3P3_RTC as its input; however, when VDD_SDIO is connected to the same PCB net together with VDD3P3_RTC, this internal LDO is disabled automatically.",Embedded Firmware Engineer,PERFECT_GRAMMAR,LONG,single_hop_specific_query_synthesizer,cross_section_synthesis
"For the purpose of validting electrical limits, can you clarify how the internal LDO is configured regarding voltage options and if it can be shut down via softwre to minmize the curent draw of flash/SRAM while the chip is in Deep-sleep mode?","['The internal LDO can be configured as having 1.8 V, or the same voltage as VDD3P3_RTC. It can be powered off via software to minimize the current of flash/SRAM during the Deep-sleep mode.\n\n### 2.5.3 Chip Power-up and Reset\n\nOnce the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_PU – the pin used for power-up and reset – is pulled high to activate the chip. For information on CHIP_PU as well as power-up and reset timing, see Figure 2-4 and Table 2-4.\n\nThe following diagram illustrates the timing parameters for power-up and reset:\n- VDD rises to its stable level (VDD3P3_RTC Min).\n- $t_{STBL}$ is the stabilization time before CHIP_PU is pulled high.\n- CHIP_PU is initially low, then pulled high to activate the chip.\n- $t_{RST}$ is the time CHIP_PU stays below $V_{IL\\_nRST}$ to reset the chip.\n\n**Figure 2-4. Visualization of Timing Parameters for Power-up and Reset**\n\n**Table 2-4. Description of Timing Parameters for Power-up and Reset**\n\n<table>\n  <thead>\n    <tr>\n        <th>Parameter</th>\n        <th>Description</th>\n        <th>Min ($\\mu$s)</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>$t_{STBL}$</td>\n        <td>Time reserved for the 3.3 V rails to stabilize before the CHIP_PU pin is pulled high to activate the chip</td>\n        <td>50</td>\n    </tr>\n    <tr>\n        <td>$t_{RST}$</td>\n        <td>Time reserved for CHIP_PU to stay below $V_{IL\\_nRST}$ to reset the chip (see Table 5-3)</td>\n        <td>50</td>\n    </tr>\n  </tbody>\n</table>\n\n* In scenarios where ESP32 is powered up and down repeatedly by switching the power rails, while there is a large capacitor on the VDD33 rail and CHIP_PU and VDD33 are connected, simply switching off the CHIP_PU power rail and immediately switching it back on may cause an incomplete power discharge cycle and failure to reset the chip adequately. An additional discharge circuit may be required to accelerate the discharge of the large capacitor on rail VDD33, which will ensure proper power-on-reset when the ESP32 is powered up again.\n* When a battery is used as the power supply for the ESP32 series of chips and modules, a supply voltage supervisor is recommended, so that a boot failure due to low voltage is avoided. Users are recommended to pull CHIP_PU low if the power supply for ESP32 is below 2.3 V.\n\n**Notes on power supply:**\n\n* The operating voltage of ESP32 ranges from 2.3 V to 3.6 V. When using a single-power supply, the recommended voltage of the power supply is 3.3 V, and its recommended output current is 500 mA or more.\n* PSRAM and flash both are powered by VDD_SDIO. If the chip has an in-package flash, the voltage of VDD_SDIO is determined by the operating voltage of the in-package flash. If the chip also connects to an external PSRAM, the operating voltage of external PSRAM must match that of the in-package flash. This also applies if the chip has an in-package PSRAM but also connects to an external flash.']","The internal LDO can be configured as having 1.8 V, or the same voltage as VDD3P3_RTC. It can be powered off via software to minimize the current of flash/SRAM during the Deep-sleep mode.",Hardware Validation Engineer,MISSPELLED,LONG,single_hop_specific_query_synthesizer,cross_section_synthesis
"if i use VDD_SDIO 1.8 V for external flash power supply, what resistor i should add and do i look at ESP32 Hardware Design Guidelines for circuit?","[""* When VDD_SDIO 1.8 V is used as the power supply for external flash/PSRAM, a 2 kΩ grounding resistor should be added to VDD_SDIO. For the circuit design, please refer to *ESP32 Hardware Design Guidelines*.\n* When the three digital power supplies are used to drive peripherals, e.g., 3.3 V flash, they should comply with the peripherals' specifications.\n\n## 2.6 Pin Mapping Between Chip and Flash/PSRAM\n\nTable 2-5 lists the pin-to-pin mapping between the chip and the in-package flash/PSRAM. The chip pins listed here are not recommended for other usage.\n\nFor the data port connection between ESP32 and off-package flash/PSRAM please refer to Table 2-6.\n\n**Table 2-5. Pin-to-Pin Mapping Between Chip and In-Package Flash/PSRAM**\n\n<table>\n  <thead>\n    <tr>\n        <th>ESP32-U4WDH</th>\n        <th>In-Package Flash (4 MB)</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>SD_DATA_1</td>\n        <td>IO0/DI</td>\n    </tr>\n    <tr>\n        <td>GPIO17</td>\n        <td>IO1/DO</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_0</td>\n        <td>IO2/WP#</td>\n    </tr>\n    <tr>\n        <td>SD_CMD</td>\n        <td>IO3/HOLD#</td>\n    </tr>\n    <tr>\n        <td>SD_CLK</td>\n        <td>CLK</td>\n    </tr>\n    <tr>\n        <td>GPIO16</td>\n        <td>CS#</td>\n    </tr>\n    <tr>\n        <td>GND</td>\n        <td>VSS</td>\n    </tr>\n    <tr>\n        <td>VDD_SDIO<sup>1</sup></td>\n        <td>VDD</td>\n    </tr>\n    <tr>\n        <th>ESP32-D0WDRH2-V3</th>\n        <th>In-Package PSRAM (2 MB)</th>\n    </tr>\n    <tr>\n        <td>SD_DATA_1</td>\n        <td>SIO0/SI</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_0</td>\n        <td>SIO1/SO</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_3</td>\n        <td>SIO2</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_2</td>\n        <td>SIO3</td>\n    </tr>\n    <tr>\n        <td>SD_CLK</td>\n        <td>SCLK</td>\n    </tr>\n    <tr>\n        <td>GPIO16<sup>2</sup></td>\n        <td>CE#</td>\n    </tr>\n    <tr>\n        <td>GND</td>\n        <td>VSS</td>\n    </tr>\n    <tr>\n        <td>VDD_SDIO<sup>1</sup></td>\n        <td>VDD</td>\n    </tr>\n  </tbody>\n</table>\n\n**Table 2-6. Pin-to-Pin Mapping Between Chip and Off-Package Flash/PSRAM**\n\n<table>\n  <thead>\n    <tr>\n        <th>Chip Pin</th>\n        <th>Off-Package Flash</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>SD_DATA_1/SPID</td>\n        <td>IO0/DI</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_0/SPIQ</td>\n        <td>IO1/DO</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_3/SPIWP</td>\n        <td>IO2/WP#</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_2/SPIHD</td>\n        <td>IO3/HOLD#</td>\n    </tr>\n    <tr>\n        <td>SD_CLK</td>\n        <td>CLK</td>\n    </tr>\n    <tr>\n        <td>SD_CMD</td>\n        <td>CS#</td>\n    </tr>\n    <tr>\n        <td>GND</td>\n        <td>VSS</td>\n    </tr>\n    <tr>\n        <td>VDD_SDIO</td>\n        <td>VDD</td>\n    </tr>\n  </tbody>\n</table>\nCont'd on next page""]","When VDD_SDIO 1.8 V is used as the power supply for external flash/PSRAM, a 2 kΩ grounding resistor should be added to VDD_SDIO. For the circuit design, please refer to *ESP32 Hardware Design Guidelines*.",IoT Systems Integrator,POOR_GRAMMAR,MEDIUM,single_hop_specific_query_synthesizer,table_extraction
what voltage ESP32-D0WDRH2-V3 need and how connect VDD_SDIO?,"['**Table 2-6 – cont’d from previous page**\n\n<table>\n  <thead>\n    <tr>\n        <th>Chip Pin</th>\n        <th>Off-Package PSRAM</th>\n    </tr>\n    <tr>\n        <th>Chip Pin</th>\n        <th>Off-Package PSRAM</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>SD_DATA_1</td>\n        <td>SIO0/SI</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_0</td>\n        <td>SIO1/SO</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_3</td>\n        <td>SIO2</td>\n    </tr>\n    <tr>\n        <td>SD_DATA_2</td>\n        <td>SIO3</td>\n    </tr>\n    <tr>\n        <td>SD_CLK/GPIO17<sup>3</sup></td>\n        <td>SCLK</td>\n    </tr>\n    <tr>\n        <td>GPIO16<sup>2</sup></td>\n        <td>CE#</td>\n    </tr>\n    <tr>\n        <td>GND</td>\n        <td>VSS</td>\n    </tr>\n    <tr>\n        <td>VDD_SDIO</td>\n        <td>VDD</td>\n    </tr>\n  </tbody>\n</table>\n\n> **Note:**\n>\n> 1. As the in-package flash (ESP32-U4WDH) and the in-package PSRAM (ESP32-D0WDRH2-V3) operate at 3.3 V, VDD_SDIO must be powered by VDD3P3_RTC via a 6 $\\Omega$ resistor. See Figure 2-3 ESP32 Power Scheme.\n> 2. If GPIO16 is used to connect to PSRAM’s CE# signal, please add a pull-up resistor at the GPIO16 pin. See *ESP32-WROVER-E Datasheet* > Figure *Schematics of ESP32-WROVER-E*.\n> 3. SD_CLK and GPIO17 pins are available to connect to the SCLK signal of external PSRAM.\n>    * If SD_CLK pin is selected, one GPIO (i.e., GPIO17) will be saved. The saved GPIO can be used for other purposes. This connection has passed internal tests, but relevant certification has not been completed.\n>    * Or GPIO17 pin is used to connect to the SCLK signal. This connection has passed relevant certification, see certificates for ESP32-WROVER-E.\n>\n> Please select the proper pin for your specific applications.']","The in-package PSRAM (ESP32-D0WDRH2-V3) operates at 3.3 V. Because of this, VDD_SDIO must be powered by VDD3P3_RTC via a 6 $\Omega$ resistor.",IoT Systems Integrator,POOR_GRAMMAR,SHORT,single_hop_specific_query_synthesizer,table_extraction
"In the context of the ESP32's boot configuration settings, could you please identify which specific parameter is determined by the strapping pin GPIO5, and furthermore, describe its default internal resistance configuration and corresponding bit value as listed in the default configuration table?","[""# 3 Boot Configurations\n\nThe chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction.\n\n* **Chip boot mode**\n    - Strapping pin: GPIO0 and GPIO2\n* **Internal LDO (VDD_SDIO) Voltage**\n    - Strapping pin: MTDI\n    - eFuse bit: EFUSE_SDIO_FORCE and EFUSE_SDIO_TIEH\n* **U0TXD printing**\n    - Strapping pin: MTDO\n* **Timing of SDIO Slave**\n    - Strapping pin: MTDO and GPIO5\n* **JTAG signal source**\n    - eFuse bit: EFUSE_DISABLE_JTAG\n\nThe default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to *ESP32 Technical Reference Manual* > Chapter *eFuse Controller*.\n\nThe default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.\n\n**Table 3-1. Default Configuration of Strapping Pins**\n\n<table>\n  <thead>\n    <tr>\n        <th>Strapping Pin</th>\n        <th>Default Configuration</th>\n        <th>Bit Value</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>GPIO0</td>\n        <td>Pull-up</td>\n        <td>1</td>\n    </tr>\n    <tr>\n        <td>GPIO2</td>\n        <td>Pull-down</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>MTDI</td>\n        <td>Pull-down</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>MTDO</td>\n        <td>Pull-up</td>\n        <td>1</td>\n    </tr>\n    <tr>\n        <td>GPIO5</td>\n        <td>Pull-up</td>\n        <td>1</td>\n    </tr>\n  </tbody>\n</table>\n\nTo change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.\n\nAll strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.\n\nThe timing of signals connected to the strapping pins should adhere to the *setup time* and *hold time* specifications in Table 3-2 and Figure 3-1.""]","According to the provided text, GPIO5 is a strapping pin used (along with MTDO) to determine the ""Timing of SDIO Slave."" Table 3-1 states that the default configuration for GPIO5 is ""Pull-up,"" which corresponds to a bit value of ""1.""",Embedded Firmware Engineer,PERFECT_GRAMMAR,LONG,single_hop_specific_query_synthesizer,pin_mapping
i am working on the pin mapings for production and i need to verify what specific vlaue the GPIO2 pin must have to enable joint download boot mode and how that compares to the seting for spi boot mode?,"['Table 3-2. Description of Timing Parameters for the Strapping Pins\n\n<table>\n  <thead>\n    <tr>\n        <th>Parameter</th>\n        <th>Description</th>\n        <th>Min (ms)</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>t<sub>SU</sub></td>\n        <td>Setup time is the time reserved for the power rails to stabilize before the CHIP_PU pin is pulled high to activate the chip.</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>t<sub>H</sub></td>\n        <td>Hold time is the time reserved for the chip to read the strapping pin values after CHIP_PU is already high and before these pins start operating as regular IO pins.</td>\n        <td>1</td>\n    </tr>\n  </tbody>\n</table>\n\nThe following diagram illustrates the timing parameters for the strapping pins:\n\n- **CHIP_PU**: A signal line that rises from low to high. The point where it crosses the threshold $V_{IH\\_nRST}$ marks the end of the setup time $t_{SU}$ and the beginning of the hold time $t_{H}$.\n- **Strapping pin**: A signal line that must be stable at a high level (above $V_{IH}$) during the period defined by $t_{SU}$ and $t_{H}$.\n- **$t_{SU}$**: The duration before CHIP_PU reaches $V_{IH\\_nRST}$ while the strapping pin is already stable.\n- **$t_{H}$**: The duration after CHIP_PU reaches $V_{IH\\_nRST}$ during which the strapping pin must remain stable.\n\nFigure 3-1. Visualization of Timing Parameters for the Strapping Pins\n\n## 3.1 Chip Boot Mode Control\n\nGPIO0 and GPIO2 control the boot mode after the reset is released. See Table 3-3 Chip Boot Mode Control.\n\nTable 3-3. Chip Boot Mode Control\n\n<table>\n  <thead>\n    <tr>\n        <th>Boot Mode</th>\n        <th>GPIO0</th>\n        <th>GPIO2</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>SPI Boot Mode</td>\n        <td>1</td>\n        <td>Any value</td>\n    </tr>\n    <tr>\n        <td>Joint Download Boot Mode <sup>2</sup></td>\n        <td>0</td>\n        <td>0</td>\n    </tr>\n  </tbody>\n</table>\n\n<sup>1</sup> **Bold** marks the default value and configuration.\n<sup>2</sup> Joint Download Boot mode supports the following download methods:\n* SDIO Download Boot\n* UART Download Boot\n\nIn Joint Download Boot mode, the detailed boot flow of the chip is put below 3-2.']","According to the Chip Boot Mode Control table, for Joint Download Boot Mode, GPIO2 must be set to 0. In contrast, for SPI Boot Mode, GPIO2 can be set to ""Any value"".",IoT Systems Integrator,MISSPELLED,LONG,single_hop_specific_query_synthesizer,pin_mapping
ESP32 VDD_SDIO voltage control configuration using EFUSE_SDIO_FORCE to override MTDI pin settings and EFUSE_SDIO_TIEH values,"['```mermaid\ngraph TD\n    Reset([Reset]) --> Cause{reset cause?}\n    \n    Cause -- Normal reset --> Strapping{Check Strapping<br/>Value}\n    Cause -- Deep-sleep reset --> RTC[Jump to RTC memory<br/>address]\n    \n    Strapping -- ""GPIO0 GPIO2 = 1x"" --> Init1[Initialization]\n    Init1 --> Copy[Copy the program<br/>from flash to RAM]\n    Copy --> Jump[Jump to entry point in<br/>RAM]\n    \n    Strapping -- ""GPIO0 GPIO2 = 00"" --> Init2[Initialization]\n    Init2 --> Download[Waiting for download<br/>from UART/SDIO]\n```\n\n<center>Figure 3-2. Chip Boot Flow</center>\n\nuart_download_dis controls boot mode behaviors:\n\nIt permanently disables Download Boot mode when uart_download_dis is set to 1 (valid only for ESP32 chip revisions v3.0 and higher).\n\n## 3.2 Internal LDO (VDD_SDIO) Voltage Control\n\nThe required VDD_SPI voltage for the chips of the ESP32 Series can be found in Table 1-1 Comparison.\n\nMTDI is used to select the VDD_SDIO power supply voltage at reset:\n\n* MTDI = 0 (by default), VDD_SDIO pin is powered directly from VDD3P3_RTC. Typically this voltage is 3.3 V. For more information, see Section 2.5.2 Power Scheme.\n* MTDI = 1, VDD_SDIO pin is powered from internal 1.8 V LDO.\n\nThis functionality can be overridden by setting EFUSE_SDIO_FORCE to 1, in which case the EFUSE_SDIO_TIEH determines the VDD_SDIO voltage:\n\n* EFUSE_SDIO_TIEH = 0, VDD_SDIO connects to 1.8 V LDO.\n* EFUSE_SDIO_TIEH = 1, VDD_SDIO connects to VDD3P3_RTC.']","Setting EFUSE_SDIO_FORCE to 1 overrides the MTDI pin functionality for selecting the VDD_SDIO power supply voltage. When this is set, the voltage is determined by EFUSE_SDIO_TIEH: if EFUSE_SDIO_TIEH is 0, VDD_SDIO connects to the 1.8 V LDO, and if EFUSE_SDIO_TIEH is 1, VDD_SDIO connects to VDD3P3_RTC.",IoT Systems Integrator,WEB_SEARCH_LIKE,LONG,single_hop_specific_query_synthesizer,adversarial
MTDO strapping pin U0TXD printing and SDIO slave timing configuration,"['## 3.3 U0TXD Printing Control\n\nDuring booting, the strapping pin MTDO can be used to control the U0TXD Printing, as Table 3-4 shows.\n\nTable 3-4. U0TXD Printing Control\n\n<table>\n  <thead>\n    <tr>\n        <th>U0TXD Printing Control</th>\n        <th>MTDO</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>Enabled <sup>1</sup></td>\n        <td>**1**</td>\n    </tr>\n    <tr>\n        <td>Disabled</td>\n        <td>0</td>\n    </tr>\n  </tbody>\n</table>\n<sup>1</sup> **Bold** marks the default value and configuration.\n\n## 3.4 Timing Control of SDIO Slave\n\nThe strapping pin MTDO and GPIO5 can be used to control the timing of SDIO slave, see Table 3-5 Timing Control of SDIO Slave.\n\nTable 3-5. Timing Control of SDIO Slave\n\n<table>\n  <thead>\n    <tr>\n        <th>Edge behavior</th>\n        <th>MTDO</th>\n        <th>GPIO5</th>\n    </tr>\n  </thead>\n  <tbody>\n    <tr>\n        <td>Falling edge sampling, falling edge output</td>\n        <td>0</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>Falling edge sampling, rising edge output</td>\n        <td>0</td>\n        <td>1</td>\n    </tr>\n    <tr>\n        <td>Rising edge sampling, falling edge output</td>\n        <td>1</td>\n        <td>0</td>\n    </tr>\n    <tr>\n        <td>**Rising edge sampling, rising edge output**</td>\n        <td>**1**</td>\n        <td>**1**</td>\n    </tr>\n  </tbody>\n</table>\n<sup>1</sup> **Bold** marks the default value and configuration.\n\n## 3.5 JTAG Signal Source Control\n\nIf EFUSE_DISABLE_JTAG is set to 1, the source of JTAG signals can be disabled.']","During booting, the strapping pin MTDO controls U0TXD Printing, where a value of 1 enables it (default) and 0 disables it. Additionally, MTDO works with GPIO5 to control the timing of the SDIO slave. The default configuration is MTDO set to 1 and GPIO5 set to 1, resulting in rising edge sampling and rising edge output. Other combinations (0/0, 0/1, 1/0) configure different falling or rising edge behaviors for sampling and output.",Embedded Firmware Engineer,WEB_SEARCH_LIKE,MEDIUM,single_hop_specific_query_synthesizer,pin_mapping
Which internal memory segment is accessible by the ULP coprocessor during Deep-sleep mode?,"['# 4 Functional Description\n\n## 4.1 CPU and Memory\n\n### 4.1.1 CPU\n\nESP32 contains one or two low-power Xtensa® 32-bit LX6 microprocessor(s) with the following features:\n\n* 7-stage pipeline to support the clock frequency of up to 240 MHz (160 MHz for ESP32-S0WD (NRND))\n* 16/24-bit Instruction Set provides high code-density\n* Support for Floating Point Unit\n* Support for DSP instructions, such as a 32-bit multiplier, a 32-bit divider, and a 40-bit MAC\n* Support for 32 interrupt vectors from about 70 interrupt sources\n\nThe single-/dual-CPU interfaces include:\n\n* Xtensa RAM/ROM Interface for instructions and data\n* Xtensa Local Memory Interface for fast peripheral register access\n* External and internal interrupt sources\n* JTAG for debugging\n\nFor information about the Xtensa® Instruction Set Architecture, please refer to Xtensa® Instruction Set Architecture (ISA) Summary.\n\n### 4.1.2 Internal Memory\n\nESP32’s internal memory includes:\n\n* 448 KB of ROM for booting and core functions\n* 520 KB of on-chip SRAM for data and instructions\n* 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.\n* 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the ULP coprocessor during the Deep-sleep mode.\n* 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.\n* In-package flash or PSRAM\n\n> **Note:**\n> Products in the ESP32 series differ from each other, in terms of their support for in-package flash or PSRAM and the size of them. For details, please refer to Section 1 ESP32 Series Comparison.']","The ULP coprocessor can access the 8 KB of SRAM in the RTC, known as RTC SLOW Memory, during Deep-sleep mode.",Hardware Validation Engineer,PERFECT_GRAMMAR,SHORT,single_hop_specific_query_synthesizer,table_extraction
start addres and size of Internal SRAM 2,"['### Table 4-1. Memory and Peripheral Mapping\n\n<table>\n  <tbody>\n    <tr>\n        <td>Category</td>\n        <td>Target</td>\n        <td>Start Address</td>\n        <td>End Address</td>\n        <td>Size</td>\n    </tr>\n    <tr>\n        <td rowspan=""7"">Embedded Memory</td>\n        <td>Internal ROM 0</td>\n        <td>0×4000_0000</td>\n        <td>0×4005_FFFF</td>\n        <td>384 KB</td>\n    </tr>\n    <tr>\n        <td>Internal ROM 1</td>\n        <td>0×3FF9_0000</td>\n        <td>0×3FF9_FFFF</td>\n        <td>64 KB</td>\n    </tr>\n    <tr>\n        <td>Internal SRAM 0</td>\n        <td>0×4007_0000</td>\n        <td>0×4009_FFFF</td>\n        <td>192 KB</td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">Internal SRAM 1</td>\n        <td>0×3FFE_0000</td>\n        <td>0×3FFF_FFFF</td>\n        <td rowspan=""2"">128 KB</td>\n    </tr>\n    <tr>\n        <td>0×400A_0000</td>\n        <td>0×400B_FFFF</td>\n    </tr>\n    <tr>\n        <td>Internal SRAM 2</td>\n        <td>0×3FFA_E000</td>\n        <td>0×3FFD_FFFF</td>\n        <td>200 KB</td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">RTC FAST Memory</td>\n        <td>0×3FF8_0000</td>\n        <td>0×3FF8_1FFF</td>\n        <td rowspan=""2"">8 KB</td>\n    </tr>\n    <tr>\n        <td></td>\n        <td>0×400C_0000</td>\n        <td>0×400C_1FFF</td>\n    </tr>\n    <tr>\n        <td></td>\n        <td>RTC SLOW Memory</td>\n        <td>0×5000_0000</td>\n        <td>0×5000_1FFF</td>\n        <td>8 KB</td>\n    </tr>\n    <tr>\n        <td rowspan=""3"">External Memory</td>\n        <td>External Flash</td>\n        <td>0×3F40_0000</td>\n        <td>0×3F7F_FFFF</td>\n        <td>4 MB</td>\n    </tr>\n    <tr>\n        <td rowspan=""2"">External RAM</td>\n        <td>0×400C_2000</td>\n        <td>0×40BF_FFFF</td>\n        <td>11 MB+248 KB</td>\n    </tr>\n    <tr>\n        <td>0×3F80_0000</td>\n        <td>0×3FBF_FFFF</td>\n        <td>4 MB</td>\n    </tr>\n    <tr>\n        <td rowspan=""31"">Peripheral</td>\n        <td>DPort Register</td>\n        <td>0×3FF0_0000</td>\n        <td>0×3FF0_0FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>AES Accelerator</td>\n        <td>0×3FF0_1000</td>\n        <td>0×3FF0_1FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>RSA Accelerator</td>\n        <td>0×3FF0_2000</td>\n        <td>0×3FF0_2FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SHA Accelerator</td>\n        <td>0×3FF0_3000</td>\n        <td>0×3FF0_3FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>Secure Boot</td>\n        <td>0×3FF0_4000</td>\n        <td>0×3FF0_4FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>Cache MMU Table</td>\n        <td>0×3FF1_0000</td>\n        <td>0×3FF1_3FFF</td>\n        <td>16 KB</td>\n    </tr>\n    <tr>\n        <td>PID Controller</td>\n        <td>0×3FF1_F000</td>\n        <td>0×3FF1_FFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>UART0</td>\n        <td>0×3FF4_0000</td>\n        <td>0×3FF4_0FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SPI1</td>\n        <td>0×3FF4_2000</td>\n        <td>0×3FF4_2FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SPI0</td>\n        <td>0×3FF4_3000</td>\n        <td>0×3FF4_3FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>GPIO</td>\n        <td>0×3FF4_4000</td>\n        <td>0×3FF4_4FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>RTC</td>\n        <td>0×3FF4_8000</td>\n        <td>0×3FF4_8FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>IO MUX</td>\n        <td>0×3FF4_9000</td>\n        <td>0×3FF4_9FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SDIO Slave</td>\n        <td>0×3FF4_B000</td>\n        <td>0×3FF4_BFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>UDMA1</td>\n        <td>0×3FF4_C000</td>\n        <td>0×3FF4_CFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>I2S0</td>\n        <td>0×3FF4_F000</td>\n        <td>0×3FF4_FFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>UART1</td>\n        <td>0×3FF5_0000</td>\n        <td>0×3FF5_0FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>I2C0</td>\n        <td>0×3FF5_3000</td>\n        <td>0×3FF5_3FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>UDMA0</td>\n        <td>0×3FF5_4000</td>\n        <td>0×3FF5_4FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SDIO Slave</td>\n        <td>0×3FF5_5000</td>\n        <td>0×3FF5_5FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>RMT</td>\n        <td>0×3FF5_6000</td>\n        <td>0×3FF5_6FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>PCNT</td>\n        <td>0×3FF5_7000</td>\n        <td>0×3FF5_7FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SDIO Slave</td>\n        <td>0×3FF5_8000</td>\n        <td>0×3FF5_8FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>LED PWM</td>\n        <td>0×3FF5_9000</td>\n        <td>0×3FF5_9FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>eFuse Controller</td>\n        <td>0×3FF5_A000</td>\n        <td>0×3FF5_AFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>Flash Encryption</td>\n        <td>0×3FF5_B000</td>\n        <td>0×3FF5_BFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>PWM0</td>\n        <td>0×3FF5_E000</td>\n        <td>0×3FF5_EFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>TIMG0</td>\n        <td>0×3FF5_F000</td>\n        <td>0×3FF5_FFFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>TIMG1</td>\n        <td>0×3FF6_0000</td>\n        <td>0×3FF6_0FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SPI2</td>\n        <td>0×3FF6_4000</td>\n        <td>0×3FF6_4FFF</td>\n        <td>4 KB</td>\n    </tr>\n    <tr>\n        <td>SPI3</td>\n        <td>0×3FF6_5000</td>\n        <td>0×3FF6_5FFF</td>\n        <td>4 KB</td>\n    </tr>\n  </tbody>\n</table>']","According to the Memory and Peripheral Mapping table, Internal SRAM 2 has a start address of 0×3FFA_E000, an end address of 0×3FFD_FFFF, and a size of 200 KB.",Embedded Firmware Engineer,MISSPELLED,SHORT,single_hop_specific_query_synthesizer,table_extraction
ESP32-D0WD-V3 maximum CPU frequency specification and power consumption in modem-sleep mode for dual-core chips running at 240 MHz,"['### 4.2.3 Audio PLL Clock\n\nThe audio clock is generated by the ultra-low-noise fractional-N PLL.\n\nFor details, see ESP32 Technical Reference Manual > Chapter Reset and Clock.\n\n## 4.3 RTC and Low-power Management\n\n### 4.3.1 Power Management Unit (PMU)\n\nWith the use of advanced power-management technologies, ESP32 can switch between different power modes.\n\n* Power modes\n    - **Active mode:** The chip radio is powered up. The chip can receive, transmit, or listen.\n    - **Modem-sleep mode:** The CPU is operational and the clock is configurable. The Wi-Fi/Bluetooth baseband and radio are disabled.\n    - **Light-sleep mode:** The CPU is paused. The RTC memory and RTC peripherals, as well as the ULP coprocessor are running. Any wake-up events (MAC, SDIO host, RTC timer, or external interrupts) will wake up the chip.\n    - **Deep-sleep mode:** Only the RTC memory and RTC peripherals are powered up. Wi-Fi and Bluetooth connection data are stored in the RTC memory. The ULP coprocessor is functional.\n    - **Hibernation mode:** The internal 8 MHz oscillator and ULP coprocessor are disabled. The RTC recovery memory is powered down. Only one RTC timer on the slow clock and certain RTC GPIOs are active. The RTC timer or the RTC GPIOs can wake up the chip from the Hibernation mode.\n\n**Table 4-2. Power Consumption by Power Modes**\n\n<table>\n  <tbody>\n    <tr>\n        <td>Power mode</td>\n        <td>Description</td>\n        <td>Power Consumption</td>\n        <td colspan=""4""></td>\n    </tr>\n    <tr>\n        <th>Active (RF working)</th>\n        <th rowspan=""3"">Wi-Fi Tx packet<br/>Wi-Fi/BT Tx packet<br/>Wi-Fi/BT Rx and listening</th>\n        <th rowspan=""3"">Please refer to<br/>Table 5-4 for details.</th>\n        <th colspan=""4""></th>\n    </tr>\n    <tr>\n        <th>Modem-sleep</th>\n        <th rowspan=""6"">The CPU is<br/>powered up.</th>\n        <th rowspan=""2"">240 MHz *</th>\n        <th>Dual-core chip(s)</th>\n        <th>30 mA ~ 68 mA</th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>Single-core chip(s)</th>\n        <th>N/A</th>\n    </tr>\n    <tr>\n        <th></th>\n        <th rowspan=""2"">160 MHz *</th>\n        <th>Dual-core chip(s)</th>\n        <th>27 mA ~ 44 mA</th>\n        <th colspan=""2""></th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>Single-core chip(s)</th>\n        <th>27 mA ~ 34 mA</th>\n        <th colspan=""2""></th>\n    </tr>\n    <tr>\n        <th></th>\n        <th rowspan=""2"">Normal speed: 80 MHz</th>\n        <th>Dual-core chip(s)</th>\n        <th>20 mA ~ 31 mA</th>\n        <th colspan=""2""></th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>Single-core chip(s)</th>\n        <th>20 mA ~ 25 mA</th>\n        <th colspan=""2""></th>\n    </tr>\n    <tr>\n        <th>Light-sleep</th>\n        <th>-</th>\n        <th>0.8 mA</th>\n        <th colspan=""4""></th>\n    </tr>\n    <tr>\n        <th>Deep-sleep</th>\n        <th>The ULP coprocessor is powered up.</th>\n        <th>150 µA</th>\n        <th colspan=""4""></th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>ULP sensor-monitored pattern</th>\n        <th>100 µA @1% duty</th>\n        <th colspan=""4""></th>\n    </tr>\n    <tr>\n        <th></th>\n        <th>RTC timer + RTC memory</th>\n        <th>10 µA</th>\n        <th colspan=""4""></th>\n    </tr>\n    <tr>\n        <th>Hibernation</th>\n        <th>RTC timer only</th>\n        <th>5 µA</th>\n        <th colspan=""4""></th>\n    </tr>\n    <tr>\n        <th>Power off</th>\n        <th>CHIP_PU is set to low level, the chip is powered down.</th>\n        <th>1 µA</th>\n        <th colspan=""4""></th>\n    </tr>\n  </tbody>\n</table>\n\n* \\* Among the ESP32 series of SoCs, ESP32-D0WD-V3, ESP32-D0WDRH2-V3, ESP32-U4WDH, ESP32-D0WD (NRND), ESP32-D0WDQ6 (NRND), and ESP32-D0WDQ6-V3 (NRND) have a maximum CPU frequency of 240 MHz,']","The ESP32-D0WD-V3 is listed among the ESP32 series of SoCs that have a maximum CPU frequency of 240 MHz. When in Modem-sleep mode with the CPU powered up at 240 MHz, the power consumption for dual-core chips is between 30 mA and 68 mA.",Embedded Firmware Engineer,WEB_SEARCH_LIKE,LONG,single_hop_specific_query_synthesizer,table_extraction
user_input,reference_contexts,reference,persona_name,query_style,query_length,synthesizer_name,adversarial
"For an ESP32 dual-core chip operating at 160 MHz in Modem-sleep mode, how does the typical power consumption range compare to a single-core chip at the same frequency?","[""Modem-sleep mode: The CPU is operational and the clock is configurable. The Wi-Fi/Bluetooth baseband and radio are disabled. ... 160 MHz * Dual-core chip(s) 27 mA ~ 44 mA Single-core chip(s) 27 mA ~ 34 mA ""]","In Modem-sleep mode at 160 MHz, a dual-core chip typically consumes between 27 mA and 44 mA. In contrast, a single-core chip at the same frequency consumes between 27 mA and 34 mA. While the lower bound is identical for both, the dual-core chip has an upper consumption limit that is 10 mA higher. ",IoT Power Engineer,PERFECT_GRAMMAR,MEDIUM,adversarial_synthesizer,adversarial
What specific voltage and result conditions lead to a degradation in ADC accuracy when using an attenuation of 3?,"[""To get better DNL results, users can take multiple sampling tests with a filter, or calculate the average value. ... Table 4-4. Atten = 3, effective measurement range of 150 ~ 2450 mV ... Note: When atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC accuracy will be worse than described in the table above. ""]","According to the datasheet notes, ADC accuracy degrades when atten = 3 if the measurement result exceeds 3000, which corresponds to a voltage of approximately 2450 mV. This threshold marks the upper limit of the effective measurement range for that attenuation setting. ",Analog Design Engineer,PERFECT_GRAMMAR,MEDIUM,adversarial_synthesizer,adversarial
"If VDD_SDIO is connected to the same PCB net as VDD3P3_RTC, how is the internal LDO affected and what is the status of the internal 6 $\Omega$ resistor?","[""When VDD_SDIO operates at 3.3 V, it is driven directly by VDD3P3_RTC through a 6 $\Omega$ resistor, therefore, there will be some voltage drop from VDD3P3_RTC. ... When VDD_SDIO is connected to the same PCB net together with VDD3P3_RTC, the internal LDO is disabled automatically. ""]","When VDD_SDIO is tied to the same PCB net as VDD3P3_RTC, the internal LDO is disabled automatically. Under normal internal 3.3 V operation, the supply is driven through a 6 $\Omega$ resistor which causes a voltage drop; however, this path is effectively bypassed when using a shared PCB net. ",Hardware Design Engineer,PERFECT_GRAMMAR,MEDIUM,adversarial_synthesizer,adversarial
Contrast the maximum current capability of the internal LDO (at 1.8 V) with the cumulative IO output current and the recommended power supply output capacity.,"[""The maximum current this LDO can offer is 40 mA, and the output voltage range is 1.65 V ~ 2.0 V. ... Cumulative IO output current (I_output) maximum is 1200 mA. ... When using a single-power supply, the recommended voltage is 3.3 V, and its recommended output current is 500 mA or more. ""]","The internal LDO is limited to a maximum of 40 mA when configured for 1.8 V operation. This is significantly lower than the cumulative IO output current rating, which is 1200 mA. Furthermore, for stable operation, the external power supply is recommended to provide at least 500 mA. ",Power Supply Engineer,PERFECT_GRAMMAR,LONG,adversarial_synthesizer,adversarial
How does the typical output impedance of the Wi-Fi radio differ between the QFN 6x6 and QFN 5x5 package sizes?,"[""The typical value of the Wi-Fi radio output impedance is different between chips in different QFN packages. For chips in a QFN 6x6 package, the value is 30+j10 $\Omega$. For chips in a QFN 5x5 package, the value is 35+j10 $\Omega$. ""]",The typical output impedance of the Wi-Fi radio depends on the package: it is 30+j10 $\Omega$ for the QFN 6x6 package and increases to 35+j10 $\Omega$ for the QFN 5x5 package. ,RF Systems Engineer,PERFECT_GRAMMAR,MEDIUM,adversarial_synthesizer,adversarial
"Which ESP32 models are restricted to an 85 °C operating temperature, and what is the technical reason for this limitation compared to other models?","[""The operating temperature of ESP32-U4WDH and ESP32-D0WDRH2-V3 ranges from –40 °C to 85 °C, due to the in-package flash or PSRAM. For other chips that have no in-package flash or PSRAM, their operating temperature is –40 °C ~ 125 °C. ""]","The ESP32-U4WDH and ESP32-D0WDRH2-V3 are restricted to an operating temperature range of –40 °C to 85 °C. This limitation is specifically due to the integration of in-package flash or PSRAM, whereas chips without these in-package components can operate up to 125 °C. ",Hardware Validation Engineer,PERFECT_GRAMMAR,MEDIUM,adversarial_synthesizer,adversarial
"Compare the maximum ADC sampling rates for the DIG and RTC controllers, and identify the required test conditions for these specifications.","[""DNL (Differential nonlinearity) RTC controller; ADC connected to an external 100 nF capacitor; DC signal input; ambient temperature at 25 °C; Wi-Fi&Bluetooth off ... Sampling rate RTC controller 200 ksps DIG controller 2 Msps ""]","The DIG controller supports a maximum sampling rate of 2 Msps, which is ten times faster than the 200 ksps limit of the RTC controller. These specifications are measured with the ADC connected to an external 100 nF capacitor at 25 °C with radio functions disabled. ",Embedded Firmware Engineer,PERFECT_GRAMMAR,MEDIUM,adversarial_synthesizer,adversarial
"Explain how to force a 1.8 V VDD_SDIO voltage using eFuses, even if the MTDI strapping pin is pulled low at reset.","[""MTDI is used to select the VDD_SDIO power supply voltage at reset: MTDI = 0 (by default), VDD_SDIO pin is powered directly from VDD3P3_RTC. ... This functionality can be overridden by setting EFUSE_SDIO_FORCE to 1, in which case the EFUSE_SDIO_TIEH determines the VDD_SDIO voltage: EFUSE_SDIO_TIEH = 0, VDD_SDIO connects to 1.8 V LDO. ""]","To override the default MTDI strapping behavior (where MTDI=0 selects ~3.3 V), the EFUSE_SDIO_FORCE bit must be set to 1. Once this override is active, setting the EFUSE_SDIO_TIEH bit to 0 will force the VDD_SDIO to connect to the internal 1.8 V LDO regardless of the physical state of the MTDI pin. ",Silicon Design Engineer,PERFECT_GRAMMAR,LONG,adversarial_synthesizer,adversarial