#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c604a50 .scope module, "tb_vga" "tb_vga" 2 4;
 .timescale -9 -12;
P_0x6000025a8fc0 .param/l "CLKT" 1 2 8, +C4<00000000000000000000000000001010>;
v0x6000002ad5f0_0 .var "clk", 0 0;
v0x6000002ad680_0 .net "io_horizontal_sync", 0 0, L_0x600001bad500;  1 drivers
v0x6000002ad710_0 .net "io_rgb_color", 11 0, v0x6000002ad170_0;  1 drivers
v0x6000002ad7a0_0 .net "io_vertical_sync", 0 0, L_0x600001bad570;  1 drivers
v0x6000002ad830_0 .var "rst_n", 0 0;
S_0x14c607aa0 .scope module, "I_VGA" "vga" 2 39, 3 4 0, S_0x14c604a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "io_horizontal_sync";
    .port_info 3 /OUTPUT 1 "io_vertical_sync";
    .port_info 4 /OUTPUT 12 "io_rgb_color";
P_0x14c60a2a0 .param/l "COLOR_BLUE" 1 3 12, C4<111100000000>;
P_0x14c60a2e0 .param/l "COLOR_GREEN" 1 3 13, C4<000011110000>;
P_0x14c60a320 .param/l "COLOR_RED" 1 3 14, C4<000000001111>;
P_0x14c60a360 .param/l "COLOR_WHITE" 1 3 15, C4<111111111111>;
P_0x14c60a3a0 .param/l "NUM_HORIZONTAL_ALL_PIXELS" 1 3 21, +C4<00000000000000000000000001100100000>;
P_0x14c60a3e0 .param/l "NUM_HORIZONTAL_BACK_PORCH_PIXELS" 1 3 20, +C4<00000000000000000000000000110000>;
P_0x14c60a420 .param/l "NUM_HORIZONTAL_FRONT_PORCH_PIXELS" 1 3 18, +C4<00000000000000000000000000010000>;
P_0x14c60a460 .param/l "NUM_HORIZONTAL_SYNC_PIXELS" 1 3 19, +C4<00000000000000000000000001100000>;
P_0x14c60a4a0 .param/l "NUM_HORIZONTAL_VISIBLE_PIXELS" 1 3 17, +C4<00000000000000000000001010000000>;
P_0x14c60a4e0 .param/l "NUM_VERTICAL_ALL_PIXELS" 1 3 29, +C4<00000000000000000000000001000001001>;
P_0x14c60a520 .param/l "NUM_VERTICAL_BACK_PORCH_PIXELS" 1 3 28, +C4<00000000000000000000000000011101>;
P_0x14c60a560 .param/l "NUM_VERTICAL_FRONT_PORCH_PIXELS" 1 3 26, +C4<00000000000000000000000000001010>;
P_0x14c60a5a0 .param/l "NUM_VERTICAL_SYNC_PIXELS" 1 3 27, +C4<00000000000000000000000000000010>;
P_0x14c60a5e0 .param/l "NUM_VERTICAL_VISIBLE_PIXELS" 1 3 25, +C4<00000000000000000000000111100000>;
L_0x600001bad500 .functor BUFZ 1, v0x6000002acf30_0, C4<0>, C4<0>, C4<0>;
L_0x600001bad570 .functor BUFZ 1, v0x6000002ad440_0, C4<0>, C4<0>, C4<0>;
v0x6000002ac990_0 .net *"_ivl_0", 31 0, L_0x6000001ac320;  1 drivers
L_0x150078010 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ac900_0 .net *"_ivl_3", 29 0, L_0x150078010;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000002ac870_0 .net/2u *"_ivl_4", 31 0, L_0x150078058;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000002aca20_0 .net/2u *"_ivl_8", 1 0, L_0x1500780a0;  1 drivers
v0x6000002accf0_0 .net "clock", 0 0, v0x6000002ad5f0_0;  1 drivers
v0x6000002acb40_0 .net "clock_25mhz", 0 0, L_0x6000001ac3c0;  1 drivers
v0x6000002acd80_0 .net "counter_25mhz_next", 1 0, L_0x6000001ac460;  1 drivers
v0x6000002ace10_0 .var "counter_25mhz_reg", 1 0;
v0x6000002acea0_0 .var "h_sync_next", 0 0;
v0x6000002acf30_0 .var "h_sync_reg", 0 0;
v0x6000002acfc0_0 .var "horizontal_counter_next", 10 0;
v0x6000002ad050_0 .var "horizontal_counter_reg", 10 0;
v0x6000002ad0e0_0 .net "io_horizontal_sync", 0 0, L_0x600001bad500;  alias, 1 drivers
v0x6000002ad170_0 .var "io_rgb_color", 11 0;
v0x6000002ad200_0 .net "io_vertical_sync", 0 0, L_0x600001bad570;  alias, 1 drivers
v0x6000002ad290_0 .var "is_displaying_pixels", 0 0;
v0x6000002ad320_0 .net "reset", 0 0, v0x6000002ad830_0;  1 drivers
v0x6000002ad3b0_0 .var "v_sync_next", 0 0;
v0x6000002ad440_0 .var "v_sync_reg", 0 0;
v0x6000002ad4d0_0 .var "vertical_counter_next", 10 0;
v0x6000002ad560_0 .var "vertical_counter_reg", 10 0;
E_0x6000025a93c0 .event anyedge, v0x6000002ad290_0, v0x6000002ad560_0, v0x6000002ad050_0;
E_0x6000025a9400 .event anyedge, v0x6000002ad050_0, v0x6000002ad560_0;
E_0x6000025a9440/0 .event anyedge, v0x6000002acf30_0, v0x6000002ad440_0, v0x6000002acb40_0, v0x6000002ad050_0;
E_0x6000025a9440/1 .event anyedge, v0x6000002ad560_0;
E_0x6000025a9440 .event/or E_0x6000025a9440/0, E_0x6000025a9440/1;
E_0x6000025a9480 .event anyedge, v0x6000002ad050_0, v0x6000002ad560_0, v0x6000002acb40_0;
E_0x6000025a94c0 .event posedge, v0x6000002accf0_0;
L_0x6000001ac320 .concat [ 2 30 0 0], v0x6000002ace10_0, L_0x150078010;
L_0x6000001ac3c0 .cmp/eq 32, L_0x6000001ac320, L_0x150078058;
L_0x6000001ac460 .arith/sum 2, v0x6000002ace10_0, L_0x1500780a0;
    .scope S_0x14c607aa0;
T_0 ;
    %wait E_0x6000025a94c0;
    %load/vec4 v0x6000002ad320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x6000002ad050_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x6000002ad560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002acf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002ad440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002ace10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000002acfc0_0;
    %assign/vec4 v0x6000002ad050_0, 0;
    %load/vec4 v0x6000002ad4d0_0;
    %assign/vec4 v0x6000002ad560_0, 0;
    %load/vec4 v0x6000002acea0_0;
    %assign/vec4 v0x6000002acf30_0, 0;
    %load/vec4 v0x6000002ad3b0_0;
    %assign/vec4 v0x6000002ad440_0, 0;
    %load/vec4 v0x6000002acd80_0;
    %assign/vec4 v0x6000002ace10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14c607aa0;
T_1 ;
    %wait E_0x6000025a9480;
    %load/vec4 v0x6000002ad050_0;
    %store/vec4 v0x6000002acfc0_0, 0, 11;
    %load/vec4 v0x6000002ad560_0;
    %store/vec4 v0x6000002ad4d0_0, 0, 11;
    %load/vec4 v0x6000002acb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 35;
    %cmpi/e 799, 0, 35;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x6000002acfc0_0, 0, 11;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000002ad050_0;
    %addi 1, 0, 11;
    %store/vec4 v0x6000002acfc0_0, 0, 11;
T_1.3 ;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 35;
    %cmpi/e 799, 0, 35;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x6000002ad560_0;
    %addi 1, 0, 11;
    %store/vec4 v0x6000002ad4d0_0, 0, 11;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 35;
    %cmpi/e 520, 0, 35;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x6000002ad4d0_0, 0, 11;
T_1.6 ;
T_1.4 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14c607aa0;
T_2 ;
    %wait E_0x6000025a9440;
    %load/vec4 v0x6000002acf30_0;
    %store/vec4 v0x6000002acea0_0, 0, 1;
    %load/vec4 v0x6000002ad440_0;
    %store/vec4 v0x6000002ad3b0_0, 0, 1;
    %load/vec4 v0x6000002acb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 32;
    %cmpi/u 656, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 32;
    %cmpi/u 752, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002acea0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002acea0_0, 0, 1;
T_2.3 ;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 32;
    %cmpi/u 490, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.7, 5;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ad3b0_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ad3b0_0, 0, 1;
T_2.6 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14c607aa0;
T_3 ;
    %wait E_0x6000025a9400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ad290_0, 0, 1;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.2, 5;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002ad290_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14c607aa0;
T_4 ;
    %wait E_0x6000025a93c0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000002ad170_0, 0, 12;
    %load/vec4 v0x6000002ad290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 32;
    %pushi/vec4 320, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0x6000002ad170_0, 0, 12;
T_4.2 ;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 32;
    %cmpi/u 160, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.7, 5;
    %load/vec4 v0x6000002ad560_0;
    %pad/u 32;
    %cmpi/u 320, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 32;
    %cmpi/u 213, 0, 32;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 15, 0, 12;
    %store/vec4 v0x6000002ad170_0, 0, 12;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x6000002ad050_0;
    %pad/u 32;
    %cmpi/u 426, 0, 32;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 3840, 0, 12;
    %store/vec4 v0x6000002ad170_0, 0, 12;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 240, 0, 12;
    %store/vec4 v0x6000002ad170_0, 0, 12;
T_4.11 ;
T_4.9 ;
T_4.5 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14c604a50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ad5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ad830_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x14c604a50;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x6000002ad5f0_0;
    %inv;
    %store/vec4 v0x6000002ad5f0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14c604a50;
T_7 ;
    %vpi_call 2 58 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14c604a50 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ad830_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 68 "$display", "@%0d: TEST PASSED", $time {0 0 0};
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "vga_tb.v";
    "vga.v";
