{
    "relation": [
        [
            "Product1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13",
            "80960JA",
            "80960JF",
            "80960JD",
            "80960JS",
            "80960JC",
            "80960JT",
            "80960VH"
        ],
        [
            "Clock Speed",
            "33, 25, 16 MHz",
            "33, 25 MHz",
            "66/33, 50/25, 40/20, 33/16 MHz",
            "33, 25 MHz",
            "66/33, 50/25 MHz",
            "100/33 MHz",
            "100/33 MHz"
        ],
        [
            "Bus Speed",
            "32 MHz",
            "32 MHz",
            "32 MHz",
            "32 MHz",
            "32 MHz",
            "32 MHz",
            "32 MHz"
        ],
        [
            "Instruction Cache",
            "2 Kb",
            "4 Kb",
            "4 Kb",
            "16 Kb",
            "16 Kb",
            "16 Kb",
            "16 Kb"
        ],
        [
            "Data Cache",
            "1 Kb",
            "2 Kb",
            "3 Kb",
            "4 Kb",
            "4 Kb",
            "4 Kb",
            "4 Kb"
        ],
        [
            "Data RAM",
            "1 Kb",
            "1 Kb",
            "1 Kb",
            "1 Kb",
            "1 Kb",
            "1 Kb",
            "1 Kb"
        ],
        [
            "Launch",
            "Q3 '02",
            "Q3 '02",
            "Q3 '02",
            "Q3 '02",
            "Q3 '02",
            "Q3 '02",
            "Q3 '02"
        ]
    ],
    "pageTitle": "i960\u00ae Processor: 32-bit Embedded RISC Processor",
    "title": "",
    "url": "http://www.intel.ie/content/www/ie/en/intelligent-systems/previous-generation/intel-i960-high-performance-32-bit-embedded-risc-processors.html",
    "hasHeader": true,
    "headerPosition": "FIRST_ROW",
    "tableType": "RELATION",
    "tableNum": 0,
    "s3Link": "common-crawl/crawl-data/CC-MAIN-2015-32/segments/1438042988048.90/warc/CC-MAIN-20150728002308-00227-ip-10-236-191-2.ec2.internal.warc.gz",
    "recordEndOffset": 523157031,
    "recordOffset": 523137841,
    "tableOrientation": "HORIZONTAL",
    "lastModified": "Wed, 29 Jul 2015 01:04:35 GMT",
    "textBeforeTable": "Features }); $('.cust-table#'+cust_table+' .show-more-a').trigger('click'); var cust_table = 96; $(document).ready(function(){ }); }; $('.navigation-parsys').remove(); if( !$.trim( $('.navigation-parsys').html() ).length ) { $(document).ready(function(e) { $( document ).ready(new com.intel.myintel.NeedHelp().addSourceParam()); High performance 32-bit embedded RISC processors i960\u00ae Processors Print",
    "textAfterTable": "Additional Resources Technical documents \u00a0 Application Note: Intel\u00ae i960\u00ae Processor and Intel XScale\u00ae Processor Initialization Comparison \u00a0 Application Note: AP-712 \u2014 DRAM Controller for i960\u00ae Jx JA/JF/JD Microprocessors \u00a0 Application Note: AP-716 \u2014 80960Cx/80960Jx/80960Hx Architectural Comparison \u00a0 Application Note: Interfacing the i960\u00ae Jx Microprocessor to the NEC \u00b5PD98401* Local ATM Segmentation and Reassembly (SAR) Chip \u00a0 Application Note: Upgrading Designs from the 3.3 V, 5 V Tolerant 80960JA/JF/JD Embedded Processors to the 80960JT \u00a0 Datasheet: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor \u00a0 Datasheet: Intel\u00ae i960\u00ae VH Embedded-PCI Processor \u00a0 Guides: i960\u00ae Jx Microprocessor Instruction Set and Register Quick Reference \u00a0 FAQ: i960\u00ae Jx processors frequently asked questions \u00a0 FAQ: i960\u00ae VH Embedded-PCI Processors Frequently Asked",
    "hasKeyColumn": true,
    "keyColumnIndex": 4,
    "headerRowIndex": 0
}