{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715313943528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715313943529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 16:05:43 2024 " "Processing started: Fri May 10 16:05:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715313943529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313943529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappybird21 -c flappybird21 " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappybird21 -c flappybird21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313943529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715313944025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715313944025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-behavior " "Found design unit 1: background-behavior" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949973 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../char_rom.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949975 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../char_rom.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "../ball.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../ball.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../BCD_to_7Seg.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949979 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../BCD_to_7Seg.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/pipes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949981 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../pipes.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/pipes.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949986 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../mouse.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../vga_sync.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949988 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../vga_sync.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/htho884/documents/github/305-team-21/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/htho884/documents/github/305-team-21/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949991 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "../bouncy_ball.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird21block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird21block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappybird21block " "Found entity 1: flappybird21block" {  } { { "flappybird21block.bdf" "" { Schematic "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/flappybird21block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949994 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715313949997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313949997 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(21) " "VHDL error at background.vhd(21): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 21 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949997 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(22) " "VHDL error at background.vhd(22): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949997 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(23) " "VHDL error at background.vhd(23): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 23 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949997 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(24) " "VHDL error at background.vhd(24): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949997 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(25) " "VHDL error at background.vhd(25): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949997 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(26) " "VHDL error at background.vhd(26): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 26 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(27) " "VHDL error at background.vhd(27): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 27 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(28) " "VHDL error at background.vhd(28): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(29) " "VHDL error at background.vhd(29): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 29 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(30) " "VHDL error at background.vhd(30): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 30 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(31) " "VHDL error at background.vhd(31): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 31 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(32) " "VHDL error at background.vhd(32): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 32 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(33) " "VHDL error at background.vhd(33): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 33 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(34) " "VHDL error at background.vhd(34): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 34 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(35) " "VHDL error at background.vhd(35): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(36) " "VHDL error at background.vhd(36): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(37) " "VHDL error at background.vhd(37): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(38) " "VHDL error at background.vhd(38): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONV_STD_LOGIC_VECTOR background.vhd(39) " "VHDL error at background.vhd(39): object \"CONV_STD_LOGIC_VECTOR\" is used but not declared" {  } { { "background.vhd" "" { Text "C:/Users/htho884/Documents/GitHub/305-team-21/QuartusTutorialeg/background.vhd" 39 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1715313949998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715313951797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 10 16:05:51 2024 " "Processing ended: Fri May 10 16:05:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715313951797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715313951797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715313951797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313951797 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715313952986 ""}
