// Seed: 3730544411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  wire id_9;
  ;
  logic id_10;
  wire  id_11;
  assign id_2 = -1;
  parameter id_12 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_3 = 32'd52
);
  logic [-1 : -1] _id_1;
  wire  [  1 : 1] id_2;
  logic [id_1 : id_1] _id_3, id_4;
  logic [-1  -  -1 : 1] id_5[(  (  id_3  )  ) : -1];
  ;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4
  );
  wire id_7;
  assign id_4 = id_7;
  wire  id_8;
  wire  id_9;
  logic id_10[id_1 : 1];
  ;
  assign id_3 = id_4(1, -1);
endmodule
