$date
	Sat Oct 22 20:48:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#450990
b1110 &
b1110 %
1$
b1110 !
1"
#450991
0"
#450994
b111 &
b111 %
#450998
b10110 &
b10110 %
#451002
b1011 &
b1011 %
#451006
b100010 &
b100010 %
#451010
b10001 &
b10001 %
#451014
b110100 &
b110100 %
#451018
b11010 &
b11010 %
#451022
b1101 &
b1101 %
#451026
b101000 &
b101000 %
#451030
b10100 &
b10100 %
#451034
b1010 &
b1010 %
#451038
b101 &
b101 %
#451042
b10000 &
b10000 %
#451046
b1000 &
b1000 %
#451050
b100 &
b100 %
#451054
b10 &
b10 %
#451058
b1 &
b1 %
1#
#451062
b0 &
0#
b0 %
0$
#1392609
b1101 !
1"
#1392610
b1101 &
b1101 %
1$
#1392611
0"
#1392614
b101000 &
b101000 %
#1392618
b10100 &
b10100 %
#1392622
b1010 &
b1010 %
#1392626
b101 &
b101 %
#1392630
b10000 &
b10000 %
#1392634
b1000 &
b1000 %
#1392638
b100 &
b100 %
#1392642
b10 &
b10 %
#1392646
b1 &
1#
b1 %
#1392650
b0 &
b0 %
0#
0$
#2454442
b10100 &
b10100 %
1$
b10100 !
1"
#2454443
0"
#2454446
b1010 &
b1010 %
#2454450
b101 &
b101 %
#2454454
b10000 &
b10000 %
#2454458
b1000 &
b1000 %
#2454462
b100 &
b100 %
#2454466
b10 &
b10 %
#2454470
b1 &
1#
b1 %
#2454474
b0 &
b0 %
0#
0$
#4500012
