<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICR_INVALLR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_INVALLR, Redistributor Invalidate All Register</h1><p>The GICR_INVALLR characteristics are:</p><h2>Purpose</h2>
        <p>Invalidates any cached configuration data of all LPIs, causing the GIC to reload the interrupt configuration from the appropriate LPI Configuration table.</p>
      <h2>Configuration</h2>
        <p>A copy of this register is provided for each Redistributor.</p>
      <h2>Attributes</h2>
        <p>GICR_INVALLR is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63-1">V</a></td><td class="lr" colspan="15"><a href="#fieldset_0-62_48">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-47_32-1">vPEID</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-31_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-63_63-1">V, bit [63]<span class="condition"><br/>When FEAT_GICv4p1 is implemented:
                        </span></h4><div class="field">
      <p>Indicates whether the INTID is virtual or physical.</p>
    <table class="valuetable"><tr><th>V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Invalidate is for a physical INTID.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Invalidate is for a virtual INTID.</p>
        </td></tr></table></div><h4 id="fieldset_0-63_63-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-62_48">Bits [62:48]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-47_32-1">vPEID, bits [47:32]<span class="condition"><br/>When FEAT_GICv4p1 is implemented:
                        </span></h4><div class="field"><p>When GICR_INVLPIR.V == 0, this field is <span class="arm-defined-word">RES0</span></p>
<p>When GICR_INVLPIR.V == 1, this field is the target vPEID of the invalidate.</p>
<div class="note"><span class="note-header">Note</span><p>The size of this field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, and is specified by the <a href="ext-gicd_typer2.html">GICD_TYPER2</a>.VIL and <a href="ext-gicd_typer2.html">GICD_TYPER2</a>.VID fields. Unimplemented bits are <span class="arm-defined-word">RES0</span>.</p></div></div><h4 id="fieldset_0-47_32-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_0">Bits [31:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><div class="text_after_fields">
    <div class="note"><span class="note-header">Note</span>
      <p>If any LPI has been forwarded to the PE and a valid write to GICR_INVALLR is received, the Redistributor must ensure it reloads its properties from memory. This has no effect on the forwarded LPI if it has already been activated.</p>
    </div>
  </div><h2>Accessing GICR_INVALLR</h2>
        <p>This register is mandatory when any of the following are true:</p>

      
        <ul>
<li><a href="ext-gicr_typer.html">GICR_TYPER</a>.Direct is 1.
</li><li><a href="ext-gicr_ctlr.html">GICR_CTLR</a>.IR is 1.
</li><li>GICv4.1 is implemented.
</li></ul>

      
        <p>Otherwise, the functionality is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>

      
        <p>Writes to this register have no effect if no physical LPIs are currently stored in the local Redistributor cache.</p>
      <h4>GICR_INVALLR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x00B0</span></td><td>GICR_INVALLR</td></tr></table><p>Accesses on this interface are <span class="access_level">WO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
