module P1_IFID(
	input wire clock,
	input wire reset,
	input wire [31:0] instr_in,
	output reg [31:0] instr_out

);

	always @(posedge clock) begin
		if (reset == 1'b1) begin
			instr_out = 0; //clear the register
		end else
			instr_out = instr_in;
		end
	end

endmodule