
SmartiePiDrivewayAlert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b94  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08001c54  08001c54  00011c54  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001ca4  08001ca4  00011ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001cac  08001cac  00011cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001cb0  08001cb0  00011cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08001cb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000e8  20000004  08001cb8  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000ec  08001cb8  000200ec  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d9f7  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001dbb  00000000  00000000  0002da23  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003b98  00000000  00000000  0002f7de  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000658  00000000  00000000  00033378  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007e0  00000000  00000000  000339d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004103  00000000  00000000  000341b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000028dd  00000000  00000000  000382b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003ab90  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001194  00000000  00000000  0003ac0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001c3c 	.word	0x08001c3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001c3c 	.word	0x08001c3c

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	1c08      	adds	r0, r1, #0
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	b083      	sub	sp, #12
 8000284:	000d      	movs	r5, r1
 8000286:	4692      	mov	sl, r2
 8000288:	4699      	mov	r9, r3
 800028a:	428b      	cmp	r3, r1
 800028c:	d82f      	bhi.n	80002ee <__udivmoddi4+0x7a>
 800028e:	d02c      	beq.n	80002ea <__udivmoddi4+0x76>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ae 	bl	80003f4 <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8a9 	bl	80003f4 <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	469b      	mov	fp, r3
 80002aa:	d500      	bpl.n	80002ae <__udivmoddi4+0x3a>
 80002ac:	e074      	b.n	8000398 <__udivmoddi4+0x124>
 80002ae:	4653      	mov	r3, sl
 80002b0:	465a      	mov	r2, fp
 80002b2:	4093      	lsls	r3, r2
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4642      	mov	r2, r8
 80002ba:	4093      	lsls	r3, r2
 80002bc:	001e      	movs	r6, r3
 80002be:	42af      	cmp	r7, r5
 80002c0:	d829      	bhi.n	8000316 <__udivmoddi4+0xa2>
 80002c2:	d026      	beq.n	8000312 <__udivmoddi4+0x9e>
 80002c4:	465b      	mov	r3, fp
 80002c6:	1ba4      	subs	r4, r4, r6
 80002c8:	41bd      	sbcs	r5, r7
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	da00      	bge.n	80002d0 <__udivmoddi4+0x5c>
 80002ce:	e079      	b.n	80003c4 <__udivmoddi4+0x150>
 80002d0:	2200      	movs	r2, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	9200      	str	r2, [sp, #0]
 80002d6:	9301      	str	r3, [sp, #4]
 80002d8:	2301      	movs	r3, #1
 80002da:	465a      	mov	r2, fp
 80002dc:	4093      	lsls	r3, r2
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	2301      	movs	r3, #1
 80002e2:	4642      	mov	r2, r8
 80002e4:	4093      	lsls	r3, r2
 80002e6:	9300      	str	r3, [sp, #0]
 80002e8:	e019      	b.n	800031e <__udivmoddi4+0xaa>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	d9d0      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002ee:	2200      	movs	r2, #0
 80002f0:	2300      	movs	r3, #0
 80002f2:	9200      	str	r2, [sp, #0]
 80002f4:	9301      	str	r3, [sp, #4]
 80002f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <__udivmoddi4+0x8c>
 80002fc:	601c      	str	r4, [r3, #0]
 80002fe:	605d      	str	r5, [r3, #4]
 8000300:	9800      	ldr	r0, [sp, #0]
 8000302:	9901      	ldr	r1, [sp, #4]
 8000304:	b003      	add	sp, #12
 8000306:	bc3c      	pop	{r2, r3, r4, r5}
 8000308:	4690      	mov	r8, r2
 800030a:	4699      	mov	r9, r3
 800030c:	46a2      	mov	sl, r4
 800030e:	46ab      	mov	fp, r5
 8000310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000312:	42a3      	cmp	r3, r4
 8000314:	d9d6      	bls.n	80002c4 <__udivmoddi4+0x50>
 8000316:	2200      	movs	r2, #0
 8000318:	2300      	movs	r3, #0
 800031a:	9200      	str	r2, [sp, #0]
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	4643      	mov	r3, r8
 8000320:	2b00      	cmp	r3, #0
 8000322:	d0e8      	beq.n	80002f6 <__udivmoddi4+0x82>
 8000324:	07fb      	lsls	r3, r7, #31
 8000326:	0872      	lsrs	r2, r6, #1
 8000328:	431a      	orrs	r2, r3
 800032a:	4646      	mov	r6, r8
 800032c:	087b      	lsrs	r3, r7, #1
 800032e:	e00e      	b.n	800034e <__udivmoddi4+0xda>
 8000330:	42ab      	cmp	r3, r5
 8000332:	d101      	bne.n	8000338 <__udivmoddi4+0xc4>
 8000334:	42a2      	cmp	r2, r4
 8000336:	d80c      	bhi.n	8000352 <__udivmoddi4+0xde>
 8000338:	1aa4      	subs	r4, r4, r2
 800033a:	419d      	sbcs	r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	1924      	adds	r4, r4, r4
 8000340:	416d      	adcs	r5, r5
 8000342:	2100      	movs	r1, #0
 8000344:	3e01      	subs	r6, #1
 8000346:	1824      	adds	r4, r4, r0
 8000348:	414d      	adcs	r5, r1
 800034a:	2e00      	cmp	r6, #0
 800034c:	d006      	beq.n	800035c <__udivmoddi4+0xe8>
 800034e:	42ab      	cmp	r3, r5
 8000350:	d9ee      	bls.n	8000330 <__udivmoddi4+0xbc>
 8000352:	3e01      	subs	r6, #1
 8000354:	1924      	adds	r4, r4, r4
 8000356:	416d      	adcs	r5, r5
 8000358:	2e00      	cmp	r6, #0
 800035a:	d1f8      	bne.n	800034e <__udivmoddi4+0xda>
 800035c:	465b      	mov	r3, fp
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	1900      	adds	r0, r0, r4
 8000364:	4169      	adcs	r1, r5
 8000366:	2b00      	cmp	r3, #0
 8000368:	db22      	blt.n	80003b0 <__udivmoddi4+0x13c>
 800036a:	002b      	movs	r3, r5
 800036c:	465a      	mov	r2, fp
 800036e:	40d3      	lsrs	r3, r2
 8000370:	002a      	movs	r2, r5
 8000372:	4644      	mov	r4, r8
 8000374:	40e2      	lsrs	r2, r4
 8000376:	001c      	movs	r4, r3
 8000378:	465b      	mov	r3, fp
 800037a:	0015      	movs	r5, r2
 800037c:	2b00      	cmp	r3, #0
 800037e:	db2c      	blt.n	80003da <__udivmoddi4+0x166>
 8000380:	0026      	movs	r6, r4
 8000382:	409e      	lsls	r6, r3
 8000384:	0033      	movs	r3, r6
 8000386:	0026      	movs	r6, r4
 8000388:	4647      	mov	r7, r8
 800038a:	40be      	lsls	r6, r7
 800038c:	0032      	movs	r2, r6
 800038e:	1a80      	subs	r0, r0, r2
 8000390:	4199      	sbcs	r1, r3
 8000392:	9000      	str	r0, [sp, #0]
 8000394:	9101      	str	r1, [sp, #4]
 8000396:	e7ae      	b.n	80002f6 <__udivmoddi4+0x82>
 8000398:	4642      	mov	r2, r8
 800039a:	2320      	movs	r3, #32
 800039c:	1a9b      	subs	r3, r3, r2
 800039e:	4652      	mov	r2, sl
 80003a0:	40da      	lsrs	r2, r3
 80003a2:	4641      	mov	r1, r8
 80003a4:	0013      	movs	r3, r2
 80003a6:	464a      	mov	r2, r9
 80003a8:	408a      	lsls	r2, r1
 80003aa:	0017      	movs	r7, r2
 80003ac:	431f      	orrs	r7, r3
 80003ae:	e782      	b.n	80002b6 <__udivmoddi4+0x42>
 80003b0:	4642      	mov	r2, r8
 80003b2:	2320      	movs	r3, #32
 80003b4:	1a9b      	subs	r3, r3, r2
 80003b6:	002a      	movs	r2, r5
 80003b8:	4646      	mov	r6, r8
 80003ba:	409a      	lsls	r2, r3
 80003bc:	0023      	movs	r3, r4
 80003be:	40f3      	lsrs	r3, r6
 80003c0:	4313      	orrs	r3, r2
 80003c2:	e7d5      	b.n	8000370 <__udivmoddi4+0xfc>
 80003c4:	4642      	mov	r2, r8
 80003c6:	2320      	movs	r3, #32
 80003c8:	2100      	movs	r1, #0
 80003ca:	1a9b      	subs	r3, r3, r2
 80003cc:	2200      	movs	r2, #0
 80003ce:	9100      	str	r1, [sp, #0]
 80003d0:	9201      	str	r2, [sp, #4]
 80003d2:	2201      	movs	r2, #1
 80003d4:	40da      	lsrs	r2, r3
 80003d6:	9201      	str	r2, [sp, #4]
 80003d8:	e782      	b.n	80002e0 <__udivmoddi4+0x6c>
 80003da:	4642      	mov	r2, r8
 80003dc:	2320      	movs	r3, #32
 80003de:	0026      	movs	r6, r4
 80003e0:	1a9b      	subs	r3, r3, r2
 80003e2:	40de      	lsrs	r6, r3
 80003e4:	002f      	movs	r7, r5
 80003e6:	46b4      	mov	ip, r6
 80003e8:	4097      	lsls	r7, r2
 80003ea:	4666      	mov	r6, ip
 80003ec:	003b      	movs	r3, r7
 80003ee:	4333      	orrs	r3, r6
 80003f0:	e7c9      	b.n	8000386 <__udivmoddi4+0x112>
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	1c08      	adds	r0, r1, #0
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			; (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	; (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000448:	21fa      	movs	r1, #250	; 0xfa
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <HAL_InitTick+0x24>)
{
 800044c:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800044e:	0089      	lsls	r1, r1, #2
{
 8000450:	0004      	movs	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000452:	6818      	ldr	r0, [r3, #0]
 8000454:	f7ff fe62 	bl	800011c <__udivsi3>
 8000458:	f000 f86e 	bl	8000538 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800045c:	2001      	movs	r0, #1
 800045e:	2200      	movs	r2, #0
 8000460:	0021      	movs	r1, r4
 8000462:	4240      	negs	r0, r0
 8000464:	f000 f82e 	bl	80004c4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000468:	2000      	movs	r0, #0
 800046a:	bd10      	pop	{r4, pc}
 800046c:	20000000 	.word	0x20000000

08000470 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000470:	2340      	movs	r3, #64	; 0x40
 8000472:	4a06      	ldr	r2, [pc, #24]	; (800048c <HAL_Init+0x1c>)
{
 8000474:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000476:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000478:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800047a:	430b      	orrs	r3, r1
 800047c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800047e:	f7ff ffe3 	bl	8000448 <HAL_InitTick>
  HAL_MspInit();
 8000482:	f001 fadf 	bl	8001a44 <HAL_MspInit>
}
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	40022000 	.word	0x40022000

08000490 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000490:	4a02      	ldr	r2, [pc, #8]	; (800049c <HAL_IncTick+0xc>)
 8000492:	6813      	ldr	r3, [r2, #0]
 8000494:	3301      	adds	r3, #1
 8000496:	6013      	str	r3, [r2, #0]
}
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	20000020 	.word	0x20000020

080004a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004a0:	4b01      	ldr	r3, [pc, #4]	; (80004a8 <HAL_GetTick+0x8>)
 80004a2:	6818      	ldr	r0, [r3, #0]
}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	20000020 	.word	0x20000020

080004ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80004ac:	b513      	push	{r0, r1, r4, lr}
 80004ae:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 80004b0:	f7ff fff6 	bl	80004a0 <HAL_GetTick>
 80004b4:	0004      	movs	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80004b6:	f7ff fff3 	bl	80004a0 <HAL_GetTick>
 80004ba:	9b01      	ldr	r3, [sp, #4]
 80004bc:	1b00      	subs	r0, r0, r4
 80004be:	4298      	cmp	r0, r3
 80004c0:	d3f9      	bcc.n	80004b6 <HAL_Delay+0xa>
  {
  }
}
 80004c2:	bd13      	pop	{r0, r1, r4, pc}

080004c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004c8:	2800      	cmp	r0, #0
 80004ca:	da14      	bge.n	80004f6 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004cc:	230f      	movs	r3, #15
 80004ce:	b2c0      	uxtb	r0, r0
 80004d0:	4003      	ands	r3, r0
 80004d2:	3b08      	subs	r3, #8
 80004d4:	4a11      	ldr	r2, [pc, #68]	; (800051c <HAL_NVIC_SetPriority+0x58>)
 80004d6:	089b      	lsrs	r3, r3, #2
 80004d8:	009b      	lsls	r3, r3, #2
 80004da:	189b      	adds	r3, r3, r2
 80004dc:	2203      	movs	r2, #3
 80004de:	4010      	ands	r0, r2
 80004e0:	4090      	lsls	r0, r2
 80004e2:	32fc      	adds	r2, #252	; 0xfc
 80004e4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004e6:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004e8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004ea:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ec:	69dc      	ldr	r4, [r3, #28]
 80004ee:	43ac      	bics	r4, r5
 80004f0:	4321      	orrs	r1, r4
 80004f2:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80004f4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004f6:	2503      	movs	r5, #3
 80004f8:	0883      	lsrs	r3, r0, #2
 80004fa:	4028      	ands	r0, r5
 80004fc:	40a8      	lsls	r0, r5
 80004fe:	35fc      	adds	r5, #252	; 0xfc
 8000500:	002e      	movs	r6, r5
 8000502:	4a07      	ldr	r2, [pc, #28]	; (8000520 <HAL_NVIC_SetPriority+0x5c>)
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	189b      	adds	r3, r3, r2
 8000508:	22c0      	movs	r2, #192	; 0xc0
 800050a:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800050c:	4029      	ands	r1, r5
 800050e:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000510:	0092      	lsls	r2, r2, #2
 8000512:	589c      	ldr	r4, [r3, r2]
 8000514:	43b4      	bics	r4, r6
 8000516:	4321      	orrs	r1, r4
 8000518:	5099      	str	r1, [r3, r2]
 800051a:	e7eb      	b.n	80004f4 <HAL_NVIC_SetPriority+0x30>
 800051c:	e000ed00 	.word	0xe000ed00
 8000520:	e000e100 	.word	0xe000e100

08000524 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000524:	231f      	movs	r3, #31
 8000526:	4018      	ands	r0, r3
 8000528:	3b1e      	subs	r3, #30
 800052a:	4083      	lsls	r3, r0
 800052c:	4a01      	ldr	r2, [pc, #4]	; (8000534 <HAL_NVIC_EnableIRQ+0x10>)
 800052e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000530:	4770      	bx	lr
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	e000e100 	.word	0xe000e100

08000538 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000538:	4a09      	ldr	r2, [pc, #36]	; (8000560 <HAL_SYSTICK_Config+0x28>)
 800053a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800053c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800053e:	4293      	cmp	r3, r2
 8000540:	d80d      	bhi.n	800055e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000542:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000544:	4a07      	ldr	r2, [pc, #28]	; (8000564 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000546:	4808      	ldr	r0, [pc, #32]	; (8000568 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000548:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800054a:	6a03      	ldr	r3, [r0, #32]
 800054c:	0609      	lsls	r1, r1, #24
 800054e:	021b      	lsls	r3, r3, #8
 8000550:	0a1b      	lsrs	r3, r3, #8
 8000552:	430b      	orrs	r3, r1
 8000554:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000556:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000558:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800055a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800055c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800055e:	4770      	bx	lr
 8000560:	00ffffff 	.word	0x00ffffff
 8000564:	e000e010 	.word	0xe000e010
 8000568:	e000ed00 	.word	0xe000ed00

0800056c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800056c:	4b05      	ldr	r3, [pc, #20]	; (8000584 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800056e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000570:	2804      	cmp	r0, #4
 8000572:	d102      	bne.n	800057a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000574:	4310      	orrs	r0, r2
 8000576:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000578:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800057a:	2104      	movs	r1, #4
 800057c:	438a      	bics	r2, r1
 800057e:	601a      	str	r2, [r3, #0]
}
 8000580:	e7fa      	b.n	8000578 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	e000e010 	.word	0xe000e010

08000588 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000588:	4770      	bx	lr

0800058a <HAL_SYSTICK_IRQHandler>:
{
 800058a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800058c:	f7ff fffc 	bl	8000588 <HAL_SYSTICK_Callback>
}
 8000590:	bd10      	pop	{r4, pc}
	...

08000594 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000594:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000596:	4a55      	ldr	r2, [pc, #340]	; (80006ec <HAL_GPIO_Init+0x158>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000598:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800059a:	1882      	adds	r2, r0, r2
 800059c:	1e54      	subs	r4, r2, #1
 800059e:	41a2      	sbcs	r2, r4
{
 80005a0:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 80005a2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 80005a4:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80005a6:	3205      	adds	r2, #5
 80005a8:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 80005aa:	9a01      	ldr	r2, [sp, #4]
 80005ac:	40da      	lsrs	r2, r3
 80005ae:	d101      	bne.n	80005b4 <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80005b0:	b005      	add	sp, #20
 80005b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80005b4:	2501      	movs	r5, #1
 80005b6:	409d      	lsls	r5, r3
 80005b8:	9a01      	ldr	r2, [sp, #4]
 80005ba:	402a      	ands	r2, r5
 80005bc:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80005be:	d100      	bne.n	80005c2 <HAL_GPIO_Init+0x2e>
 80005c0:	e091      	b.n	80006e6 <HAL_GPIO_Init+0x152>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80005c2:	684a      	ldr	r2, [r1, #4]
 80005c4:	4694      	mov	ip, r2
 80005c6:	2210      	movs	r2, #16
 80005c8:	4664      	mov	r4, ip
 80005ca:	4394      	bics	r4, r2
 80005cc:	0022      	movs	r2, r4
 80005ce:	3c01      	subs	r4, #1
 80005d0:	2a02      	cmp	r2, #2
 80005d2:	d11f      	bne.n	8000614 <HAL_GPIO_Init+0x80>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80005d4:	2407      	movs	r4, #7
 80005d6:	270f      	movs	r7, #15
 80005d8:	401c      	ands	r4, r3
 80005da:	00a4      	lsls	r4, r4, #2
 80005dc:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3U];
 80005de:	08da      	lsrs	r2, r3, #3
 80005e0:	0092      	lsls	r2, r2, #2
 80005e2:	1882      	adds	r2, r0, r2
 80005e4:	6a16      	ldr	r6, [r2, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80005e6:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80005e8:	690f      	ldr	r7, [r1, #16]
 80005ea:	40a7      	lsls	r7, r4
 80005ec:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 80005ee:	6216      	str	r6, [r2, #32]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80005f0:	2403      	movs	r4, #3
 80005f2:	005e      	lsls	r6, r3, #1
 80005f4:	40b4      	lsls	r4, r6
        temp = GPIOx->OSPEEDR;
 80005f6:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80005f8:	43a2      	bics	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80005fa:	68cc      	ldr	r4, [r1, #12]
 80005fc:	40b4      	lsls	r4, r6
 80005fe:	4322      	orrs	r2, r4
        GPIOx->OSPEEDR = temp;
 8000600:	6082      	str	r2, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000602:	4662      	mov	r2, ip
 8000604:	06d2      	lsls	r2, r2, #27
 8000606:	0fd2      	lsrs	r2, r2, #31
 8000608:	409a      	lsls	r2, r3
        temp= GPIOx->OTYPER;
 800060a:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800060c:	43ac      	bics	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800060e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000610:	6042      	str	r2, [r0, #4]
 8000612:	e001      	b.n	8000618 <HAL_GPIO_Init+0x84>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000614:	2c01      	cmp	r4, #1
 8000616:	d9eb      	bls.n	80005f0 <HAL_GPIO_Init+0x5c>
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000618:	2603      	movs	r6, #3
 800061a:	0034      	movs	r4, r6
 800061c:	005d      	lsls	r5, r3, #1
 800061e:	40ac      	lsls	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000620:	4662      	mov	r2, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000622:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000624:	4032      	ands	r2, r6
 8000626:	40aa      	lsls	r2, r5
      temp = GPIOx->MODER;
 8000628:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800062a:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800062c:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 800062e:	6002      	str	r2, [r0, #0]
      temp = GPIOx->PUPDR;
 8000630:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000632:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8000634:	688a      	ldr	r2, [r1, #8]
 8000636:	40aa      	lsls	r2, r5
 8000638:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800063a:	4662      	mov	r2, ip
      GPIOx->PUPDR = temp;
 800063c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800063e:	00d2      	lsls	r2, r2, #3
 8000640:	d551      	bpl.n	80006e6 <HAL_GPIO_Init+0x152>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000642:	2501      	movs	r5, #1
 8000644:	4c2a      	ldr	r4, [pc, #168]	; (80006f0 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000646:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000648:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800064a:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800064c:	001d      	movs	r5, r3
 800064e:	4035      	ands	r5, r6
 8000650:	00ad      	lsls	r5, r5, #2
 8000652:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000654:	6362      	str	r2, [r4, #52]	; 0x34
 8000656:	4a27      	ldr	r2, [pc, #156]	; (80006f4 <HAL_GPIO_Init+0x160>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8000658:	089c      	lsrs	r4, r3, #2
 800065a:	00a4      	lsls	r4, r4, #2
 800065c:	18a4      	adds	r4, r4, r2
 800065e:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000660:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000662:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000664:	9202      	str	r2, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000666:	05ff      	lsls	r7, r7, #23
 8000668:	2200      	movs	r2, #0
 800066a:	42b8      	cmp	r0, r7
 800066c:	d010      	beq.n	8000690 <HAL_GPIO_Init+0xfc>
 800066e:	4f22      	ldr	r7, [pc, #136]	; (80006f8 <HAL_GPIO_Init+0x164>)
 8000670:	3201      	adds	r2, #1
 8000672:	42b8      	cmp	r0, r7
 8000674:	d00c      	beq.n	8000690 <HAL_GPIO_Init+0xfc>
 8000676:	4f21      	ldr	r7, [pc, #132]	; (80006fc <HAL_GPIO_Init+0x168>)
 8000678:	3201      	adds	r2, #1
 800067a:	42b8      	cmp	r0, r7
 800067c:	d008      	beq.n	8000690 <HAL_GPIO_Init+0xfc>
 800067e:	4f20      	ldr	r7, [pc, #128]	; (8000700 <HAL_GPIO_Init+0x16c>)
 8000680:	0032      	movs	r2, r6
 8000682:	42b8      	cmp	r0, r7
 8000684:	d004      	beq.n	8000690 <HAL_GPIO_Init+0xfc>
 8000686:	4e1f      	ldr	r6, [pc, #124]	; (8000704 <HAL_GPIO_Init+0x170>)
 8000688:	3201      	adds	r2, #1
 800068a:	42b0      	cmp	r0, r6
 800068c:	d000      	beq.n	8000690 <HAL_GPIO_Init+0xfc>
 800068e:	9a03      	ldr	r2, [sp, #12]
 8000690:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000692:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000694:	9d02      	ldr	r5, [sp, #8]
 8000696:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000698:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 800069a:	4a1b      	ldr	r2, [pc, #108]	; (8000708 <HAL_GPIO_Init+0x174>)
        temp &= ~((uint32_t)iocurrent);
 800069c:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 800069e:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 80006a0:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 80006a2:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80006a4:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006a6:	03ff      	lsls	r7, r7, #15
 80006a8:	d401      	bmi.n	80006ae <HAL_GPIO_Init+0x11a>
        temp &= ~((uint32_t)iocurrent);
 80006aa:	0035      	movs	r5, r6
 80006ac:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006ae:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 80006b0:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80006b2:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80006b4:	9d00      	ldr	r5, [sp, #0]
 80006b6:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006b8:	03bf      	lsls	r7, r7, #14
 80006ba:	d401      	bmi.n	80006c0 <HAL_GPIO_Init+0x12c>
        temp &= ~((uint32_t)iocurrent);
 80006bc:	0035      	movs	r5, r6
 80006be:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006c0:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 80006c2:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80006c4:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80006c6:	9d00      	ldr	r5, [sp, #0]
 80006c8:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006ca:	02ff      	lsls	r7, r7, #11
 80006cc:	d401      	bmi.n	80006d2 <HAL_GPIO_Init+0x13e>
        temp &= ~((uint32_t)iocurrent);
 80006ce:	0035      	movs	r5, r6
 80006d0:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006d2:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 80006d4:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80006d6:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 80006d8:	9e00      	ldr	r6, [sp, #0]
 80006da:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006dc:	02bf      	lsls	r7, r7, #10
 80006de:	d401      	bmi.n	80006e4 <HAL_GPIO_Init+0x150>
        temp &= ~((uint32_t)iocurrent);
 80006e0:	4025      	ands	r5, r4
 80006e2:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80006e4:	60d6      	str	r6, [r2, #12]
    position++;
 80006e6:	3301      	adds	r3, #1
 80006e8:	e75f      	b.n	80005aa <HAL_GPIO_Init+0x16>
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	afffe400 	.word	0xafffe400
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40010000 	.word	0x40010000
 80006f8:	50000400 	.word	0x50000400
 80006fc:	50000800 	.word	0x50000800
 8000700:	50000c00 	.word	0x50000c00
 8000704:	50001000 	.word	0x50001000
 8000708:	40010400 	.word	0x40010400

0800070c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 800070c:	2a00      	cmp	r2, #0
 800070e:	d001      	beq.n	8000714 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000710:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000712:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000714:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000716:	e7fc      	b.n	8000712 <HAL_GPIO_WritePin+0x6>

08000718 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000718:	6943      	ldr	r3, [r0, #20]
 800071a:	4059      	eors	r1, r3
 800071c:	6141      	str	r1, [r0, #20]
}
 800071e:	4770      	bx	lr

08000720 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000720:	4b04      	ldr	r3, [pc, #16]	; (8000734 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8000722:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000724:	695a      	ldr	r2, [r3, #20]
 8000726:	4210      	tst	r0, r2
 8000728:	d002      	beq.n	8000730 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800072a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800072c:	f001 f970 	bl	8001a10 <HAL_GPIO_EXTI_Callback>
  }
}
 8000730:	bd10      	pop	{r4, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	40010400 	.word	0x40010400

08000738 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000738:	22f0      	movs	r2, #240	; 0xf0
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <RCC_SetFlashLatencyFromMSIRange+0x60>)
{
 800073c:	b530      	push	{r4, r5, lr}
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800073e:	68d9      	ldr	r1, [r3, #12]
 8000740:	4211      	tst	r1, r2
 8000742:	d00b      	beq.n	800075c <RCC_SetFlashLatencyFromMSIRange+0x24>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000744:	2300      	movs	r3, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8000746:	2101      	movs	r1, #1
 8000748:	4814      	ldr	r0, [pc, #80]	; (800079c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800074a:	6802      	ldr	r2, [r0, #0]
 800074c:	438a      	bics	r2, r1
 800074e:	431a      	orrs	r2, r3
 8000750:	6002      	str	r2, [r0, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8000752:	6800      	ldr	r0, [r0, #0]
 8000754:	4008      	ands	r0, r1
 8000756:	4058      	eors	r0, r3
 8000758:	4008      	ands	r0, r1
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 800075a:	bd30      	pop	{r4, r5, pc}
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800075c:	2180      	movs	r1, #128	; 0x80
 800075e:	22c0      	movs	r2, #192	; 0xc0
 8000760:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8000762:	0549      	lsls	r1, r1, #21
 8000764:	4c0e      	ldr	r4, [pc, #56]	; (80007a0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8000766:	0152      	lsls	r2, r2, #5
 8000768:	420d      	tst	r5, r1
 800076a:	d00a      	beq.n	8000782 <RCC_SetFlashLatencyFromMSIRange+0x4a>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800076c:	6823      	ldr	r3, [r4, #0]
 800076e:	401a      	ands	r2, r3
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8000770:	23c0      	movs	r3, #192	; 0xc0
 8000772:	015b      	lsls	r3, r3, #5
 8000774:	429a      	cmp	r2, r3
 8000776:	d1e5      	bne.n	8000744 <RCC_SetFlashLatencyFromMSIRange+0xc>
 8000778:	4b0a      	ldr	r3, [pc, #40]	; (80007a4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800077a:	18c0      	adds	r0, r0, r3
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800077c:	4243      	negs	r3, r0
 800077e:	4143      	adcs	r3, r0
 8000780:	e7e1      	b.n	8000746 <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000782:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8000784:	4329      	orrs	r1, r5
 8000786:	6399      	str	r1, [r3, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000788:	6821      	ldr	r1, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 800078a:	4c07      	ldr	r4, [pc, #28]	; (80007a8 <RCC_SetFlashLatencyFromMSIRange+0x70>)
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800078c:	400a      	ands	r2, r1
      __HAL_RCC_PWR_CLK_DISABLE();
 800078e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000790:	4021      	ands	r1, r4
 8000792:	6399      	str	r1, [r3, #56]	; 0x38
 8000794:	e7ec      	b.n	8000770 <RCC_SetFlashLatencyFromMSIRange+0x38>
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	40021000 	.word	0x40021000
 800079c:	40022000 	.word	0x40022000
 80007a0:	40007000 	.word	0x40007000
 80007a4:	ffff4000 	.word	0xffff4000
 80007a8:	efffffff 	.word	0xefffffff

080007ac <HAL_RCC_OscConfig>:
{
 80007ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007ae:	6803      	ldr	r3, [r0, #0]
{
 80007b0:	b085      	sub	sp, #20
 80007b2:	0004      	movs	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007b4:	07db      	lsls	r3, r3, #31
 80007b6:	d44e      	bmi.n	8000856 <HAL_RCC_OscConfig+0xaa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007b8:	6823      	ldr	r3, [r4, #0]
 80007ba:	079b      	lsls	r3, r3, #30
 80007bc:	d500      	bpl.n	80007c0 <HAL_RCC_OscConfig+0x14>
 80007be:	e09f      	b.n	8000900 <HAL_RCC_OscConfig+0x154>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80007c0:	6823      	ldr	r3, [r4, #0]
 80007c2:	06db      	lsls	r3, r3, #27
 80007c4:	d535      	bpl.n	8000832 <HAL_RCC_OscConfig+0x86>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80007c6:	230c      	movs	r3, #12
 80007c8:	4dbc      	ldr	r5, [pc, #752]	; (8000abc <HAL_RCC_OscConfig+0x310>)
 80007ca:	68ea      	ldr	r2, [r5, #12]
 80007cc:	421a      	tst	r2, r3
 80007ce:	d000      	beq.n	80007d2 <HAL_RCC_OscConfig+0x26>
 80007d0:	e0e9      	b.n	80009a6 <HAL_RCC_OscConfig+0x1fa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80007d2:	682b      	ldr	r3, [r5, #0]
 80007d4:	059b      	lsls	r3, r3, #22
 80007d6:	d502      	bpl.n	80007de <HAL_RCC_OscConfig+0x32>
 80007d8:	69e3      	ldr	r3, [r4, #28]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d050      	beq.n	8000880 <HAL_RCC_OscConfig+0xd4>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80007de:	22e0      	movs	r2, #224	; 0xe0
 80007e0:	686b      	ldr	r3, [r5, #4]
 80007e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80007e4:	0212      	lsls	r2, r2, #8
 80007e6:	4013      	ands	r3, r2
 80007e8:	4298      	cmp	r0, r3
 80007ea:	d800      	bhi.n	80007ee <HAL_RCC_OscConfig+0x42>
 80007ec:	e0c9      	b.n	8000982 <HAL_RCC_OscConfig+0x1d6>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80007ee:	f7ff ffa3 	bl	8000738 <RCC_SetFlashLatencyFromMSIRange>
 80007f2:	2800      	cmp	r0, #0
 80007f4:	d144      	bne.n	8000880 <HAL_RCC_OscConfig+0xd4>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80007f6:	686b      	ldr	r3, [r5, #4]
 80007f8:	4ab1      	ldr	r2, [pc, #708]	; (8000ac0 <HAL_RCC_OscConfig+0x314>)
 80007fa:	4013      	ands	r3, r2
 80007fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80007fe:	4313      	orrs	r3, r2
 8000800:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000802:	686a      	ldr	r2, [r5, #4]
 8000804:	6a23      	ldr	r3, [r4, #32]
 8000806:	0212      	lsls	r2, r2, #8
 8000808:	061b      	lsls	r3, r3, #24
 800080a:	0a12      	lsrs	r2, r2, #8
 800080c:	4313      	orrs	r3, r2
 800080e:	606b      	str	r3, [r5, #4]
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000810:	6a63      	ldr	r3, [r4, #36]	; 0x24
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000812:	68ea      	ldr	r2, [r5, #12]
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000814:	0b59      	lsrs	r1, r3, #13
 8000816:	2380      	movs	r3, #128	; 0x80
 8000818:	3101      	adds	r1, #1
 800081a:	021b      	lsls	r3, r3, #8
 800081c:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 800081e:	0612      	lsls	r2, r2, #24
 8000820:	49a8      	ldr	r1, [pc, #672]	; (8000ac4 <HAL_RCC_OscConfig+0x318>)
 8000822:	0f12      	lsrs	r2, r2, #28
 8000824:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000826:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000828:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 800082a:	4aa7      	ldr	r2, [pc, #668]	; (8000ac8 <HAL_RCC_OscConfig+0x31c>)
 800082c:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 800082e:	f7ff fe0b 	bl	8000448 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000832:	6823      	ldr	r3, [r4, #0]
 8000834:	071b      	lsls	r3, r3, #28
 8000836:	d500      	bpl.n	800083a <HAL_RCC_OscConfig+0x8e>
 8000838:	e0ec      	b.n	8000a14 <HAL_RCC_OscConfig+0x268>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800083a:	6823      	ldr	r3, [r4, #0]
 800083c:	075b      	lsls	r3, r3, #29
 800083e:	d500      	bpl.n	8000842 <HAL_RCC_OscConfig+0x96>
 8000840:	e10f      	b.n	8000a62 <HAL_RCC_OscConfig+0x2b6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000842:	6823      	ldr	r3, [r4, #0]
 8000844:	069b      	lsls	r3, r3, #26
 8000846:	d500      	bpl.n	800084a <HAL_RCC_OscConfig+0x9e>
 8000848:	e190      	b.n	8000b6c <HAL_RCC_OscConfig+0x3c0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800084a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800084c:	2900      	cmp	r1, #0
 800084e:	d000      	beq.n	8000852 <HAL_RCC_OscConfig+0xa6>
 8000850:	e1c0      	b.n	8000bd4 <HAL_RCC_OscConfig+0x428>
  return HAL_OK;
 8000852:	2000      	movs	r0, #0
 8000854:	e015      	b.n	8000882 <HAL_RCC_OscConfig+0xd6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000856:	210c      	movs	r1, #12
 8000858:	4d98      	ldr	r5, [pc, #608]	; (8000abc <HAL_RCC_OscConfig+0x310>)
 800085a:	68eb      	ldr	r3, [r5, #12]
 800085c:	400b      	ands	r3, r1
 800085e:	2b08      	cmp	r3, #8
 8000860:	d008      	beq.n	8000874 <HAL_RCC_OscConfig+0xc8>
 8000862:	2380      	movs	r3, #128	; 0x80
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000864:	68ea      	ldr	r2, [r5, #12]
 8000866:	025b      	lsls	r3, r3, #9
 8000868:	400a      	ands	r2, r1
 800086a:	428a      	cmp	r2, r1
 800086c:	d10b      	bne.n	8000886 <HAL_RCC_OscConfig+0xda>
 800086e:	68ea      	ldr	r2, [r5, #12]
 8000870:	421a      	tst	r2, r3
 8000872:	d008      	beq.n	8000886 <HAL_RCC_OscConfig+0xda>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000874:	682b      	ldr	r3, [r5, #0]
 8000876:	039b      	lsls	r3, r3, #14
 8000878:	d59e      	bpl.n	80007b8 <HAL_RCC_OscConfig+0xc>
 800087a:	6863      	ldr	r3, [r4, #4]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d19b      	bne.n	80007b8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000880:	2001      	movs	r0, #1
}
 8000882:	b005      	add	sp, #20
 8000884:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000886:	6862      	ldr	r2, [r4, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	d112      	bne.n	80008b2 <HAL_RCC_OscConfig+0x106>
 800088c:	682a      	ldr	r2, [r5, #0]
 800088e:	4313      	orrs	r3, r2
 8000890:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000892:	f7ff fe05 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000896:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000898:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800089a:	02b6      	lsls	r6, r6, #10
 800089c:	682b      	ldr	r3, [r5, #0]
 800089e:	4233      	tst	r3, r6
 80008a0:	d000      	beq.n	80008a4 <HAL_RCC_OscConfig+0xf8>
 80008a2:	e789      	b.n	80007b8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008a4:	f7ff fdfc 	bl	80004a0 <HAL_GetTick>
 80008a8:	1bc0      	subs	r0, r0, r7
 80008aa:	2864      	cmp	r0, #100	; 0x64
 80008ac:	d9f6      	bls.n	800089c <HAL_RCC_OscConfig+0xf0>
            return HAL_TIMEOUT;
 80008ae:	2003      	movs	r0, #3
 80008b0:	e7e7      	b.n	8000882 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b2:	21a0      	movs	r1, #160	; 0xa0
 80008b4:	02c9      	lsls	r1, r1, #11
 80008b6:	428a      	cmp	r2, r1
 80008b8:	d105      	bne.n	80008c6 <HAL_RCC_OscConfig+0x11a>
 80008ba:	2280      	movs	r2, #128	; 0x80
 80008bc:	6829      	ldr	r1, [r5, #0]
 80008be:	02d2      	lsls	r2, r2, #11
 80008c0:	430a      	orrs	r2, r1
 80008c2:	602a      	str	r2, [r5, #0]
 80008c4:	e7e2      	b.n	800088c <HAL_RCC_OscConfig+0xe0>
 80008c6:	6829      	ldr	r1, [r5, #0]
 80008c8:	4880      	ldr	r0, [pc, #512]	; (8000acc <HAL_RCC_OscConfig+0x320>)
 80008ca:	4001      	ands	r1, r0
 80008cc:	6029      	str	r1, [r5, #0]
 80008ce:	6829      	ldr	r1, [r5, #0]
 80008d0:	400b      	ands	r3, r1
 80008d2:	9303      	str	r3, [sp, #12]
 80008d4:	9b03      	ldr	r3, [sp, #12]
 80008d6:	497e      	ldr	r1, [pc, #504]	; (8000ad0 <HAL_RCC_OscConfig+0x324>)
 80008d8:	682b      	ldr	r3, [r5, #0]
 80008da:	400b      	ands	r3, r1
 80008dc:	602b      	str	r3, [r5, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008de:	2a00      	cmp	r2, #0
 80008e0:	d1d7      	bne.n	8000892 <HAL_RCC_OscConfig+0xe6>
        tickstart = HAL_GetTick();
 80008e2:	f7ff fddd 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008e6:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80008e8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008ea:	02b6      	lsls	r6, r6, #10
 80008ec:	682b      	ldr	r3, [r5, #0]
 80008ee:	4233      	tst	r3, r6
 80008f0:	d100      	bne.n	80008f4 <HAL_RCC_OscConfig+0x148>
 80008f2:	e761      	b.n	80007b8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008f4:	f7ff fdd4 	bl	80004a0 <HAL_GetTick>
 80008f8:	1bc0      	subs	r0, r0, r7
 80008fa:	2864      	cmp	r0, #100	; 0x64
 80008fc:	d9f6      	bls.n	80008ec <HAL_RCC_OscConfig+0x140>
 80008fe:	e7d6      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000900:	210c      	movs	r1, #12
 8000902:	4d6e      	ldr	r5, [pc, #440]	; (8000abc <HAL_RCC_OscConfig+0x310>)
 8000904:	68ea      	ldr	r2, [r5, #12]
 8000906:	400a      	ands	r2, r1
 8000908:	2a04      	cmp	r2, #4
 800090a:	d006      	beq.n	800091a <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800090c:	68eb      	ldr	r3, [r5, #12]
 800090e:	400b      	ands	r3, r1
 8000910:	428b      	cmp	r3, r1
 8000912:	d110      	bne.n	8000936 <HAL_RCC_OscConfig+0x18a>
 8000914:	68eb      	ldr	r3, [r5, #12]
 8000916:	03db      	lsls	r3, r3, #15
 8000918:	d40d      	bmi.n	8000936 <HAL_RCC_OscConfig+0x18a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800091a:	682b      	ldr	r3, [r5, #0]
 800091c:	075b      	lsls	r3, r3, #29
 800091e:	d502      	bpl.n	8000926 <HAL_RCC_OscConfig+0x17a>
 8000920:	68e3      	ldr	r3, [r4, #12]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d1ac      	bne.n	8000880 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000926:	686a      	ldr	r2, [r5, #4]
 8000928:	6923      	ldr	r3, [r4, #16]
 800092a:	496a      	ldr	r1, [pc, #424]	; (8000ad4 <HAL_RCC_OscConfig+0x328>)
 800092c:	021b      	lsls	r3, r3, #8
 800092e:	400a      	ands	r2, r1
 8000930:	4313      	orrs	r3, r2
 8000932:	606b      	str	r3, [r5, #4]
 8000934:	e744      	b.n	80007c0 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000936:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000938:	682b      	ldr	r3, [r5, #0]
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800093a:	2a00      	cmp	r2, #0
 800093c:	d010      	beq.n	8000960 <HAL_RCC_OscConfig+0x1b4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800093e:	2109      	movs	r1, #9
 8000940:	438b      	bics	r3, r1
 8000942:	4313      	orrs	r3, r2
 8000944:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000946:	f7ff fdab 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800094a:	2604      	movs	r6, #4
        tickstart = HAL_GetTick();
 800094c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800094e:	682b      	ldr	r3, [r5, #0]
 8000950:	4233      	tst	r3, r6
 8000952:	d1e8      	bne.n	8000926 <HAL_RCC_OscConfig+0x17a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000954:	f7ff fda4 	bl	80004a0 <HAL_GetTick>
 8000958:	1bc0      	subs	r0, r0, r7
 800095a:	2802      	cmp	r0, #2
 800095c:	d9f7      	bls.n	800094e <HAL_RCC_OscConfig+0x1a2>
 800095e:	e7a6      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_HSI_DISABLE();
 8000960:	2201      	movs	r2, #1
 8000962:	4393      	bics	r3, r2
 8000964:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000966:	f7ff fd9b 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800096a:	2604      	movs	r6, #4
        tickstart = HAL_GetTick();
 800096c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800096e:	682b      	ldr	r3, [r5, #0]
 8000970:	4233      	tst	r3, r6
 8000972:	d100      	bne.n	8000976 <HAL_RCC_OscConfig+0x1ca>
 8000974:	e724      	b.n	80007c0 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000976:	f7ff fd93 	bl	80004a0 <HAL_GetTick>
 800097a:	1bc0      	subs	r0, r0, r7
 800097c:	2802      	cmp	r0, #2
 800097e:	d9f6      	bls.n	800096e <HAL_RCC_OscConfig+0x1c2>
 8000980:	e795      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000982:	686b      	ldr	r3, [r5, #4]
 8000984:	4a4e      	ldr	r2, [pc, #312]	; (8000ac0 <HAL_RCC_OscConfig+0x314>)
 8000986:	4013      	ands	r3, r2
 8000988:	4303      	orrs	r3, r0
 800098a:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800098c:	686a      	ldr	r2, [r5, #4]
 800098e:	6a23      	ldr	r3, [r4, #32]
 8000990:	0212      	lsls	r2, r2, #8
 8000992:	061b      	lsls	r3, r3, #24
 8000994:	0a12      	lsrs	r2, r2, #8
 8000996:	4313      	orrs	r3, r2
 8000998:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800099a:	f7ff fecd 	bl	8000738 <RCC_SetFlashLatencyFromMSIRange>
 800099e:	2800      	cmp	r0, #0
 80009a0:	d100      	bne.n	80009a4 <HAL_RCC_OscConfig+0x1f8>
 80009a2:	e735      	b.n	8000810 <HAL_RCC_OscConfig+0x64>
 80009a4:	e76c      	b.n	8000880 <HAL_RCC_OscConfig+0xd4>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80009a6:	69e3      	ldr	r3, [r4, #28]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d020      	beq.n	80009ee <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_MSI_ENABLE();
 80009ac:	2380      	movs	r3, #128	; 0x80
 80009ae:	682a      	ldr	r2, [r5, #0]
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	4313      	orrs	r3, r2
 80009b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80009b6:	f7ff fd73 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80009ba:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80009bc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80009be:	00b6      	lsls	r6, r6, #2
 80009c0:	682b      	ldr	r3, [r5, #0]
 80009c2:	4233      	tst	r3, r6
 80009c4:	d00d      	beq.n	80009e2 <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009c6:	686b      	ldr	r3, [r5, #4]
 80009c8:	4a3d      	ldr	r2, [pc, #244]	; (8000ac0 <HAL_RCC_OscConfig+0x314>)
 80009ca:	4013      	ands	r3, r2
 80009cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80009ce:	4313      	orrs	r3, r2
 80009d0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009d2:	686a      	ldr	r2, [r5, #4]
 80009d4:	6a23      	ldr	r3, [r4, #32]
 80009d6:	0212      	lsls	r2, r2, #8
 80009d8:	061b      	lsls	r3, r3, #24
 80009da:	0a12      	lsrs	r2, r2, #8
 80009dc:	4313      	orrs	r3, r2
 80009de:	606b      	str	r3, [r5, #4]
 80009e0:	e727      	b.n	8000832 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80009e2:	f7ff fd5d 	bl	80004a0 <HAL_GetTick>
 80009e6:	1bc0      	subs	r0, r0, r7
 80009e8:	2802      	cmp	r0, #2
 80009ea:	d9e9      	bls.n	80009c0 <HAL_RCC_OscConfig+0x214>
 80009ec:	e75f      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_MSI_DISABLE();
 80009ee:	682b      	ldr	r3, [r5, #0]
 80009f0:	4a39      	ldr	r2, [pc, #228]	; (8000ad8 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80009f2:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_MSI_DISABLE();
 80009f4:	4013      	ands	r3, r2
 80009f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80009f8:	f7ff fd52 	bl	80004a0 <HAL_GetTick>
 80009fc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80009fe:	00b6      	lsls	r6, r6, #2
 8000a00:	682b      	ldr	r3, [r5, #0]
 8000a02:	4233      	tst	r3, r6
 8000a04:	d100      	bne.n	8000a08 <HAL_RCC_OscConfig+0x25c>
 8000a06:	e714      	b.n	8000832 <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a08:	f7ff fd4a 	bl	80004a0 <HAL_GetTick>
 8000a0c:	1bc0      	subs	r0, r0, r7
 8000a0e:	2802      	cmp	r0, #2
 8000a10:	d9f6      	bls.n	8000a00 <HAL_RCC_OscConfig+0x254>
 8000a12:	e74c      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a14:	6962      	ldr	r2, [r4, #20]
 8000a16:	2301      	movs	r3, #1
 8000a18:	4d28      	ldr	r5, [pc, #160]	; (8000abc <HAL_RCC_OscConfig+0x310>)
 8000a1a:	2a00      	cmp	r2, #0
 8000a1c:	d010      	beq.n	8000a40 <HAL_RCC_OscConfig+0x294>
      __HAL_RCC_LSI_ENABLE();
 8000a1e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a20:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000a22:	4313      	orrs	r3, r2
 8000a24:	652b      	str	r3, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000a26:	f7ff fd3b 	bl	80004a0 <HAL_GetTick>
 8000a2a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a2c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000a2e:	4233      	tst	r3, r6
 8000a30:	d000      	beq.n	8000a34 <HAL_RCC_OscConfig+0x288>
 8000a32:	e702      	b.n	800083a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a34:	f7ff fd34 	bl	80004a0 <HAL_GetTick>
 8000a38:	1bc0      	subs	r0, r0, r7
 8000a3a:	2802      	cmp	r0, #2
 8000a3c:	d9f6      	bls.n	8000a2c <HAL_RCC_OscConfig+0x280>
 8000a3e:	e736      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
      __HAL_RCC_LSI_DISABLE();
 8000a40:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a42:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000a44:	439a      	bics	r2, r3
 8000a46:	652a      	str	r2, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000a48:	f7ff fd2a 	bl	80004a0 <HAL_GetTick>
 8000a4c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a4e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000a50:	4233      	tst	r3, r6
 8000a52:	d100      	bne.n	8000a56 <HAL_RCC_OscConfig+0x2aa>
 8000a54:	e6f1      	b.n	800083a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a56:	f7ff fd23 	bl	80004a0 <HAL_GetTick>
 8000a5a:	1bc0      	subs	r0, r0, r7
 8000a5c:	2802      	cmp	r0, #2
 8000a5e:	d9f6      	bls.n	8000a4e <HAL_RCC_OscConfig+0x2a2>
 8000a60:	e725      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a62:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000a64:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a66:	4d15      	ldr	r5, [pc, #84]	; (8000abc <HAL_RCC_OscConfig+0x310>)
 8000a68:	055b      	lsls	r3, r3, #21
 8000a6a:	6baa      	ldr	r2, [r5, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8000a6c:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a6e:	421a      	tst	r2, r3
 8000a70:	d104      	bne.n	8000a7c <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a72:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000a74:	4313      	orrs	r3, r2
 8000a76:	63ab      	str	r3, [r5, #56]	; 0x38
      pwrclkchanged = SET;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a7c:	2780      	movs	r7, #128	; 0x80
 8000a7e:	4e17      	ldr	r6, [pc, #92]	; (8000adc <HAL_RCC_OscConfig+0x330>)
 8000a80:	007f      	lsls	r7, r7, #1
 8000a82:	6833      	ldr	r3, [r6, #0]
 8000a84:	423b      	tst	r3, r7
 8000a86:	d008      	beq.n	8000a9a <HAL_RCC_OscConfig+0x2ee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	68a3      	ldr	r3, [r4, #8]
 8000a8c:	0052      	lsls	r2, r2, #1
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d126      	bne.n	8000ae0 <HAL_RCC_OscConfig+0x334>
 8000a92:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8000a94:	4313      	orrs	r3, r2
 8000a96:	652b      	str	r3, [r5, #80]	; 0x50
 8000a98:	e047      	b.n	8000b2a <HAL_RCC_OscConfig+0x37e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a9a:	6833      	ldr	r3, [r6, #0]
 8000a9c:	433b      	orrs	r3, r7
 8000a9e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000aa0:	f7ff fcfe 	bl	80004a0 <HAL_GetTick>
 8000aa4:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aa6:	6833      	ldr	r3, [r6, #0]
 8000aa8:	423b      	tst	r3, r7
 8000aaa:	d1ed      	bne.n	8000a88 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000aac:	f7ff fcf8 	bl	80004a0 <HAL_GetTick>
 8000ab0:	9b01      	ldr	r3, [sp, #4]
 8000ab2:	1ac0      	subs	r0, r0, r3
 8000ab4:	2864      	cmp	r0, #100	; 0x64
 8000ab6:	d9f6      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x2fa>
 8000ab8:	e6f9      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	ffff1fff 	.word	0xffff1fff
 8000ac4:	08001c81 	.word	0x08001c81
 8000ac8:	20000000 	.word	0x20000000
 8000acc:	fffeffff 	.word	0xfffeffff
 8000ad0:	fffbffff 	.word	0xfffbffff
 8000ad4:	ffffe0ff 	.word	0xffffe0ff
 8000ad8:	fffffeff 	.word	0xfffffeff
 8000adc:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d116      	bne.n	8000b12 <HAL_RCC_OscConfig+0x366>
 8000ae4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000ae6:	4a60      	ldr	r2, [pc, #384]	; (8000c68 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ae8:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000aea:	4013      	ands	r3, r2
 8000aec:	652b      	str	r3, [r5, #80]	; 0x50
 8000aee:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000af0:	4a5e      	ldr	r2, [pc, #376]	; (8000c6c <HAL_RCC_OscConfig+0x4c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000af2:	00bf      	lsls	r7, r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000af4:	4013      	ands	r3, r2
 8000af6:	652b      	str	r3, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000af8:	f7ff fcd2 	bl	80004a0 <HAL_GetTick>
 8000afc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000afe:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000b00:	423b      	tst	r3, r7
 8000b02:	d02a      	beq.n	8000b5a <HAL_RCC_OscConfig+0x3ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b04:	f7ff fccc 	bl	80004a0 <HAL_GetTick>
 8000b08:	4b59      	ldr	r3, [pc, #356]	; (8000c70 <HAL_RCC_OscConfig+0x4c4>)
 8000b0a:	1b80      	subs	r0, r0, r6
 8000b0c:	4298      	cmp	r0, r3
 8000b0e:	d9f6      	bls.n	8000afe <HAL_RCC_OscConfig+0x352>
 8000b10:	e6cd      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b12:	21a0      	movs	r1, #160	; 0xa0
 8000b14:	00c9      	lsls	r1, r1, #3
 8000b16:	428b      	cmp	r3, r1
 8000b18:	d10d      	bne.n	8000b36 <HAL_RCC_OscConfig+0x38a>
 8000b1a:	2380      	movs	r3, #128	; 0x80
 8000b1c:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8000b1e:	00db      	lsls	r3, r3, #3
 8000b20:	430b      	orrs	r3, r1
 8000b22:	652b      	str	r3, [r5, #80]	; 0x50
 8000b24:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000b26:	431a      	orrs	r2, r3
 8000b28:	652a      	str	r2, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000b2a:	f7ff fcb9 	bl	80004a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b2e:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 8000b30:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b32:	00bf      	lsls	r7, r7, #2
 8000b34:	e00e      	b.n	8000b54 <HAL_RCC_OscConfig+0x3a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b36:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000b38:	4a4b      	ldr	r2, [pc, #300]	; (8000c68 <HAL_RCC_OscConfig+0x4bc>)
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	652b      	str	r3, [r5, #80]	; 0x50
 8000b3e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000b40:	4a4a      	ldr	r2, [pc, #296]	; (8000c6c <HAL_RCC_OscConfig+0x4c0>)
 8000b42:	4013      	ands	r3, r2
 8000b44:	e7a7      	b.n	8000a96 <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b46:	f7ff fcab 	bl	80004a0 <HAL_GetTick>
 8000b4a:	4b49      	ldr	r3, [pc, #292]	; (8000c70 <HAL_RCC_OscConfig+0x4c4>)
 8000b4c:	1b80      	subs	r0, r0, r6
 8000b4e:	4298      	cmp	r0, r3
 8000b50:	d900      	bls.n	8000b54 <HAL_RCC_OscConfig+0x3a8>
 8000b52:	e6ac      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b54:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000b56:	423b      	tst	r3, r7
 8000b58:	d0f5      	beq.n	8000b46 <HAL_RCC_OscConfig+0x39a>
    if(pwrclkchanged == SET)
 8000b5a:	9b00      	ldr	r3, [sp, #0]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d000      	beq.n	8000b62 <HAL_RCC_OscConfig+0x3b6>
 8000b60:	e66f      	b.n	8000842 <HAL_RCC_OscConfig+0x96>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b62:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000b64:	4a43      	ldr	r2, [pc, #268]	; (8000c74 <HAL_RCC_OscConfig+0x4c8>)
 8000b66:	4013      	ands	r3, r2
 8000b68:	63ab      	str	r3, [r5, #56]	; 0x38
 8000b6a:	e66a      	b.n	8000842 <HAL_RCC_OscConfig+0x96>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000b6c:	69a1      	ldr	r1, [r4, #24]
 8000b6e:	2301      	movs	r3, #1
 8000b70:	4d41      	ldr	r5, [pc, #260]	; (8000c78 <HAL_RCC_OscConfig+0x4cc>)
 8000b72:	4a42      	ldr	r2, [pc, #264]	; (8000c7c <HAL_RCC_OscConfig+0x4d0>)
 8000b74:	2900      	cmp	r1, #0
 8000b76:	d018      	beq.n	8000baa <HAL_RCC_OscConfig+0x3fe>
        __HAL_RCC_HSI48_ENABLE();
 8000b78:	68a9      	ldr	r1, [r5, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000b7a:	2602      	movs	r6, #2
        __HAL_RCC_HSI48_ENABLE();
 8000b7c:	4319      	orrs	r1, r3
 8000b7e:	60a9      	str	r1, [r5, #8]
 8000b80:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8000b82:	430b      	orrs	r3, r1
 8000b84:	636b      	str	r3, [r5, #52]	; 0x34
 8000b86:	2380      	movs	r3, #128	; 0x80
 8000b88:	6a11      	ldr	r1, [r2, #32]
 8000b8a:	019b      	lsls	r3, r3, #6
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000b90:	f7ff fc86 	bl	80004a0 <HAL_GetTick>
 8000b94:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000b96:	68ab      	ldr	r3, [r5, #8]
 8000b98:	4233      	tst	r3, r6
 8000b9a:	d000      	beq.n	8000b9e <HAL_RCC_OscConfig+0x3f2>
 8000b9c:	e655      	b.n	800084a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000b9e:	f7ff fc7f 	bl	80004a0 <HAL_GetTick>
 8000ba2:	1bc0      	subs	r0, r0, r7
 8000ba4:	2802      	cmp	r0, #2
 8000ba6:	d9f6      	bls.n	8000b96 <HAL_RCC_OscConfig+0x3ea>
 8000ba8:	e681      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_HSI48_DISABLE();
 8000baa:	68a9      	ldr	r1, [r5, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000bac:	2602      	movs	r6, #2
        __HAL_RCC_HSI48_DISABLE();
 8000bae:	4399      	bics	r1, r3
 8000bb0:	60a9      	str	r1, [r5, #8]
 8000bb2:	6a13      	ldr	r3, [r2, #32]
 8000bb4:	4932      	ldr	r1, [pc, #200]	; (8000c80 <HAL_RCC_OscConfig+0x4d4>)
 8000bb6:	400b      	ands	r3, r1
 8000bb8:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000bba:	f7ff fc71 	bl	80004a0 <HAL_GetTick>
 8000bbe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000bc0:	68ab      	ldr	r3, [r5, #8]
 8000bc2:	4233      	tst	r3, r6
 8000bc4:	d100      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x41c>
 8000bc6:	e640      	b.n	800084a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000bc8:	f7ff fc6a 	bl	80004a0 <HAL_GetTick>
 8000bcc:	1bc0      	subs	r0, r0, r7
 8000bce:	2802      	cmp	r0, #2
 8000bd0:	d9f6      	bls.n	8000bc0 <HAL_RCC_OscConfig+0x414>
 8000bd2:	e66c      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bd4:	220c      	movs	r2, #12
 8000bd6:	4d28      	ldr	r5, [pc, #160]	; (8000c78 <HAL_RCC_OscConfig+0x4cc>)
      return HAL_ERROR;
 8000bd8:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bda:	68eb      	ldr	r3, [r5, #12]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d100      	bne.n	8000be4 <HAL_RCC_OscConfig+0x438>
 8000be2:	e64e      	b.n	8000882 <HAL_RCC_OscConfig+0xd6>
        __HAL_RCC_PLL_DISABLE();
 8000be4:	682b      	ldr	r3, [r5, #0]
 8000be6:	4a27      	ldr	r2, [pc, #156]	; (8000c84 <HAL_RCC_OscConfig+0x4d8>)
 8000be8:	4013      	ands	r3, r2
 8000bea:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bec:	2902      	cmp	r1, #2
 8000bee:	d12b      	bne.n	8000c48 <HAL_RCC_OscConfig+0x49c>
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fc56 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bf4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000bf6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bf8:	04b6      	lsls	r6, r6, #18
 8000bfa:	682b      	ldr	r3, [r5, #0]
 8000bfc:	4233      	tst	r3, r6
 8000bfe:	d11d      	bne.n	8000c3c <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c00:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000c02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c04:	68ea      	ldr	r2, [r5, #12]
 8000c06:	430b      	orrs	r3, r1
 8000c08:	491f      	ldr	r1, [pc, #124]	; (8000c88 <HAL_RCC_OscConfig+0x4dc>)
 8000c0a:	400a      	ands	r2, r1
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	6b62      	ldr	r2, [r4, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c10:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c12:	4313      	orrs	r3, r2
 8000c14:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	682a      	ldr	r2, [r5, #0]
 8000c1a:	045b      	lsls	r3, r3, #17
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c20:	f7ff fc3e 	bl	80004a0 <HAL_GetTick>
 8000c24:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c26:	04a4      	lsls	r4, r4, #18
 8000c28:	682b      	ldr	r3, [r5, #0]
 8000c2a:	4223      	tst	r3, r4
 8000c2c:	d000      	beq.n	8000c30 <HAL_RCC_OscConfig+0x484>
 8000c2e:	e610      	b.n	8000852 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c30:	f7ff fc36 	bl	80004a0 <HAL_GetTick>
 8000c34:	1b80      	subs	r0, r0, r6
 8000c36:	2802      	cmp	r0, #2
 8000c38:	d9f6      	bls.n	8000c28 <HAL_RCC_OscConfig+0x47c>
 8000c3a:	e638      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c3c:	f7ff fc30 	bl	80004a0 <HAL_GetTick>
 8000c40:	1bc0      	subs	r0, r0, r7
 8000c42:	2802      	cmp	r0, #2
 8000c44:	d9d9      	bls.n	8000bfa <HAL_RCC_OscConfig+0x44e>
 8000c46:	e632      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
        tickstart = HAL_GetTick();
 8000c48:	f7ff fc2a 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c4c:	2480      	movs	r4, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c4e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c50:	04a4      	lsls	r4, r4, #18
 8000c52:	682b      	ldr	r3, [r5, #0]
 8000c54:	4223      	tst	r3, r4
 8000c56:	d100      	bne.n	8000c5a <HAL_RCC_OscConfig+0x4ae>
 8000c58:	e5fb      	b.n	8000852 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c5a:	f7ff fc21 	bl	80004a0 <HAL_GetTick>
 8000c5e:	1b80      	subs	r0, r0, r6
 8000c60:	2802      	cmp	r0, #2
 8000c62:	d9f6      	bls.n	8000c52 <HAL_RCC_OscConfig+0x4a6>
 8000c64:	e623      	b.n	80008ae <HAL_RCC_OscConfig+0x102>
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	fffffeff 	.word	0xfffffeff
 8000c6c:	fffffbff 	.word	0xfffffbff
 8000c70:	00001388 	.word	0x00001388
 8000c74:	efffffff 	.word	0xefffffff
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	40010000 	.word	0x40010000
 8000c80:	ffffdfff 	.word	0xffffdfff
 8000c84:	feffffff 	.word	0xfeffffff
 8000c88:	ff02ffff 	.word	0xff02ffff

08000c8c <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8000c8c:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000c8e:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8000c90:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8000c92:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8000c94:	400a      	ands	r2, r1
 8000c96:	2a08      	cmp	r2, #8
 8000c98:	d026      	beq.n	8000ce8 <HAL_RCC_GetSysClockFreq+0x5c>
 8000c9a:	2a0c      	cmp	r2, #12
 8000c9c:	d006      	beq.n	8000cac <HAL_RCC_GetSysClockFreq+0x20>
 8000c9e:	2a04      	cmp	r2, #4
 8000ca0:	d11a      	bne.n	8000cd8 <HAL_RCC_GetSysClockFreq+0x4c>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	06db      	lsls	r3, r3, #27
 8000ca6:	d421      	bmi.n	8000cec <HAL_RCC_GetSysClockFreq+0x60>
        sysclockfreq =  HSI_VALUE;
 8000ca8:	4812      	ldr	r0, [pc, #72]	; (8000cf4 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8000caa:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000cac:	028a      	lsls	r2, r1, #10
 8000cae:	4812      	ldr	r0, [pc, #72]	; (8000cf8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8000cb0:	0f12      	lsrs	r2, r2, #28
 8000cb2:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8000cb4:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cb6:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8000cb8:	0f89      	lsrs	r1, r1, #30
 8000cba:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cbc:	03c0      	lsls	r0, r0, #15
 8000cbe:	d504      	bpl.n	8000cca <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 8000cc0:	480e      	ldr	r0, [pc, #56]	; (8000cfc <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8000cc2:	4350      	muls	r0, r2
 8000cc4:	f7ff fa2a 	bl	800011c <__udivsi3>
 8000cc8:	e7ef      	b.n	8000caa <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	06db      	lsls	r3, r3, #27
 8000cce:	d501      	bpl.n	8000cd4 <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8000cd0:	480b      	ldr	r0, [pc, #44]	; (8000d00 <HAL_RCC_GetSysClockFreq+0x74>)
 8000cd2:	e7f6      	b.n	8000cc2 <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 8000cd4:	4807      	ldr	r0, [pc, #28]	; (8000cf4 <HAL_RCC_GetSysClockFreq+0x68>)
 8000cd6:	e7f4      	b.n	8000cc2 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8000cd8:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8000cda:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8000cdc:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8000cde:	041b      	lsls	r3, r3, #16
 8000ce0:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	4098      	lsls	r0, r3
 8000ce6:	e7e0      	b.n	8000caa <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 8000ce8:	4804      	ldr	r0, [pc, #16]	; (8000cfc <HAL_RCC_GetSysClockFreq+0x70>)
 8000cea:	e7de      	b.n	8000caa <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8000cec:	4804      	ldr	r0, [pc, #16]	; (8000d00 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000cee:	e7dc      	b.n	8000caa <HAL_RCC_GetSysClockFreq+0x1e>
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	00f42400 	.word	0x00f42400
 8000cf8:	08001c99 	.word	0x08001c99
 8000cfc:	007a1200 	.word	0x007a1200
 8000d00:	003d0900 	.word	0x003d0900

08000d04 <HAL_RCC_ClockConfig>:
{
 8000d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d06:	2201      	movs	r2, #1
 8000d08:	4c53      	ldr	r4, [pc, #332]	; (8000e58 <HAL_RCC_ClockConfig+0x154>)
{
 8000d0a:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d0c:	6823      	ldr	r3, [r4, #0]
{
 8000d0e:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d10:	4013      	ands	r3, r2
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d328      	bcc.n	8000d68 <HAL_RCC_ClockConfig+0x64>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d16:	6832      	ldr	r2, [r6, #0]
 8000d18:	0793      	lsls	r3, r2, #30
 8000d1a:	d431      	bmi.n	8000d80 <HAL_RCC_ClockConfig+0x7c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d1c:	07d3      	lsls	r3, r2, #31
 8000d1e:	d437      	bmi.n	8000d90 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d20:	2301      	movs	r3, #1
 8000d22:	6822      	ldr	r2, [r4, #0]
 8000d24:	9901      	ldr	r1, [sp, #4]
 8000d26:	401a      	ands	r2, r3
 8000d28:	4291      	cmp	r1, r2
 8000d2a:	d200      	bcs.n	8000d2e <HAL_RCC_ClockConfig+0x2a>
 8000d2c:	e085      	b.n	8000e3a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d2e:	6832      	ldr	r2, [r6, #0]
 8000d30:	4c4a      	ldr	r4, [pc, #296]	; (8000e5c <HAL_RCC_ClockConfig+0x158>)
 8000d32:	0753      	lsls	r3, r2, #29
 8000d34:	d500      	bpl.n	8000d38 <HAL_RCC_ClockConfig+0x34>
 8000d36:	e087      	b.n	8000e48 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d38:	0713      	lsls	r3, r2, #28
 8000d3a:	d506      	bpl.n	8000d4a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d3c:	68e2      	ldr	r2, [r4, #12]
 8000d3e:	6933      	ldr	r3, [r6, #16]
 8000d40:	4947      	ldr	r1, [pc, #284]	; (8000e60 <HAL_RCC_ClockConfig+0x15c>)
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	400a      	ands	r2, r1
 8000d46:	4313      	orrs	r3, r2
 8000d48:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000d4a:	f7ff ff9f 	bl	8000c8c <HAL_RCC_GetSysClockFreq>
 8000d4e:	68e3      	ldr	r3, [r4, #12]
 8000d50:	4a44      	ldr	r2, [pc, #272]	; (8000e64 <HAL_RCC_ClockConfig+0x160>)
 8000d52:	061b      	lsls	r3, r3, #24
 8000d54:	0f1b      	lsrs	r3, r3, #28
 8000d56:	5cd3      	ldrb	r3, [r2, r3]
 8000d58:	40d8      	lsrs	r0, r3
 8000d5a:	4b43      	ldr	r3, [pc, #268]	; (8000e68 <HAL_RCC_ClockConfig+0x164>)
 8000d5c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d5e:	2000      	movs	r0, #0
 8000d60:	f7ff fb72 	bl	8000448 <HAL_InitTick>
  return HAL_OK;
 8000d64:	2000      	movs	r0, #0
 8000d66:	e00a      	b.n	8000d7e <HAL_RCC_ClockConfig+0x7a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d68:	6823      	ldr	r3, [r4, #0]
 8000d6a:	9901      	ldr	r1, [sp, #4]
 8000d6c:	4393      	bics	r3, r2
 8000d6e:	430b      	orrs	r3, r1
 8000d70:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d72:	6823      	ldr	r3, [r4, #0]
 8000d74:	4013      	ands	r3, r2
 8000d76:	9a01      	ldr	r2, [sp, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d0cc      	beq.n	8000d16 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000d7c:	2001      	movs	r0, #1
}
 8000d7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d80:	20f0      	movs	r0, #240	; 0xf0
 8000d82:	4936      	ldr	r1, [pc, #216]	; (8000e5c <HAL_RCC_ClockConfig+0x158>)
 8000d84:	68cb      	ldr	r3, [r1, #12]
 8000d86:	4383      	bics	r3, r0
 8000d88:	68b0      	ldr	r0, [r6, #8]
 8000d8a:	4303      	orrs	r3, r0
 8000d8c:	60cb      	str	r3, [r1, #12]
 8000d8e:	e7c5      	b.n	8000d1c <HAL_RCC_ClockConfig+0x18>
 8000d90:	4d32      	ldr	r5, [pc, #200]	; (8000e5c <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d92:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d94:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d96:	2a02      	cmp	r2, #2
 8000d98:	d119      	bne.n	8000dce <HAL_RCC_ClockConfig+0xca>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d9a:	039b      	lsls	r3, r3, #14
 8000d9c:	d5ee      	bpl.n	8000d7c <HAL_RCC_ClockConfig+0x78>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d9e:	2103      	movs	r1, #3
 8000da0:	68eb      	ldr	r3, [r5, #12]
 8000da2:	438b      	bics	r3, r1
 8000da4:	4313      	orrs	r3, r2
 8000da6:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8000da8:	f7ff fb7a 	bl	80004a0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dac:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000dae:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d119      	bne.n	8000de8 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000db4:	220c      	movs	r2, #12
 8000db6:	68eb      	ldr	r3, [r5, #12]
 8000db8:	4013      	ands	r3, r2
 8000dba:	2b08      	cmp	r3, #8
 8000dbc:	d0b0      	beq.n	8000d20 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dbe:	f7ff fb6f 	bl	80004a0 <HAL_GetTick>
 8000dc2:	4b2a      	ldr	r3, [pc, #168]	; (8000e6c <HAL_RCC_ClockConfig+0x168>)
 8000dc4:	1bc0      	subs	r0, r0, r7
 8000dc6:	4298      	cmp	r0, r3
 8000dc8:	d9f4      	bls.n	8000db4 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8000dca:	2003      	movs	r0, #3
 8000dcc:	e7d7      	b.n	8000d7e <HAL_RCC_ClockConfig+0x7a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dce:	2a03      	cmp	r2, #3
 8000dd0:	d102      	bne.n	8000dd8 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000dd2:	019b      	lsls	r3, r3, #6
 8000dd4:	d4e3      	bmi.n	8000d9e <HAL_RCC_ClockConfig+0x9a>
 8000dd6:	e7d1      	b.n	8000d7c <HAL_RCC_ClockConfig+0x78>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000dd8:	2a01      	cmp	r2, #1
 8000dda:	d102      	bne.n	8000de2 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ddc:	075b      	lsls	r3, r3, #29
 8000dde:	d4de      	bmi.n	8000d9e <HAL_RCC_ClockConfig+0x9a>
 8000de0:	e7cc      	b.n	8000d7c <HAL_RCC_ClockConfig+0x78>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000de2:	059b      	lsls	r3, r3, #22
 8000de4:	d4db      	bmi.n	8000d9e <HAL_RCC_ClockConfig+0x9a>
 8000de6:	e7c9      	b.n	8000d7c <HAL_RCC_ClockConfig+0x78>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000de8:	2b03      	cmp	r3, #3
 8000dea:	d10c      	bne.n	8000e06 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dec:	220c      	movs	r2, #12
 8000dee:	68eb      	ldr	r3, [r5, #12]
 8000df0:	4013      	ands	r3, r2
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d100      	bne.n	8000df8 <HAL_RCC_ClockConfig+0xf4>
 8000df6:	e793      	b.n	8000d20 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df8:	f7ff fb52 	bl	80004a0 <HAL_GetTick>
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <HAL_RCC_ClockConfig+0x168>)
 8000dfe:	1bc0      	subs	r0, r0, r7
 8000e00:	4298      	cmp	r0, r3
 8000e02:	d9f3      	bls.n	8000dec <HAL_RCC_ClockConfig+0xe8>
 8000e04:	e7e1      	b.n	8000dca <HAL_RCC_ClockConfig+0xc6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d011      	beq.n	8000e2e <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	68eb      	ldr	r3, [r5, #12]
 8000e0e:	4213      	tst	r3, r2
 8000e10:	d100      	bne.n	8000e14 <HAL_RCC_ClockConfig+0x110>
 8000e12:	e785      	b.n	8000d20 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e14:	f7ff fb44 	bl	80004a0 <HAL_GetTick>
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <HAL_RCC_ClockConfig+0x168>)
 8000e1a:	1bc0      	subs	r0, r0, r7
 8000e1c:	4298      	cmp	r0, r3
 8000e1e:	d9f4      	bls.n	8000e0a <HAL_RCC_ClockConfig+0x106>
 8000e20:	e7d3      	b.n	8000dca <HAL_RCC_ClockConfig+0xc6>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e22:	f7ff fb3d 	bl	80004a0 <HAL_GetTick>
 8000e26:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <HAL_RCC_ClockConfig+0x168>)
 8000e28:	1bc0      	subs	r0, r0, r7
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d8cd      	bhi.n	8000dca <HAL_RCC_ClockConfig+0xc6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	68eb      	ldr	r3, [r5, #12]
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d1f4      	bne.n	8000e22 <HAL_RCC_ClockConfig+0x11e>
 8000e38:	e772      	b.n	8000d20 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e3a:	6822      	ldr	r2, [r4, #0]
 8000e3c:	439a      	bics	r2, r3
 8000e3e:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e40:	6822      	ldr	r2, [r4, #0]
 8000e42:	421a      	tst	r2, r3
 8000e44:	d19a      	bne.n	8000d7c <HAL_RCC_ClockConfig+0x78>
 8000e46:	e772      	b.n	8000d2e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e48:	68e3      	ldr	r3, [r4, #12]
 8000e4a:	4909      	ldr	r1, [pc, #36]	; (8000e70 <HAL_RCC_ClockConfig+0x16c>)
 8000e4c:	400b      	ands	r3, r1
 8000e4e:	68f1      	ldr	r1, [r6, #12]
 8000e50:	430b      	orrs	r3, r1
 8000e52:	60e3      	str	r3, [r4, #12]
 8000e54:	e770      	b.n	8000d38 <HAL_RCC_ClockConfig+0x34>
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	40022000 	.word	0x40022000
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	ffffc7ff 	.word	0xffffc7ff
 8000e64:	08001c81 	.word	0x08001c81
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	00001388 	.word	0x00001388
 8000e70:	fffff8ff 	.word	0xfffff8ff

08000e74 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8000e74:	4b01      	ldr	r3, [pc, #4]	; (8000e7c <HAL_RCC_GetHCLKFreq+0x8>)
 8000e76:	6818      	ldr	r0, [r3, #0]
}
 8000e78:	4770      	bx	lr
 8000e7a:	46c0      	nop			; (mov r8, r8)
 8000e7c:	20000000 	.word	0x20000000

08000e80 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e82:	4a05      	ldr	r2, [pc, #20]	; (8000e98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	055b      	lsls	r3, r3, #21
 8000e88:	0f5b      	lsrs	r3, r3, #29
 8000e8a:	5cd3      	ldrb	r3, [r2, r3]
 8000e8c:	4a03      	ldr	r2, [pc, #12]	; (8000e9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e8e:	6810      	ldr	r0, [r2, #0]
 8000e90:	40d8      	lsrs	r0, r3
}    
 8000e92:	4770      	bx	lr
 8000e94:	40021000 	.word	0x40021000
 8000e98:	08001c91 	.word	0x08001c91
 8000e9c:	20000000 	.word	0x20000000

08000ea0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000ea0:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000ea2:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	049b      	lsls	r3, r3, #18
 8000ea8:	0f5b      	lsrs	r3, r3, #29
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	4a03      	ldr	r2, [pc, #12]	; (8000ebc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000eae:	6810      	ldr	r0, [r2, #0]
 8000eb0:	40d8      	lsrs	r0, r3
} 
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	08001c91 	.word	0x08001c91
 8000ebc:	20000000 	.word	0x20000000

08000ec0 <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8000ec0:	2382      	movs	r3, #130	; 0x82
{
 8000ec2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8000ec4:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8000ec6:	011b      	lsls	r3, r3, #4
{
 8000ec8:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8000eca:	421a      	tst	r2, r3
 8000ecc:	d048      	beq.n	8000f60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ece:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ed0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ed2:	4c65      	ldr	r4, [pc, #404]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000ed4:	055b      	lsls	r3, r3, #21
 8000ed6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8000ed8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eda:	421a      	tst	r2, r3
 8000edc:	d104      	bne.n	8000ee8 <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ede:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee8:	2780      	movs	r7, #128	; 0x80
 8000eea:	4e60      	ldr	r6, [pc, #384]	; (800106c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8000eec:	007f      	lsls	r7, r7, #1
 8000eee:	6833      	ldr	r3, [r6, #0]
 8000ef0:	423b      	tst	r3, r7
 8000ef2:	d077      	beq.n	8000fe4 <HAL_RCCEx_PeriphCLKConfig+0x124>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8000ef4:	6869      	ldr	r1, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8000ef6:	22c0      	movs	r2, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8000ef8:	0008      	movs	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8000efa:	6823      	ldr	r3, [r4, #0]
 8000efc:	0392      	lsls	r2, r2, #14
 8000efe:	4013      	ands	r3, r2
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8000f00:	4010      	ands	r0, r2
 8000f02:	4283      	cmp	r3, r0
 8000f04:	d103      	bne.n	8000f0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8000f06:	68a8      	ldr	r0, [r5, #8]
 8000f08:	4002      	ands	r2, r0
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d009      	beq.n	8000f22 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8000f0e:	23c0      	movs	r3, #192	; 0xc0
 8000f10:	000a      	movs	r2, r1
 8000f12:	029b      	lsls	r3, r3, #10
 8000f14:	401a      	ands	r2, r3
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d103      	bne.n	8000f22 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8000f1a:	6823      	ldr	r3, [r4, #0]
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 8000f1c:	2001      	movs	r0, #1
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8000f1e:	039b      	lsls	r3, r3, #14
 8000f20:	d471      	bmi.n	8001006 <HAL_RCCEx_PeriphCLKConfig+0x146>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8000f22:	22c0      	movs	r2, #192	; 0xc0
 8000f24:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f26:	0292      	lsls	r2, r2, #10
 8000f28:	4013      	ands	r3, r2
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8000f2a:	d000      	beq.n	8000f2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8000f2c:	e06c      	b.n	8001008 <HAL_RCCEx_PeriphCLKConfig+0x148>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000f2e:	6869      	ldr	r1, [r5, #4]
 8000f30:	23c0      	movs	r3, #192	; 0xc0
 8000f32:	000a      	movs	r2, r1
 8000f34:	029b      	lsls	r3, r3, #10
 8000f36:	401a      	ands	r2, r3
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d107      	bne.n	8000f4c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8000f3c:	6823      	ldr	r3, [r4, #0]
 8000f3e:	484c      	ldr	r0, [pc, #304]	; (8001070 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8000f40:	4003      	ands	r3, r0
 8000f42:	20c0      	movs	r0, #192	; 0xc0
 8000f44:	0380      	lsls	r0, r0, #14
 8000f46:	4001      	ands	r1, r0
 8000f48:	430b      	orrs	r3, r1
 8000f4a:	6023      	str	r3, [r4, #0]
 8000f4c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f4e:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f50:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000f52:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d103      	bne.n	8000f60 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f5a:	4a46      	ldr	r2, [pc, #280]	; (8001074 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000f60:	682b      	ldr	r3, [r5, #0]
 8000f62:	07da      	lsls	r2, r3, #31
 8000f64:	d506      	bpl.n	8000f74 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000f66:	2003      	movs	r0, #3
 8000f68:	493f      	ldr	r1, [pc, #252]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000f6a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f6c:	4382      	bics	r2, r0
 8000f6e:	68e8      	ldr	r0, [r5, #12]
 8000f70:	4302      	orrs	r2, r0
 8000f72:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8000f74:	079a      	lsls	r2, r3, #30
 8000f76:	d506      	bpl.n	8000f86 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8000f78:	200c      	movs	r0, #12
 8000f7a:	493b      	ldr	r1, [pc, #236]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000f7c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f7e:	4382      	bics	r2, r0
 8000f80:	6928      	ldr	r0, [r5, #16]
 8000f82:	4302      	orrs	r2, r0
 8000f84:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8000f86:	075a      	lsls	r2, r3, #29
 8000f88:	d506      	bpl.n	8000f98 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8000f8a:	4937      	ldr	r1, [pc, #220]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000f8c:	483a      	ldr	r0, [pc, #232]	; (8001078 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8000f8e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000f90:	4002      	ands	r2, r0
 8000f92:	6968      	ldr	r0, [r5, #20]
 8000f94:	4302      	orrs	r2, r0
 8000f96:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000f98:	071a      	lsls	r2, r3, #28
 8000f9a:	d506      	bpl.n	8000faa <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000f9c:	4932      	ldr	r1, [pc, #200]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000f9e:	4837      	ldr	r0, [pc, #220]	; (800107c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8000fa0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000fa2:	4002      	ands	r2, r0
 8000fa4:	69a8      	ldr	r0, [r5, #24]
 8000fa6:	4302      	orrs	r2, r0
 8000fa8:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8000faa:	05da      	lsls	r2, r3, #23
 8000fac:	d506      	bpl.n	8000fbc <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8000fae:	492e      	ldr	r1, [pc, #184]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000fb0:	4833      	ldr	r0, [pc, #204]	; (8001080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8000fb2:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000fb4:	4002      	ands	r2, r0
 8000fb6:	69e8      	ldr	r0, [r5, #28]
 8000fb8:	4302      	orrs	r2, r0
 8000fba:	64ca      	str	r2, [r1, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8000fbc:	065a      	lsls	r2, r3, #25
 8000fbe:	d506      	bpl.n	8000fce <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000fc0:	4929      	ldr	r1, [pc, #164]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000fc2:	4830      	ldr	r0, [pc, #192]	; (8001084 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8000fc4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8000fc6:	4002      	ands	r2, r0
 8000fc8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8000fca:	4302      	orrs	r2, r0
 8000fcc:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8000fce:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8000fd0:	061b      	lsls	r3, r3, #24
 8000fd2:	d518      	bpl.n	8001006 <HAL_RCCEx_PeriphCLKConfig+0x146>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8000fd4:	4a24      	ldr	r2, [pc, #144]	; (8001068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8000fd6:	492c      	ldr	r1, [pc, #176]	; (8001088 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8000fd8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8000fda:	400b      	ands	r3, r1
 8000fdc:	6a29      	ldr	r1, [r5, #32]
 8000fde:	430b      	orrs	r3, r1
 8000fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe2:	e010      	b.n	8001006 <HAL_RCCEx_PeriphCLKConfig+0x146>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fe4:	6833      	ldr	r3, [r6, #0]
 8000fe6:	433b      	orrs	r3, r7
 8000fe8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000fea:	f7ff fa59 	bl	80004a0 <HAL_GetTick>
 8000fee:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff0:	6833      	ldr	r3, [r6, #0]
 8000ff2:	423b      	tst	r3, r7
 8000ff4:	d000      	beq.n	8000ff8 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8000ff6:	e77d      	b.n	8000ef4 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ff8:	f7ff fa52 	bl	80004a0 <HAL_GetTick>
 8000ffc:	9b01      	ldr	r3, [sp, #4]
 8000ffe:	1ac0      	subs	r0, r0, r3
 8001000:	2864      	cmp	r0, #100	; 0x64
 8001002:	d9f5      	bls.n	8000ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>
          return HAL_TIMEOUT;
 8001004:	2003      	movs	r0, #3
}
 8001006:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001008:	4011      	ands	r1, r2
 800100a:	428b      	cmp	r3, r1
 800100c:	d002      	beq.n	8001014 <HAL_RCCEx_PeriphCLKConfig+0x154>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800100e:	6829      	ldr	r1, [r5, #0]
 8001010:	0689      	lsls	r1, r1, #26
 8001012:	d408      	bmi.n	8001026 <HAL_RCCEx_PeriphCLKConfig+0x166>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001014:	68a9      	ldr	r1, [r5, #8]
 8001016:	400a      	ands	r2, r1
 8001018:	4293      	cmp	r3, r2
 800101a:	d100      	bne.n	800101e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800101c:	e787      	b.n	8000f2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800101e:	682b      	ldr	r3, [r5, #0]
 8001020:	051b      	lsls	r3, r3, #20
 8001022:	d400      	bmi.n	8001026 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001024:	e783      	b.n	8000f2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001026:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001028:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 800102a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800102c:	0312      	lsls	r2, r2, #12
 800102e:	4302      	orrs	r2, r0
 8001030:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001032:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001036:	4815      	ldr	r0, [pc, #84]	; (800108c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001038:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 800103a:	4002      	ands	r2, r0
 800103c:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 800103e:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001040:	05cb      	lsls	r3, r1, #23
 8001042:	d400      	bmi.n	8001046 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001044:	e773      	b.n	8000f2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        tickstart = HAL_GetTick();
 8001046:	f7ff fa2b 	bl	80004a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800104a:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800104c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800104e:	00bf      	lsls	r7, r7, #2
 8001050:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001052:	423b      	tst	r3, r7
 8001054:	d000      	beq.n	8001058 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8001056:	e76a      	b.n	8000f2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001058:	f7ff fa22 	bl	80004a0 <HAL_GetTick>
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800105e:	1b80      	subs	r0, r0, r6
 8001060:	4298      	cmp	r0, r3
 8001062:	d9f5      	bls.n	8001050 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8001064:	e7ce      	b.n	8001004 <HAL_RCCEx_PeriphCLKConfig+0x144>
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	40021000 	.word	0x40021000
 800106c:	40007000 	.word	0x40007000
 8001070:	ffcfffff 	.word	0xffcfffff
 8001074:	efffffff 	.word	0xefffffff
 8001078:	fffff3ff 	.word	0xfffff3ff
 800107c:	ffffcfff 	.word	0xffffcfff
 8001080:	fffcffff 	.word	0xfffcffff
 8001084:	fbffffff 	.word	0xfbffffff
 8001088:	fff3ffff 	.word	0xfff3ffff
 800108c:	fff7ffff 	.word	0xfff7ffff
 8001090:	00001388 	.word	0x00001388

08001094 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
  * @note   (*) means that this peripheral is not present on all the devices
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001094:	b570      	push	{r4, r5, r6, lr}
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8001096:	2810      	cmp	r0, #16
 8001098:	d100      	bne.n	800109c <HAL_RCCEx_GetPeriphCLKFreq+0x8>
 800109a:	e0cd      	b.n	8001238 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800109c:	d81e      	bhi.n	80010dc <HAL_RCCEx_GetPeriphCLKFreq+0x48>
 800109e:	2802      	cmp	r0, #2
 80010a0:	d100      	bne.n	80010a4 <HAL_RCCEx_GetPeriphCLKFreq+0x10>
 80010a2:	e09e      	b.n	80011e2 <HAL_RCCEx_GetPeriphCLKFreq+0x14e>
 80010a4:	d804      	bhi.n	80010b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c>
 80010a6:	2801      	cmp	r0, #1
 80010a8:	d100      	bne.n	80010ac <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 80010aa:	e081      	b.n	80011b0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
  uint32_t temp_reg = 0U, clkprediv = 0U, frequency = 0U;
 80010ac:	2000      	movs	r0, #0
 80010ae:	e03b      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
  switch (PeriphClk)
 80010b0:	2804      	cmp	r0, #4
 80010b2:	d100      	bne.n	80010b6 <HAL_RCCEx_GetPeriphCLKFreq+0x22>
 80010b4:	e0a6      	b.n	8001204 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 80010b6:	2808      	cmp	r0, #8
 80010b8:	d1f8      	bne.n	80010ac <HAL_RCCEx_GetPeriphCLKFreq+0x18>
      break;
    }    
  case RCC_PERIPHCLK_I2C1:
    {
      /* Get the current I2C1 source */
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80010ba:	21c0      	movs	r1, #192	; 0xc0
 80010bc:	4a6a      	ldr	r2, [pc, #424]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 80010be:	0189      	lsls	r1, r1, #6
 80010c0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80010c2:	400b      	ands	r3, r1

      /* Check if I2C1 clock selection is PCLK1 */
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80010c4:	d100      	bne.n	80010c8 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 80010c6:	e091      	b.n	80011ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if I2C1 clock selection is HSI */
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	0189      	lsls	r1, r1, #6
 80010cc:	428b      	cmp	r3, r1
 80010ce:	d100      	bne.n	80010d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80010d0:	e078      	b.n	80011c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
      {
        frequency = HSI_VALUE;
      }
      /* Check if I2C1 clock selection is SYSCLK */
      else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80010d2:	2280      	movs	r2, #128	; 0x80
 80010d4:	0152      	lsls	r2, r2, #5
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
      {
        frequency = HSI_VALUE;
      }
      /* Check if I2C3 clock selection is SYSCLK */
      else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d1e8      	bne.n	80010ac <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 80010da:	e079      	b.n	80011d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  switch (PeriphClk)
 80010dc:	2840      	cmp	r0, #64	; 0x40
 80010de:	d03f      	beq.n	8001160 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80010e0:	d80f      	bhi.n	8001102 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 80010e2:	2820      	cmp	r0, #32
 80010e4:	d1e2      	bne.n	80010ac <HAL_RCCEx_GetPeriphCLKFreq+0x18>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80010e6:	25c0      	movs	r5, #192	; 0xc0
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 80010e8:	2080      	movs	r0, #128	; 0x80
      temp_reg = RCC->CSR;
 80010ea:	495f      	ldr	r1, [pc, #380]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80010ec:	02ad      	lsls	r5, r5, #10
      temp_reg = RCC->CSR;
 80010ee:	6d0b      	ldr	r3, [r1, #80]	; 0x50
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80010f0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 80010f2:	0240      	lsls	r0, r0, #9
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80010f4:	402a      	ands	r2, r5
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 80010f6:	4282      	cmp	r2, r0
 80010f8:	d10d      	bne.n	8001116 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80010fa:	0598      	lsls	r0, r3, #22
        frequency = LSE_VALUE;
 80010fc:	0fc0      	lsrs	r0, r0, #31
 80010fe:	03c0      	lsls	r0, r0, #15
 8001100:	e012      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
  switch (PeriphClk)
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	4298      	cmp	r0, r3
 8001108:	d100      	bne.n	800110c <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800110a:	e09d      	b.n	8001248 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 800110c:	2380      	movs	r3, #128	; 0x80
 800110e:	011b      	lsls	r3, r3, #4
 8001110:	4298      	cmp	r0, r3
 8001112:	d0e8      	beq.n	80010e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8001114:	e7ca      	b.n	80010ac <HAL_RCCEx_GetPeriphCLKFreq+0x18>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 8001116:	2480      	movs	r4, #128	; 0x80
 8001118:	02a4      	lsls	r4, r4, #10
 800111a:	42a2      	cmp	r2, r4
 800111c:	d105      	bne.n	800112a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 800111e:	2002      	movs	r0, #2
 8001120:	4003      	ands	r3, r0
            frequency = 0U;
 8001122:	1e18      	subs	r0, r3, #0
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 8001124:	d000      	beq.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
        frequency = LSI_VALUE;
 8001126:	4851      	ldr	r0, [pc, #324]	; (800126c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
    {
      break;
    }
  }
  return(frequency);
}
 8001128:	bd70      	pop	{r4, r5, r6, pc}
            frequency = 0U;
 800112a:	2000      	movs	r0, #0
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIVX) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800112c:	42aa      	cmp	r2, r5
 800112e:	d1fb      	bne.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
 8001130:	680b      	ldr	r3, [r1, #0]
 8001132:	4223      	tst	r3, r4
 8001134:	d0f8      	beq.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
        clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 8001136:	22c0      	movs	r2, #192	; 0xc0
 8001138:	680b      	ldr	r3, [r1, #0]
        switch (clkprediv)
 800113a:	2180      	movs	r1, #128	; 0x80
        clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 800113c:	0392      	lsls	r2, r2, #14
 800113e:	4013      	ands	r3, r2
        switch (clkprediv)
 8001140:	0389      	lsls	r1, r1, #14
 8001142:	428b      	cmp	r3, r1
 8001144:	d008      	beq.n	8001158 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 8001146:	4293      	cmp	r3, r2
 8001148:	d100      	bne.n	800114c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 800114a:	e08a      	b.n	8001262 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800114c:	2280      	movs	r2, #128	; 0x80
 800114e:	0352      	lsls	r2, r2, #13
 8001150:	4293      	cmp	r3, r2
 8001152:	d103      	bne.n	800115c <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
            frequency = HSE_VALUE / 4U;
 8001154:	4846      	ldr	r0, [pc, #280]	; (8001270 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
            break;
 8001156:	e7e7      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
            frequency = HSE_VALUE / 8U;
 8001158:	4846      	ldr	r0, [pc, #280]	; (8001274 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 800115a:	e7e5      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
            frequency = HSE_VALUE / 2U;
 800115c:	4846      	ldr	r0, [pc, #280]	; (8001278 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>)
            break;
 800115e:	e7e3      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8001160:	2080      	movs	r0, #128	; 0x80
 8001162:	4b41      	ldr	r3, [pc, #260]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 8001164:	04c0      	lsls	r0, r0, #19
 8001166:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001168:	4010      	ands	r0, r2
        if((srcclk == RCC_USBCLKSOURCE_PLL) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 800116a:	d11a      	bne.n	80011a2 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	0192      	lsls	r2, r2, #6
 8001170:	d5da      	bpl.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
            pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001172:	68da      	ldr	r2, [r3, #12]
            pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 8001174:	4841      	ldr	r0, [pc, #260]	; (800127c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>)
            plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001176:	68d9      	ldr	r1, [r3, #12]
            pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 8001178:	0292      	lsls	r2, r2, #10
 800117a:	0f12      	lsrs	r2, r2, #28
 800117c:	5c80      	ldrb	r0, [r0, r2]
            plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;   
 800117e:	0209      	lsls	r1, r1, #8
            if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 8001180:	68da      	ldr	r2, [r3, #12]
            plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;   
 8001182:	0f89      	lsrs	r1, r1, #30
 8001184:	3101      	adds	r1, #1
            if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 8001186:	03d2      	lsls	r2, r2, #15
 8001188:	d407      	bmi.n	800119a <HAL_RCCEx_GetPeriphCLKFreq+0x106>
                if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	06db      	lsls	r3, r3, #27
 800118e:	d406      	bmi.n	800119e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
                    pllvco =  HSI_VALUE;
 8001190:	4b3b      	ldr	r3, [pc, #236]	; (8001280 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>)
            pllvco = (pllvco * pllmul);
 8001192:	4358      	muls	r0, r3
            frequency = (pllvco/ plldiv);
 8001194:	f7fe ffc2 	bl	800011c <__udivsi3>
 8001198:	e7c6      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
                pllvco = HSE_VALUE;
 800119a:	4b3a      	ldr	r3, [pc, #232]	; (8001284 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>)
 800119c:	e7f9      	b.n	8001192 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
                    pllvco =  (HSI_VALUE >> 2U);
 800119e:	4b36      	ldr	r3, [pc, #216]	; (8001278 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>)
 80011a0:	e7f7      	b.n	8001192 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        else if((srcclk == RCC_USBCLKSOURCE_HSI48) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)))
 80011a2:	2202      	movs	r2, #2
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	4013      	ands	r3, r2
            frequency = 0U;
 80011a8:	1e18      	subs	r0, r3, #0
        else if((srcclk == RCC_USBCLKSOURCE_HSI48) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)))
 80011aa:	d0bd      	beq.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
            frequency = HSI48_VALUE;
 80011ac:	4836      	ldr	r0, [pc, #216]	; (8001288 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>)
 80011ae:	e7bb      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80011b0:	2103      	movs	r1, #3
 80011b2:	4a2d      	ldr	r2, [pc, #180]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 80011b4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011b6:	400b      	ands	r3, r1
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80011b8:	d102      	bne.n	80011c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        frequency = HAL_RCC_GetPCLK2Freq();
 80011ba:	f7ff fe71 	bl	8000ea0 <HAL_RCC_GetPCLK2Freq>
 80011be:	e7b3      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d103      	bne.n	80011cc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80011c4:	6813      	ldr	r3, [r2, #0]
 80011c6:	2204      	movs	r2, #4
 80011c8:	4013      	ands	r3, r2
 80011ca:	e027      	b.n	800121c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d102      	bne.n	80011d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        frequency = HAL_RCC_GetSysClockFreq();
 80011d0:	f7ff fd5c 	bl	8000c8c <HAL_RCC_GetSysClockFreq>
 80011d4:	e7a8      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
            frequency = 0U;
 80011d6:	2000      	movs	r0, #0
      else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d1a5      	bne.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
 80011dc:	6d10      	ldr	r0, [r2, #80]	; 0x50
 80011de:	0580      	lsls	r0, r0, #22
 80011e0:	e78c      	b.n	80010fc <HAL_RCCEx_GetPeriphCLKFreq+0x68>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80011e2:	210c      	movs	r1, #12
 80011e4:	4a20      	ldr	r2, [pc, #128]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 80011e6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80011e8:	400b      	ands	r3, r1
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80011ea:	d102      	bne.n	80011f2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80011ec:	f7ff fe48 	bl	8000e80 <HAL_RCC_GetPCLK1Freq>
 80011f0:	e79a      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	d0e6      	beq.n	80011c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d0ea      	beq.n	80011d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
            frequency = 0U;
 80011fa:	2000      	movs	r0, #0
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 80011fc:	2b0c      	cmp	r3, #12
 80011fe:	d000      	beq.n	8001202 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 8001200:	e792      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
 8001202:	e7eb      	b.n	80011dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8001204:	21c0      	movs	r1, #192	; 0xc0
 8001206:	4a18      	ldr	r2, [pc, #96]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 8001208:	0109      	lsls	r1, r1, #4
 800120a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800120c:	400b      	ands	r3, r1
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 800120e:	d0ed      	beq.n	80011ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8001210:	2480      	movs	r4, #128	; 0x80
 8001212:	0124      	lsls	r4, r4, #4
 8001214:	42a3      	cmp	r3, r4
 8001216:	d106      	bne.n	8001226 <HAL_RCCEx_GetPeriphCLKFreq+0x192>
 8001218:	6813      	ldr	r3, [r2, #0]
 800121a:	4003      	ands	r3, r0
            frequency = 0U;
 800121c:	1e18      	subs	r0, r3, #0
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800121e:	d100      	bne.n	8001222 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
 8001220:	e782      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
        frequency = HSI_VALUE;
 8001222:	4817      	ldr	r0, [pc, #92]	; (8001280 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>)
 8001224:	e780      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8001226:	2080      	movs	r0, #128	; 0x80
 8001228:	00c0      	lsls	r0, r0, #3
 800122a:	4283      	cmp	r3, r0
 800122c:	d0d0      	beq.n	80011d0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
            frequency = 0U;
 800122e:	2000      	movs	r0, #0
      else if ((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8001230:	428b      	cmp	r3, r1
 8001232:	d000      	beq.n	8001236 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8001234:	e778      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
 8001236:	e7d1      	b.n	80011dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 800123a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	03db      	lsls	r3, r3, #15
 8001240:	4018      	ands	r0, r3
 8001242:	d100      	bne.n	8001246 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 8001244:	e770      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
 8001246:	e7d1      	b.n	80011ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8001248:	21c0      	movs	r1, #192	; 0xc0
 800124a:	4a07      	ldr	r2, [pc, #28]	; (8001268 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 800124c:	0289      	lsls	r1, r1, #10
 800124e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001250:	400b      	ands	r3, r1
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8001252:	d0cb      	beq.n	80011ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8001254:	2180      	movs	r1, #128	; 0x80
 8001256:	0289      	lsls	r1, r1, #10
 8001258:	428b      	cmp	r3, r1
 800125a:	d0b3      	beq.n	80011c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
      else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800125c:	2280      	movs	r2, #128	; 0x80
 800125e:	0252      	lsls	r2, r2, #9
 8001260:	e739      	b.n	80010d6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
            frequency = HSE_VALUE / 16U;
 8001262:	480a      	ldr	r0, [pc, #40]	; (800128c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>)
 8001264:	e760      	b.n	8001128 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	40021000 	.word	0x40021000
 800126c:	00009088 	.word	0x00009088
 8001270:	001e8480 	.word	0x001e8480
 8001274:	000f4240 	.word	0x000f4240
 8001278:	003d0900 	.word	0x003d0900
 800127c:	08001c99 	.word	0x08001c99
 8001280:	00f42400 	.word	0x00f42400
 8001284:	007a1200 	.word	0x007a1200
 8001288:	02dc6c00 	.word	0x02dc6c00
 800128c:	0007a120 	.word	0x0007a120

08001290 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001290:	b570      	push	{r4, r5, r6, lr}
 8001292:	0004      	movs	r4, r0
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
    return HAL_ERROR;
 8001294:	2001      	movs	r0, #1
  if(hspi == NULL)
 8001296:	2c00      	cmp	r4, #0
 8001298:	d037      	beq.n	800130a <HAL_SPI_Init+0x7a>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 800129a:	0025      	movs	r5, r4
 800129c:	3551      	adds	r5, #81	; 0x51
 800129e:	782b      	ldrb	r3, [r5, #0]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d105      	bne.n	80012b2 <HAL_SPI_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80012a6:	0022      	movs	r2, r4
 80012a8:	3250      	adds	r2, #80	; 0x50
 80012aa:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80012ac:	0020      	movs	r0, r4
 80012ae:	f000 fbe9 	bl	8001a84 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80012b2:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80012b4:	2240      	movs	r2, #64	; 0x40
 80012b6:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80012b8:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80012ba:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012bc:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80012be:	4393      	bics	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012c2:	6863      	ldr	r3, [r4, #4]
 80012c4:	69a2      	ldr	r2, [r4, #24]
 80012c6:	4303      	orrs	r3, r0
 80012c8:	68e0      	ldr	r0, [r4, #12]
 80012ca:	4303      	orrs	r3, r0
 80012cc:	6920      	ldr	r0, [r4, #16]
 80012ce:	4303      	orrs	r3, r0
 80012d0:	6960      	ldr	r0, [r4, #20]
 80012d2:	4303      	orrs	r3, r0
 80012d4:	69e0      	ldr	r0, [r4, #28]
 80012d6:	4303      	orrs	r3, r0
 80012d8:	6a20      	ldr	r0, [r4, #32]
 80012da:	4303      	orrs	r3, r0
 80012dc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012de:	4303      	orrs	r3, r0
 80012e0:	2080      	movs	r0, #128	; 0x80
 80012e2:	0080      	lsls	r0, r0, #2
 80012e4:	4010      	ands	r0, r2
 80012e6:	4303      	orrs	r3, r0
 80012e8:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80012ea:	2304      	movs	r3, #4
 80012ec:	0c12      	lsrs	r2, r2, #16
 80012ee:	401a      	ands	r2, r3
 80012f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
#if !defined(STM32L011xx) && !defined(STM32L021xx) && !defined(STM32L031xx) && !defined(STM32L041xx)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80012f2:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80012f4:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80012f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80012f8:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80012fa:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80012fc:	69cb      	ldr	r3, [r1, #28]
 80012fe:	4a03      	ldr	r2, [pc, #12]	; (800130c <HAL_SPI_Init+0x7c>)
 8001300:	4013      	ands	r3, r2
 8001302:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001304:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001306:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001308:	702b      	strb	r3, [r5, #0]
  
  return HAL_OK;
}
 800130a:	bd70      	pop	{r4, r5, r6, pc}
 800130c:	fffff7ff 	.word	0xfffff7ff

08001310 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001312:	0005      	movs	r5, r0
  HAL_StatusTypeDef ret               = HAL_OK;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if(UART_INSTANCE_LOWPOWER(huart))
 8001314:	6803      	ldr	r3, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001316:	6882      	ldr	r2, [r0, #8]
 8001318:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800131a:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800131c:	4302      	orrs	r2, r0
 800131e:	6968      	ldr	r0, [r5, #20]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001320:	4e82      	ldr	r6, [pc, #520]	; (800152c <UART_SetConfig+0x21c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001322:	4302      	orrs	r2, r0
 8001324:	69e8      	ldr	r0, [r5, #28]
 8001326:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001328:	4881      	ldr	r0, [pc, #516]	; (8001530 <UART_SetConfig+0x220>)
 800132a:	4001      	ands	r1, r0
 800132c:	430a      	orrs	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	4980      	ldr	r1, [pc, #512]	; (8001534 <UART_SetConfig+0x224>)
 8001334:	400a      	ands	r2, r1
 8001336:	68e9      	ldr	r1, [r5, #12]
 8001338:	430a      	orrs	r2, r1
 800133a:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800133c:	69a9      	ldr	r1, [r5, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800133e:	42b3      	cmp	r3, r6
 8001340:	d001      	beq.n	8001346 <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001342:	6a2a      	ldr	r2, [r5, #32]
 8001344:	4311      	orrs	r1, r2
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001346:	689a      	ldr	r2, [r3, #8]
 8001348:	487b      	ldr	r0, [pc, #492]	; (8001538 <UART_SetConfig+0x228>)
 800134a:	4002      	ands	r2, r0
 800134c:	430a      	orrs	r2, r1
 800134e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001350:	4a7a      	ldr	r2, [pc, #488]	; (800153c <UART_SetConfig+0x22c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d117      	bne.n	8001386 <UART_SetConfig+0x76>
 8001356:	2203      	movs	r2, #3
 8001358:	4b79      	ldr	r3, [pc, #484]	; (8001540 <UART_SetConfig+0x230>)
 800135a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800135c:	4013      	ands	r3, r2
 800135e:	4a79      	ldr	r2, [pc, #484]	; (8001544 <UART_SetConfig+0x234>)
 8001360:	5cd4      	ldrb	r4, [r2, r3]
  uint32_t frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_USART2);
 8001362:	2002      	movs	r0, #2
 8001364:	f7ff fe96 	bl	8001094 <HAL_RCCEx_GetPeriphCLKFreq>

  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8001368:	682f      	ldr	r7, [r5, #0]
  uint32_t frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_USART2);
 800136a:	0003      	movs	r3, r0
  if(UART_INSTANCE_LOWPOWER(huart))
 800136c:	42b7      	cmp	r7, r6
 800136e:	d166      	bne.n	800143e <UART_SetConfig+0x12e>
  {
    /* Retrieve frequency clock */
    tmpreg = 0;

    switch (clocksource)
 8001370:	2c08      	cmp	r4, #8
 8001372:	d900      	bls.n	8001376 <UART_SetConfig+0x66>
 8001374:	e0d7      	b.n	8001526 <UART_SetConfig+0x216>
 8001376:	0020      	movs	r0, r4
 8001378:	f7fe fec6 	bl	8000108 <__gnu_thumb1_case_uqi>
 800137c:	d539d531 	.word	0xd539d531
 8001380:	d5d5d559 	.word	0xd5d5d559
 8001384:	5c          	.byte	0x5c
 8001385:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001386:	4a70      	ldr	r2, [pc, #448]	; (8001548 <UART_SetConfig+0x238>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d105      	bne.n	8001398 <UART_SetConfig+0x88>
 800138c:	220c      	movs	r2, #12
 800138e:	4b6c      	ldr	r3, [pc, #432]	; (8001540 <UART_SetConfig+0x230>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	4013      	ands	r3, r2
 8001394:	4a6d      	ldr	r2, [pc, #436]	; (800154c <UART_SetConfig+0x23c>)
 8001396:	e7e3      	b.n	8001360 <UART_SetConfig+0x50>
 8001398:	4a6d      	ldr	r2, [pc, #436]	; (8001550 <UART_SetConfig+0x240>)
 800139a:	2400      	movs	r4, #0
 800139c:	4293      	cmp	r3, r2
 800139e:	d0e0      	beq.n	8001362 <UART_SetConfig+0x52>
 80013a0:	4a6c      	ldr	r2, [pc, #432]	; (8001554 <UART_SetConfig+0x244>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d0dd      	beq.n	8001362 <UART_SetConfig+0x52>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80013a6:	3410      	adds	r4, #16
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013a8:	42b3      	cmp	r3, r6
 80013aa:	d1da      	bne.n	8001362 <UART_SetConfig+0x52>
 80013ac:	22c0      	movs	r2, #192	; 0xc0
 80013ae:	2180      	movs	r1, #128	; 0x80
 80013b0:	4b63      	ldr	r3, [pc, #396]	; (8001540 <UART_SetConfig+0x230>)
 80013b2:	0112      	lsls	r2, r2, #4
 80013b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b6:	00c9      	lsls	r1, r1, #3
 80013b8:	4013      	ands	r3, r2
 80013ba:	3c0c      	subs	r4, #12
 80013bc:	428b      	cmp	r3, r1
 80013be:	d0d0      	beq.n	8001362 <UART_SetConfig+0x52>
 80013c0:	d804      	bhi.n	80013cc <UART_SetConfig+0xbc>
 80013c2:	2400      	movs	r4, #0
 80013c4:	42a3      	cmp	r3, r4
 80013c6:	d0cc      	beq.n	8001362 <UART_SetConfig+0x52>
 80013c8:	2410      	movs	r4, #16
 80013ca:	e7ca      	b.n	8001362 <UART_SetConfig+0x52>
 80013cc:	2180      	movs	r1, #128	; 0x80
 80013ce:	2402      	movs	r4, #2
 80013d0:	0109      	lsls	r1, r1, #4
 80013d2:	428b      	cmp	r3, r1
 80013d4:	d0c5      	beq.n	8001362 <UART_SetConfig+0x52>
 80013d6:	3406      	adds	r4, #6
 80013d8:	4293      	cmp	r3, r2
 80013da:	d0c2      	beq.n	8001362 <UART_SetConfig+0x52>
 80013dc:	e7f4      	b.n	80013c8 <UART_SetConfig+0xb8>
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 80013de:	f7ff fd4f 	bl	8000e80 <HAL_RCC_GetPCLK1Freq>
 80013e2:	2400      	movs	r4, #0
      {
        tmpreg = (uint32_t) HSI_VALUE;
      }
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 80013e4:	0003      	movs	r3, r0
        ret = HAL_ERROR;
      break;
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 80013e6:	42a0      	cmp	r0, r4
 80013e8:	d106      	bne.n	80013f8 <UART_SetConfig+0xe8>
    }
  }

  return ret;

}
 80013ea:	0020      	movs	r0, r4
 80013ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80013ee:	4b54      	ldr	r3, [pc, #336]	; (8001540 <UART_SetConfig+0x230>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	06db      	lsls	r3, r3, #27
 80013f4:	d421      	bmi.n	800143a <UART_SetConfig+0x12a>
        tmpreg = (uint32_t) HSI_VALUE;
 80013f6:	4b58      	ldr	r3, [pc, #352]	; (8001558 <UART_SetConfig+0x248>)
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80013f8:	2103      	movs	r1, #3
 80013fa:	686a      	ldr	r2, [r5, #4]
        ret = HAL_ERROR;
 80013fc:	2401      	movs	r4, #1
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80013fe:	4351      	muls	r1, r2
 8001400:	4299      	cmp	r1, r3
 8001402:	d8f2      	bhi.n	80013ea <UART_SetConfig+0xda>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
 8001404:	0311      	lsls	r1, r2, #12
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8001406:	4299      	cmp	r1, r3
 8001408:	d3ef      	bcc.n	80013ea <UART_SetConfig+0xda>
        tmpreg = (uint32_t)(UART_DIV_LPUART(tmpreg, huart->Init.BaudRate));
 800140a:	2700      	movs	r7, #0
 800140c:	0856      	lsrs	r6, r2, #1
 800140e:	0e19      	lsrs	r1, r3, #24
 8001410:	0218      	lsls	r0, r3, #8
 8001412:	1980      	adds	r0, r0, r6
 8001414:	4179      	adcs	r1, r7
 8001416:	003b      	movs	r3, r7
 8001418:	f7fe ff0c 	bl	8000234 <__aeabi_uldivmod>
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 800141c:	4b4f      	ldr	r3, [pc, #316]	; (800155c <UART_SetConfig+0x24c>)
 800141e:	18c2      	adds	r2, r0, r3
 8001420:	4b4f      	ldr	r3, [pc, #316]	; (8001560 <UART_SetConfig+0x250>)
 8001422:	429a      	cmp	r2, r3
 8001424:	d8e1      	bhi.n	80013ea <UART_SetConfig+0xda>
           huart->Instance->BRR = tmpreg;
 8001426:	682b      	ldr	r3, [r5, #0]
 8001428:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800142a:	2400      	movs	r4, #0
      break;
 800142c:	e7dd      	b.n	80013ea <UART_SetConfig+0xda>
      tmpreg = HAL_RCC_GetSysClockFreq();
 800142e:	f7ff fc2d 	bl	8000c8c <HAL_RCC_GetSysClockFreq>
 8001432:	e7d6      	b.n	80013e2 <UART_SetConfig+0xd2>
      tmpreg = (uint32_t) LSE_VALUE;
 8001434:	2380      	movs	r3, #128	; 0x80
 8001436:	021b      	lsls	r3, r3, #8
 8001438:	e7de      	b.n	80013f8 <UART_SetConfig+0xe8>
        tmpreg = (uint32_t) (HSI_VALUE >> 2U);
 800143a:	4b4a      	ldr	r3, [pc, #296]	; (8001564 <UART_SetConfig+0x254>)
 800143c:	e7dc      	b.n	80013f8 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800143e:	2280      	movs	r2, #128	; 0x80
 8001440:	69e9      	ldr	r1, [r5, #28]
 8001442:	0212      	lsls	r2, r2, #8
 8001444:	4291      	cmp	r1, r2
 8001446:	d13f      	bne.n	80014c8 <UART_SetConfig+0x1b8>
    switch (clocksource)
 8001448:	2c08      	cmp	r4, #8
 800144a:	d83a      	bhi.n	80014c2 <UART_SetConfig+0x1b2>
 800144c:	0020      	movs	r0, r4
 800144e:	f7fe fe5b 	bl	8000108 <__gnu_thumb1_case_uqi>
 8001452:	0f05      	.short	0x0f05
 8001454:	38303817 	.word	0x38303817
 8001458:	3838      	.short	0x3838
 800145a:	33          	.byte	0x33
 800145b:	00          	.byte	0x00
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(frequency, huart->Init.BaudRate));
 800145c:	686a      	ldr	r2, [r5, #4]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	0011      	movs	r1, r2
 8001462:	0850      	lsrs	r0, r2, #1
 8001464:	1818      	adds	r0, r3, r0
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001466:	f7fe fe59 	bl	800011c <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 800146a:	2400      	movs	r4, #0
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800146c:	b280      	uxth	r0, r0
      break;
 800146e:	e016      	b.n	800149e <UART_SetConfig+0x18e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001470:	f7ff fd16 	bl	8000ea0 <HAL_RCC_GetPCLK2Freq>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001474:	686b      	ldr	r3, [r5, #4]
 8001476:	0040      	lsls	r0, r0, #1
 8001478:	085b      	lsrs	r3, r3, #1
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800147a:	18c0      	adds	r0, r0, r3
 800147c:	6869      	ldr	r1, [r5, #4]
 800147e:	e7f2      	b.n	8001466 <UART_SetConfig+0x156>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001480:	4b2f      	ldr	r3, [pc, #188]	; (8001540 <UART_SetConfig+0x230>)
 8001482:	6869      	ldr	r1, [r5, #4]
 8001484:	681c      	ldr	r4, [r3, #0]
 8001486:	2310      	movs	r3, #16
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001488:	0848      	lsrs	r0, r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800148a:	401c      	ands	r4, r3
 800148c:	d002      	beq.n	8001494 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800148e:	4b36      	ldr	r3, [pc, #216]	; (8001568 <UART_SetConfig+0x258>)
 8001490:	18c0      	adds	r0, r0, r3
 8001492:	e7e8      	b.n	8001466 <UART_SetConfig+0x156>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
 8001494:	4b35      	ldr	r3, [pc, #212]	; (800156c <UART_SetConfig+0x25c>)
 8001496:	18c0      	adds	r0, r0, r3
 8001498:	f7fe fe40 	bl	800011c <__udivsi3>
 800149c:	b280      	uxth	r0, r0
    brrtemp = usartdiv & 0xFFF0U;
 800149e:	230f      	movs	r3, #15
 80014a0:	0002      	movs	r2, r0
 80014a2:	439a      	bics	r2, r3
 80014a4:	0013      	movs	r3, r2
    brrtemp |= (uint16_t)((uint16_t)(usartdiv & (uint16_t)0x000FU) >> (uint16_t)1U);
 80014a6:	0700      	lsls	r0, r0, #28
    huart->Instance->BRR = brrtemp;
 80014a8:	682a      	ldr	r2, [r5, #0]
    brrtemp |= (uint16_t)((uint16_t)(usartdiv & (uint16_t)0x000FU) >> (uint16_t)1U);
 80014aa:	0f40      	lsrs	r0, r0, #29
    huart->Instance->BRR = brrtemp;
 80014ac:	4318      	orrs	r0, r3
 80014ae:	60d0      	str	r0, [r2, #12]
 80014b0:	e79b      	b.n	80013ea <UART_SetConfig+0xda>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80014b2:	f7ff fbeb 	bl	8000c8c <HAL_RCC_GetSysClockFreq>
 80014b6:	e7dd      	b.n	8001474 <UART_SetConfig+0x164>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80014b8:	686b      	ldr	r3, [r5, #4]
 80014ba:	0858      	lsrs	r0, r3, #1
 80014bc:	2380      	movs	r3, #128	; 0x80
 80014be:	025b      	lsls	r3, r3, #9
 80014c0:	e7db      	b.n	800147a <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80014c2:	2401      	movs	r4, #1
  uint16_t usartdiv                   = 0x0000U;
 80014c4:	2000      	movs	r0, #0
 80014c6:	e7ea      	b.n	800149e <UART_SetConfig+0x18e>
    switch (clocksource)
 80014c8:	2c08      	cmp	r4, #8
 80014ca:	d82c      	bhi.n	8001526 <UART_SetConfig+0x216>
 80014cc:	0020      	movs	r0, r4
 80014ce:	f7fe fe1b 	bl	8000108 <__gnu_thumb1_case_uqi>
 80014d2:	0f05      	.short	0x0f05
 80014d4:	2a222a12 	.word	0x2a222a12
 80014d8:	2a2a      	.short	0x2a2a
 80014da:	25          	.byte	0x25
 80014db:	00          	.byte	0x00
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80014dc:	f7ff fcd0 	bl	8000e80 <HAL_RCC_GetPCLK1Freq>
 80014e0:	6869      	ldr	r1, [r5, #4]
 80014e2:	084b      	lsrs	r3, r1, #1
 80014e4:	1818      	adds	r0, r3, r0
 80014e6:	f7fe fe19 	bl	800011c <__udivsi3>
 80014ea:	b280      	uxth	r0, r0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	e79c      	b.n	800142a <UART_SetConfig+0x11a>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80014f0:	f7ff fcd6 	bl	8000ea0 <HAL_RCC_GetPCLK2Freq>
 80014f4:	e7f4      	b.n	80014e0 <UART_SetConfig+0x1d0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <UART_SetConfig+0x230>)
 80014f8:	6869      	ldr	r1, [r5, #4]
 80014fa:	681c      	ldr	r4, [r3, #0]
 80014fc:	2310      	movs	r3, #16
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80014fe:	0848      	lsrs	r0, r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001500:	401c      	ands	r4, r3
 8001502:	d001      	beq.n	8001508 <UART_SetConfig+0x1f8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8001504:	4b17      	ldr	r3, [pc, #92]	; (8001564 <UART_SetConfig+0x254>)
 8001506:	e7ed      	b.n	80014e4 <UART_SetConfig+0x1d4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001508:	4b13      	ldr	r3, [pc, #76]	; (8001558 <UART_SetConfig+0x248>)
 800150a:	18c0      	adds	r0, r0, r3
 800150c:	f7fe fe06 	bl	800011c <__udivsi3>
 8001510:	b280      	uxth	r0, r0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	e769      	b.n	80013ea <UART_SetConfig+0xda>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001516:	f7ff fbb9 	bl	8000c8c <HAL_RCC_GetSysClockFreq>
 800151a:	e7e1      	b.n	80014e0 <UART_SetConfig+0x1d0>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	6869      	ldr	r1, [r5, #4]
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	0848      	lsrs	r0, r1, #1
 8001524:	e7de      	b.n	80014e4 <UART_SetConfig+0x1d4>
        ret = HAL_ERROR;
 8001526:	2401      	movs	r4, #1
 8001528:	e75f      	b.n	80013ea <UART_SetConfig+0xda>
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	40004800 	.word	0x40004800
 8001530:	efff69f3 	.word	0xefff69f3
 8001534:	ffffcfff 	.word	0xffffcfff
 8001538:	fffff4ff 	.word	0xfffff4ff
 800153c:	40013800 	.word	0x40013800
 8001540:	40021000 	.word	0x40021000
 8001544:	08001c54 	.word	0x08001c54
 8001548:	40004400 	.word	0x40004400
 800154c:	08001c58 	.word	0x08001c58
 8001550:	40004c00 	.word	0x40004c00
 8001554:	40005000 	.word	0x40005000
 8001558:	00f42400 	.word	0x00f42400
 800155c:	fffffd00 	.word	0xfffffd00
 8001560:	000ffcff 	.word	0x000ffcff
 8001564:	003d0900 	.word	0x003d0900
 8001568:	007a1200 	.word	0x007a1200
 800156c:	01e84800 	.word	0x01e84800

08001570 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001570:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001572:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001574:	07da      	lsls	r2, r3, #31
 8001576:	d506      	bpl.n	8001586 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001578:	6801      	ldr	r1, [r0, #0]
 800157a:	4c28      	ldr	r4, [pc, #160]	; (800161c <UART_AdvFeatureConfig+0xac>)
 800157c:	684a      	ldr	r2, [r1, #4]
 800157e:	4022      	ands	r2, r4
 8001580:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001582:	4322      	orrs	r2, r4
 8001584:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001586:	079a      	lsls	r2, r3, #30
 8001588:	d506      	bpl.n	8001598 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800158a:	6801      	ldr	r1, [r0, #0]
 800158c:	4c24      	ldr	r4, [pc, #144]	; (8001620 <UART_AdvFeatureConfig+0xb0>)
 800158e:	684a      	ldr	r2, [r1, #4]
 8001590:	4022      	ands	r2, r4
 8001592:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001594:	4322      	orrs	r2, r4
 8001596:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001598:	075a      	lsls	r2, r3, #29
 800159a:	d506      	bpl.n	80015aa <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800159c:	6801      	ldr	r1, [r0, #0]
 800159e:	4c21      	ldr	r4, [pc, #132]	; (8001624 <UART_AdvFeatureConfig+0xb4>)
 80015a0:	684a      	ldr	r2, [r1, #4]
 80015a2:	4022      	ands	r2, r4
 80015a4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80015a6:	4322      	orrs	r2, r4
 80015a8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80015aa:	071a      	lsls	r2, r3, #28
 80015ac:	d506      	bpl.n	80015bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80015ae:	6801      	ldr	r1, [r0, #0]
 80015b0:	4c1d      	ldr	r4, [pc, #116]	; (8001628 <UART_AdvFeatureConfig+0xb8>)
 80015b2:	684a      	ldr	r2, [r1, #4]
 80015b4:	4022      	ands	r2, r4
 80015b6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80015b8:	4322      	orrs	r2, r4
 80015ba:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80015bc:	06da      	lsls	r2, r3, #27
 80015be:	d506      	bpl.n	80015ce <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80015c0:	6801      	ldr	r1, [r0, #0]
 80015c2:	4c1a      	ldr	r4, [pc, #104]	; (800162c <UART_AdvFeatureConfig+0xbc>)
 80015c4:	688a      	ldr	r2, [r1, #8]
 80015c6:	4022      	ands	r2, r4
 80015c8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80015ca:	4322      	orrs	r2, r4
 80015cc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80015ce:	069a      	lsls	r2, r3, #26
 80015d0:	d506      	bpl.n	80015e0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80015d2:	6801      	ldr	r1, [r0, #0]
 80015d4:	4c16      	ldr	r4, [pc, #88]	; (8001630 <UART_AdvFeatureConfig+0xc0>)
 80015d6:	688a      	ldr	r2, [r1, #8]
 80015d8:	4022      	ands	r2, r4
 80015da:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80015dc:	4322      	orrs	r2, r4
 80015de:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80015e0:	065a      	lsls	r2, r3, #25
 80015e2:	d510      	bpl.n	8001606 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80015e4:	6801      	ldr	r1, [r0, #0]
 80015e6:	4d13      	ldr	r5, [pc, #76]	; (8001634 <UART_AdvFeatureConfig+0xc4>)
 80015e8:	684a      	ldr	r2, [r1, #4]
 80015ea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80015ec:	402a      	ands	r2, r5
 80015ee:	4322      	orrs	r2, r4
 80015f0:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80015f2:	2280      	movs	r2, #128	; 0x80
 80015f4:	0352      	lsls	r2, r2, #13
 80015f6:	4294      	cmp	r4, r2
 80015f8:	d105      	bne.n	8001606 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80015fa:	684a      	ldr	r2, [r1, #4]
 80015fc:	4c0e      	ldr	r4, [pc, #56]	; (8001638 <UART_AdvFeatureConfig+0xc8>)
 80015fe:	4022      	ands	r2, r4
 8001600:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001602:	4322      	orrs	r2, r4
 8001604:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001606:	061b      	lsls	r3, r3, #24
 8001608:	d506      	bpl.n	8001618 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800160a:	6802      	ldr	r2, [r0, #0]
 800160c:	490b      	ldr	r1, [pc, #44]	; (800163c <UART_AdvFeatureConfig+0xcc>)
 800160e:	6853      	ldr	r3, [r2, #4]
 8001610:	400b      	ands	r3, r1
 8001612:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001614:	430b      	orrs	r3, r1
 8001616:	6053      	str	r3, [r2, #4]
  }
}
 8001618:	bd30      	pop	{r4, r5, pc}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	fffdffff 	.word	0xfffdffff
 8001620:	fffeffff 	.word	0xfffeffff
 8001624:	fffbffff 	.word	0xfffbffff
 8001628:	ffff7fff 	.word	0xffff7fff
 800162c:	ffffefff 	.word	0xffffefff
 8001630:	ffffdfff 	.word	0xffffdfff
 8001634:	ffefffff 	.word	0xffefffff
 8001638:	ff9fffff 	.word	0xff9fffff
 800163c:	fff7ffff 	.word	0xfff7ffff

08001640 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001642:	0004      	movs	r4, r0
 8001644:	000e      	movs	r6, r1
 8001646:	0015      	movs	r5, r2
 8001648:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800164a:	6822      	ldr	r2, [r4, #0]
 800164c:	69d3      	ldr	r3, [r2, #28]
 800164e:	4033      	ands	r3, r6
 8001650:	1b9b      	subs	r3, r3, r6
 8001652:	4259      	negs	r1, r3
 8001654:	414b      	adcs	r3, r1
 8001656:	42ab      	cmp	r3, r5
 8001658:	d001      	beq.n	800165e <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800165a:	2000      	movs	r0, #0
 800165c:	e018      	b.n	8001690 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 800165e:	9b06      	ldr	r3, [sp, #24]
 8001660:	3301      	adds	r3, #1
 8001662:	d0f3      	beq.n	800164c <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001664:	9b06      	ldr	r3, [sp, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d113      	bne.n	8001692 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800166a:	6823      	ldr	r3, [r4, #0]
 800166c:	490c      	ldr	r1, [pc, #48]	; (80016a0 <UART_WaitOnFlagUntilTimeout+0x60>)
 800166e:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001670:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001672:	400a      	ands	r2, r1
 8001674:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	31a3      	adds	r1, #163	; 0xa3
 800167a:	31ff      	adds	r1, #255	; 0xff
 800167c:	438a      	bics	r2, r1
 800167e:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001680:	0022      	movs	r2, r4
 8001682:	2320      	movs	r3, #32
 8001684:	3269      	adds	r2, #105	; 0x69
 8001686:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001688:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 800168a:	2300      	movs	r3, #0
 800168c:	3468      	adds	r4, #104	; 0x68
 800168e:	7023      	strb	r3, [r4, #0]
}
 8001690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001692:	f7fe ff05 	bl	80004a0 <HAL_GetTick>
 8001696:	9b06      	ldr	r3, [sp, #24]
 8001698:	1bc0      	subs	r0, r0, r7
 800169a:	4283      	cmp	r3, r0
 800169c:	d2d5      	bcs.n	800164a <UART_WaitOnFlagUntilTimeout+0xa>
 800169e:	e7e4      	b.n	800166a <UART_WaitOnFlagUntilTimeout+0x2a>
 80016a0:	fffffe5f 	.word	0xfffffe5f

080016a4 <HAL_UART_Transmit>:
{
 80016a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 80016a6:	0007      	movs	r7, r0
{
 80016a8:	b085      	sub	sp, #20
 80016aa:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 80016ac:	3769      	adds	r7, #105	; 0x69
 80016ae:	783b      	ldrb	r3, [r7, #0]
{
 80016b0:	0004      	movs	r4, r0
 80016b2:	000d      	movs	r5, r1
 80016b4:	0016      	movs	r6, r2
    return HAL_BUSY;
 80016b6:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80016b8:	2b20      	cmp	r3, #32
 80016ba:	d146      	bne.n	800174a <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 80016bc:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80016be:	2900      	cmp	r1, #0
 80016c0:	d043      	beq.n	800174a <HAL_UART_Transmit+0xa6>
 80016c2:	2a00      	cmp	r2, #0
 80016c4:	d041      	beq.n	800174a <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	68a2      	ldr	r2, [r4, #8]
 80016ca:	015b      	lsls	r3, r3, #5
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d104      	bne.n	80016da <HAL_UART_Transmit+0x36>
 80016d0:	6923      	ldr	r3, [r4, #16]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1) != 0)
 80016d6:	4201      	tst	r1, r0
 80016d8:	d137      	bne.n	800174a <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 80016da:	0023      	movs	r3, r4
 80016dc:	3368      	adds	r3, #104	; 0x68
 80016de:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 80016e0:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80016e2:	2a01      	cmp	r2, #1
 80016e4:	d031      	beq.n	800174a <HAL_UART_Transmit+0xa6>
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016ee:	3321      	adds	r3, #33	; 0x21
 80016f0:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80016f2:	f7fe fed5 	bl	80004a0 <HAL_GetTick>
    huart->TxXferSize = Size;
 80016f6:	0023      	movs	r3, r4
 80016f8:	3350      	adds	r3, #80	; 0x50
 80016fa:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 80016fc:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016fe:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001700:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001702:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0U)
 8001704:	0021      	movs	r1, r4
 8001706:	3152      	adds	r1, #82	; 0x52
 8001708:	880a      	ldrh	r2, [r1, #0]
 800170a:	b292      	uxth	r2, r2
 800170c:	2a00      	cmp	r2, #0
 800170e:	d10d      	bne.n	800172c <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001710:	9b03      	ldr	r3, [sp, #12]
 8001712:	2140      	movs	r1, #64	; 0x40
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	0020      	movs	r0, r4
 8001718:	9b02      	ldr	r3, [sp, #8]
 800171a:	f7ff ff91 	bl	8001640 <UART_WaitOnFlagUntilTimeout>
 800171e:	2800      	cmp	r0, #0
 8001720:	d112      	bne.n	8001748 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8001722:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001724:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8001726:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 8001728:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800172a:	e00e      	b.n	800174a <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 800172c:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800172e:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8001730:	3b01      	subs	r3, #1
 8001732:	b29b      	uxth	r3, r3
 8001734:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001736:	9b03      	ldr	r3, [sp, #12]
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	0020      	movs	r0, r4
 800173e:	9b02      	ldr	r3, [sp, #8]
 8001740:	f7ff ff7e 	bl	8001640 <UART_WaitOnFlagUntilTimeout>
 8001744:	2800      	cmp	r0, #0
 8001746:	d002      	beq.n	800174e <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 8001748:	2003      	movs	r0, #3
}
 800174a:	b005      	add	sp, #20
 800174c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800174e:	68a3      	ldr	r3, [r4, #8]
 8001750:	6822      	ldr	r2, [r4, #0]
 8001752:	42b3      	cmp	r3, r6
 8001754:	d108      	bne.n	8001768 <HAL_UART_Transmit+0xc4>
 8001756:	6923      	ldr	r3, [r4, #16]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d105      	bne.n	8001768 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800175c:	882b      	ldrh	r3, [r5, #0]
        pData += 2U;
 800175e:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001760:	05db      	lsls	r3, r3, #23
 8001762:	0ddb      	lsrs	r3, r3, #23
 8001764:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2U;
 8001766:	e7cd      	b.n	8001704 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001768:	782b      	ldrb	r3, [r5, #0]
 800176a:	3501      	adds	r5, #1
 800176c:	6293      	str	r3, [r2, #40]	; 0x28
 800176e:	e7c9      	b.n	8001704 <HAL_UART_Transmit+0x60>

08001770 <UART_CheckIdleState>:
{
 8001770:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001772:	2600      	movs	r6, #0
{
 8001774:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001776:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001778:	f7fe fe92 	bl	80004a0 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800177c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800177e:	0005      	movs	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	071b      	lsls	r3, r3, #28
 8001784:	d417      	bmi.n	80017b6 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	075b      	lsls	r3, r3, #29
 800178c:	d50a      	bpl.n	80017a4 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800178e:	2180      	movs	r1, #128	; 0x80
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <UART_CheckIdleState+0x60>)
 8001792:	2200      	movs	r2, #0
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	03c9      	lsls	r1, r1, #15
 8001798:	002b      	movs	r3, r5
 800179a:	0020      	movs	r0, r4
 800179c:	f7ff ff50 	bl	8001640 <UART_WaitOnFlagUntilTimeout>
 80017a0:	2800      	cmp	r0, #0
 80017a2:	d113      	bne.n	80017cc <UART_CheckIdleState+0x5c>
  huart->gState  = HAL_UART_STATE_READY;
 80017a4:	0022      	movs	r2, r4
 80017a6:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80017a8:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80017aa:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 80017ac:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80017ae:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80017b0:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 80017b2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80017b4:	e00b      	b.n	80017ce <UART_CheckIdleState+0x5e>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80017b6:	2180      	movs	r1, #128	; 0x80
 80017b8:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <UART_CheckIdleState+0x60>)
 80017ba:	0032      	movs	r2, r6
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	0389      	lsls	r1, r1, #14
 80017c0:	0003      	movs	r3, r0
 80017c2:	0020      	movs	r0, r4
 80017c4:	f7ff ff3c 	bl	8001640 <UART_WaitOnFlagUntilTimeout>
 80017c8:	2800      	cmp	r0, #0
 80017ca:	d0dc      	beq.n	8001786 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80017cc:	2003      	movs	r0, #3
}
 80017ce:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80017d0:	01ffffff 	.word	0x01ffffff

080017d4 <HAL_UART_Init>:
{
 80017d4:	b570      	push	{r4, r5, r6, lr}
 80017d6:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80017d8:	d101      	bne.n	80017de <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80017da:	2001      	movs	r0, #1
}
 80017dc:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80017de:	0005      	movs	r5, r0
 80017e0:	3569      	adds	r5, #105	; 0x69
 80017e2:	782b      	ldrb	r3, [r5, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d104      	bne.n	80017f4 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80017ea:	0002      	movs	r2, r0
 80017ec:	3268      	adds	r2, #104	; 0x68
 80017ee:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80017f0:	f000 f976 	bl	8001ae0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80017f4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80017f6:	2101      	movs	r1, #1
 80017f8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80017fa:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80017fc:	6813      	ldr	r3, [r2, #0]
 80017fe:	438b      	bics	r3, r1
 8001800:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001802:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001804:	2b00      	cmp	r3, #0
 8001806:	d002      	beq.n	800180e <HAL_UART_Init+0x3a>
    UART_AdvFeatureConfig(huart);
 8001808:	0020      	movs	r0, r4
 800180a:	f7ff feb1 	bl	8001570 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800180e:	0020      	movs	r0, r4
 8001810:	f7ff fd7e 	bl	8001310 <UART_SetConfig>
 8001814:	2801      	cmp	r0, #1
 8001816:	d0e0      	beq.n	80017da <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001818:	6823      	ldr	r3, [r4, #0]
 800181a:	4908      	ldr	r1, [pc, #32]	; (800183c <HAL_UART_Init+0x68>)
 800181c:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800181e:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001820:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001822:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001824:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	438a      	bics	r2, r1
 800182a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800182c:	2201      	movs	r2, #1
 800182e:	6819      	ldr	r1, [r3, #0]
 8001830:	430a      	orrs	r2, r1
 8001832:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001834:	f7ff ff9c 	bl	8001770 <UART_CheckIdleState>
 8001838:	e7d0      	b.n	80017dc <HAL_UART_Init+0x8>
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	ffffb7ff 	.word	0xffffb7ff

08001840 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001840:	4924      	ldr	r1, [pc, #144]	; (80018d4 <SystemClock_Config+0x94>)
 8001842:	4a25      	ldr	r2, [pc, #148]	; (80018d8 <SystemClock_Config+0x98>)
 8001844:	680b      	ldr	r3, [r1, #0]
{
 8001846:	b530      	push	{r4, r5, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001848:	401a      	ands	r2, r3
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	4313      	orrs	r3, r2
 8001850:	600b      	str	r3, [r1, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001852:	23a0      	movs	r3, #160	; 0xa0
{
 8001854:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001856:	02db      	lsls	r3, r3, #11
 8001858:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	025b      	lsls	r3, r3, #9
 800185e:	931b      	str	r3, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	035b      	lsls	r3, r3, #13
 8001864:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8001866:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001868:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800186a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800186c:	041b      	lsls	r3, r3, #16
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800186e:	a810      	add	r0, sp, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001870:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001872:	941a      	str	r4, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8001874:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001876:	f7fe ff99 	bl	80007ac <HAL_RCC_OscConfig>
 800187a:	2800      	cmp	r0, #0
 800187c:	d000      	beq.n	8001880 <SystemClock_Config+0x40>
 800187e:	e7fe      	b.n	800187e <SystemClock_Config+0x3e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001880:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001882:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001884:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001886:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001888:	3b0c      	subs	r3, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800188a:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800188c:	0029      	movs	r1, r5
 800188e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001890:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001892:	f7ff fa37 	bl	8000d04 <HAL_RCC_ClockConfig>
 8001896:	2800      	cmp	r0, #0
 8001898:	d000      	beq.n	800189c <SystemClock_Config+0x5c>
 800189a:	e7fe      	b.n	800189a <SystemClock_Config+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800189c:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800189e:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018a0:	9406      	str	r4, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a2:	f7ff fb0d 	bl	8000ec0 <HAL_RCCEx_PeriphCLKConfig>
 80018a6:	1e04      	subs	r4, r0, #0
 80018a8:	d000      	beq.n	80018ac <SystemClock_Config+0x6c>
 80018aa:	e7fe      	b.n	80018aa <SystemClock_Config+0x6a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80018ac:	f7ff fae2 	bl	8000e74 <HAL_RCC_GetHCLKFreq>
 80018b0:	21fa      	movs	r1, #250	; 0xfa
 80018b2:	0089      	lsls	r1, r1, #2
 80018b4:	f7fe fc32 	bl	800011c <__udivsi3>
 80018b8:	f7fe fe3e 	bl	8000538 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80018bc:	2004      	movs	r0, #4
 80018be:	f7fe fe55 	bl	800056c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80018c2:	2001      	movs	r0, #1
 80018c4:	0022      	movs	r2, r4
 80018c6:	0021      	movs	r1, r4
 80018c8:	4240      	negs	r0, r0
 80018ca:	f7fe fdfb 	bl	80004c4 <HAL_NVIC_SetPriority>
}
 80018ce:	b01f      	add	sp, #124	; 0x7c
 80018d0:	bd30      	pop	{r4, r5, pc}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	40007000 	.word	0x40007000
 80018d8:	ffffe7ff 	.word	0xffffe7ff

080018dc <main>:
{
 80018dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018de:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 80018e0:	f7fe fdc6 	bl	8000470 <HAL_Init>
  SystemClock_Config();
 80018e4:	f7ff ffac 	bl	8001840 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e8:	2004      	movs	r0, #4
 80018ea:	4b42      	ldr	r3, [pc, #264]	; (80019f4 <main+0x118>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ec:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 80018f0:	2784      	movs	r7, #132	; 0x84
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	4301      	orrs	r1, r0
 80018f4:	62d9      	str	r1, [r3, #44]	; 0x2c
 80018f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 80018f8:	00ff      	lsls	r7, r7, #3
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fa:	4002      	ands	r2, r0
 80018fc:	9201      	str	r2, [sp, #4]
 80018fe:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001900:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001902:	307c      	adds	r0, #124	; 0x7c
 8001904:	4301      	orrs	r1, r0
 8001906:	62d9      	str	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001908:	2102      	movs	r1, #2
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190a:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190e:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 8001910:	20a0      	movs	r0, #160	; 0xa0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001912:	9202      	str	r2, [sp, #8]
 8001914:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 8001918:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	432a      	orrs	r2, r5
 800191c:	62da      	str	r2, [r3, #44]	; 0x2c
 800191e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001920:	4e35      	ldr	r6, [pc, #212]	; (80019f8 <main+0x11c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001922:	402a      	ands	r2, r5
 8001924:	9203      	str	r2, [sp, #12]
 8001926:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800192a:	430a      	orrs	r2, r1
 800192c:	62da      	str	r2, [r3, #44]	; 0x2c
 800192e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 8001930:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001932:	400b      	ands	r3, r1
 8001934:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 8001936:	0039      	movs	r1, r7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001938:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CE1_Pin, GPIO_PIN_RESET);
 800193a:	f7fe fee7 	bl	800070c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 800193e:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001940:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = B1_Pin;
 8001942:	019b      	lsls	r3, r3, #6
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001944:	482d      	ldr	r0, [pc, #180]	; (80019fc <main+0x120>)
  GPIO_InitStruct.Pin = B1_Pin;
 8001946:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001948:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800194c:	f7fe fe22 	bl	8000594 <HAL_GPIO_Init>
  /*Configure GPIO pins : LD2_Pin CE1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|CE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	20a0      	movs	r0, #160	; 0xa0
 8001952:	a905      	add	r1, sp, #20
 8001954:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LD2_Pin|CE1_Pin;
 8001956:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001958:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f7fe fe19 	bl	8000594 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR1_Pin */
  GPIO_InitStruct.Pin = PIR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(PIR1_GPIO_Port, &GPIO_InitStruct);
 8001962:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = PIR1_Pin;
 8001964:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(PIR1_GPIO_Port, &GPIO_InitStruct);
 8001966:	a905      	add	r1, sp, #20
 8001968:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = PIR1_Pin;
 800196a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800196c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(PIR1_GPIO_Port, &GPIO_InitStruct);
 8001970:	f7fe fe10 	bl	8000594 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001974:	0022      	movs	r2, r4
 8001976:	0021      	movs	r1, r4
 8001978:	2007      	movs	r0, #7
 800197a:	f7fe fda3 	bl	80004c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800197e:	2007      	movs	r0, #7
 8001980:	f7fe fdd0 	bl	8000524 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8001984:	481e      	ldr	r0, [pc, #120]	; (8001a00 <main+0x124>)
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <main+0x128>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001988:	6084      	str	r4, [r0, #8]
  huart2.Instance = USART2;
 800198a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800198c:	23e1      	movs	r3, #225	; 0xe1
 800198e:	025b      	lsls	r3, r3, #9
 8001990:	6043      	str	r3, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001992:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001994:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001996:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001998:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199a:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800199c:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800199e:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019a0:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019a2:	f7ff ff17 	bl	80017d4 <HAL_UART_Init>
 80019a6:	42a0      	cmp	r0, r4
 80019a8:	d000      	beq.n	80019ac <main+0xd0>
 80019aa:	e7fe      	b.n	80019aa <main+0xce>
  hspi1.Instance = SPI1;
 80019ac:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <main+0x12c>)
 80019ae:	4a17      	ldr	r2, [pc, #92]	; (8001a0c <main+0x130>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019b0:	6098      	str	r0, [r3, #8]
  hspi1.Instance = SPI1;
 80019b2:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019b4:	2282      	movs	r2, #130	; 0x82
 80019b6:	0052      	lsls	r2, r2, #1
 80019b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ba:	32fc      	adds	r2, #252	; 0xfc
 80019bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.CRCPolynomial = 7;
 80019be:	3afa      	subs	r2, #250	; 0xfa
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019c0:	60d8      	str	r0, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c2:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019c4:	6158      	str	r0, [r3, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019c6:	61d8      	str	r0, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019c8:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ca:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019cc:	6298      	str	r0, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80019ce:	3aff      	subs	r2, #255	; 0xff
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019d0:	0018      	movs	r0, r3
  hspi1.Init.CRCPolynomial = 7;
 80019d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019d4:	f7ff fc5c 	bl	8001290 <HAL_SPI_Init>
 80019d8:	2800      	cmp	r0, #0
 80019da:	d000      	beq.n	80019de <main+0x102>
 80019dc:	e7fe      	b.n	80019dc <main+0x100>
  HAL_GPIO_WritePin(GPIOA, CE1_Pin, GPIO_PIN_SET); //SPI NSS setup
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	20a0      	movs	r0, #160	; 0xa0
 80019e2:	002a      	movs	r2, r5
 80019e4:	05c0      	lsls	r0, r0, #23
 80019e6:	00c9      	lsls	r1, r1, #3
 80019e8:	f7fe fe90 	bl	800070c <HAL_GPIO_WritePin>
  HAL_Delay(10); //delay for 10ms.
 80019ec:	200a      	movs	r0, #10
 80019ee:	f7fe fd5d 	bl	80004ac <HAL_Delay>
 80019f2:	e7fe      	b.n	80019f2 <main+0x116>
 80019f4:	40021000 	.word	0x40021000
 80019f8:	10110000 	.word	0x10110000
 80019fc:	50000800 	.word	0x50000800
 8001a00:	2000007c 	.word	0x2000007c
 8001a04:	40004400 	.word	0x40004400
 8001a08:	20000024 	.word	0x20000024
 8001a0c:	40013000 	.word	0x40013000

08001a10 <HAL_GPIO_EXTI_Callback>:
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  if (GPIO_Pin == B1_Pin || GPIO_Pin == PIR1_Pin)
 8001a10:	2380      	movs	r3, #128	; 0x80
{
 8001a12:	b510      	push	{r4, lr}
  if (GPIO_Pin == B1_Pin || GPIO_Pin == PIR1_Pin)
 8001a14:	019b      	lsls	r3, r3, #6
 8001a16:	4298      	cmp	r0, r3
 8001a18:	d001      	beq.n	8001a1e <HAL_GPIO_EXTI_Callback+0xe>
 8001a1a:	2840      	cmp	r0, #64	; 0x40
 8001a1c:	d10a      	bne.n	8001a34 <HAL_GPIO_EXTI_Callback+0x24>
  {
    /* Toggle LED2 */
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a1e:	20a0      	movs	r0, #160	; 0xa0
 8001a20:	2120      	movs	r1, #32
 8001a22:	05c0      	lsls	r0, r0, #23
 8001a24:	f7fe fe78 	bl	8000718 <HAL_GPIO_TogglePin>

	  char *msg = "Driveway Alarm Triggered!\n\r";

	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 0xFFFF);
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <HAL_GPIO_EXTI_Callback+0x28>)
 8001a2a:	221b      	movs	r2, #27
 8001a2c:	4903      	ldr	r1, [pc, #12]	; (8001a3c <HAL_GPIO_EXTI_Callback+0x2c>)
 8001a2e:	4804      	ldr	r0, [pc, #16]	; (8001a40 <HAL_GPIO_EXTI_Callback+0x30>)
 8001a30:	f7ff fe38 	bl	80016a4 <HAL_UART_Transmit>
  }
}
 8001a34:	bd10      	pop	{r4, pc}
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	0000ffff 	.word	0x0000ffff
 8001a3c:	08001c65 	.word	0x08001c65
 8001a40:	2000007c 	.word	0x2000007c

08001a44 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a44:	2201      	movs	r2, #1
 8001a46:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <HAL_MspInit+0x3c>)
{
 8001a48:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001a4c:	2005      	movs	r0, #5
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	2280      	movs	r2, #128	; 0x80
 8001a54:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001a56:	0552      	lsls	r2, r2, #21
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	4240      	negs	r0, r0
 8001a60:	0011      	movs	r1, r2
 8001a62:	f7fe fd2f 	bl	80004c4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2002      	movs	r0, #2
 8001a6a:	0011      	movs	r1, r2
 8001a6c:	4240      	negs	r0, r0
 8001a6e:	f7fe fd29 	bl	80004c4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2001      	movs	r0, #1
 8001a76:	0011      	movs	r1, r2
 8001a78:	4240      	negs	r0, r0
 8001a7a:	f7fe fd23 	bl	80004c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7e:	bd10      	pop	{r4, pc}
 8001a80:	40021000 	.word	0x40021000

08001a84 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a84:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <HAL_SPI_MspInit+0x50>)
 8001a88:	6802      	ldr	r2, [r0, #0]
{
 8001a8a:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d11e      	bne.n	8001ace <HAL_SPI_MspInit+0x4a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	4a11      	ldr	r2, [pc, #68]	; (8001ad8 <HAL_SPI_MspInit+0x54>)
 8001a94:	015b      	lsls	r3, r3, #5
 8001a96:	6b51      	ldr	r1, [r2, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	6353      	str	r3, [r2, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a9e:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	2503      	movs	r5, #3
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001aa6:	015b      	lsls	r3, r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	a901      	add	r1, sp, #4
 8001aaa:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001aac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab2:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001ab4:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab6:	f7fe fd6d 	bl	8000594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001aba:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001abc:	a901      	add	r1, sp, #4
 8001abe:	4807      	ldr	r0, [pc, #28]	; (8001adc <HAL_SPI_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ac0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001ac8:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f7fe fd63 	bl	8000594 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ace:	b006      	add	sp, #24
 8001ad0:	bd70      	pop	{r4, r5, r6, pc}
 8001ad2:	46c0      	nop			; (mov r8, r8)
 8001ad4:	40013000 	.word	0x40013000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	50000400 	.word	0x50000400

08001ae0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_UART_MspInit+0x38>)
 8001ae4:	6802      	ldr	r2, [r0, #0]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d114      	bne.n	8001b14 <HAL_UART_MspInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aea:	2380      	movs	r3, #128	; 0x80
 8001aec:	4a0b      	ldr	r2, [pc, #44]	; (8001b1c <HAL_UART_MspInit+0x3c>)
 8001aee:	029b      	lsls	r3, r3, #10
 8001af0:	6b91      	ldr	r1, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af2:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001af4:	430b      	orrs	r3, r1
 8001af6:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001af8:	230c      	movs	r3, #12
 8001afa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	3b0a      	subs	r3, #10
 8001afe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b04:	3303      	adds	r3, #3
 8001b06:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b08:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001b0a:	3301      	adds	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001b0e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b10:	f7fe fd40 	bl	8000594 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b14:	b007      	add	sp, #28
 8001b16:	bd00      	pop	{pc}
 8001b18:	40004400 	.word	0x40004400
 8001b1c:	40021000 	.word	0x40021000

08001b20 <SVC_Handler>:
 8001b20:	4770      	bx	lr

08001b22 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b22:	4770      	bx	lr

08001b24 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001b24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b26:	f7fe fcb3 	bl	8000490 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001b2a:	f7fe fd2e 	bl	800058a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2e:	bd10      	pop	{r4, pc}

08001b30 <EXTI4_15_IRQHandler>:

/**
* @brief This function handles EXTI line 4 to 15 interrupts.
*/
void EXTI4_15_IRQHandler(void)
{
 8001b30:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001b32:	2040      	movs	r0, #64	; 0x40
 8001b34:	f7fe fdf4 	bl	8000720 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b38:	2080      	movs	r0, #128	; 0x80
 8001b3a:	0180      	lsls	r0, r0, #6
 8001b3c:	f7fe fdf0 	bl	8000720 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001b40:	bd10      	pop	{r4, pc}
	...

08001b44 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{    
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001b44:	2280      	movs	r2, #128	; 0x80
 8001b46:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <SystemInit+0x44>)
 8001b48:	0052      	lsls	r2, r2, #1
 8001b4a:	6819      	ldr	r1, [r3, #0]
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	490e      	ldr	r1, [pc, #56]	; (8001b8c <SystemInit+0x48>)
 8001b54:	400a      	ands	r2, r1
 8001b56:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	490d      	ldr	r1, [pc, #52]	; (8001b90 <SystemInit+0x4c>)
 8001b5c:	400a      	ands	r2, r1
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001b5e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001b60:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	438a      	bics	r2, r1
 8001b66:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	490a      	ldr	r1, [pc, #40]	; (8001b94 <SystemInit+0x50>)
 8001b6c:	400a      	ands	r2, r1
 8001b6e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001b70:	68da      	ldr	r2, [r3, #12]
 8001b72:	4909      	ldr	r1, [pc, #36]	; (8001b98 <SystemInit+0x54>)
 8001b74:	400a      	ands	r2, r1
 8001b76:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001b78:	2200      	movs	r2, #0
 8001b7a:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b7c:	2280      	movs	r2, #128	; 0x80
 8001b7e:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <SystemInit+0x58>)
 8001b80:	0512      	lsls	r2, r2, #20
 8001b82:	609a      	str	r2, [r3, #8]
#endif
}
 8001b84:	4770      	bx	lr
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	88ff400c 	.word	0x88ff400c
 8001b90:	fef6fff6 	.word	0xfef6fff6
 8001b94:	fffbffff 	.word	0xfffbffff
 8001b98:	ff02ffff 	.word	0xff02ffff
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001ba0:	480d      	ldr	r0, [pc, #52]	; (8001bd8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001ba2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001ba4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ba6:	e003      	b.n	8001bb0 <LoopCopyDataInit>

08001ba8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8001baa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bae:	3104      	adds	r1, #4

08001bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001bb0:	480b      	ldr	r0, [pc, #44]	; (8001be0 <LoopForever+0xa>)
  ldr  r3, =_edata
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <LoopForever+0xe>)
  adds  r2, r0, r1
 8001bb4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bb6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bb8:	d3f6      	bcc.n	8001ba8 <CopyDataInit>
  ldr  r2, =_sbss
 8001bba:	4a0b      	ldr	r2, [pc, #44]	; (8001be8 <LoopForever+0x12>)
  b  LoopFillZerobss
 8001bbc:	e002      	b.n	8001bc4 <LoopFillZerobss>

08001bbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001bbe:	2300      	movs	r3, #0
  str  r3, [r2]
 8001bc0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc2:	3204      	adds	r2, #4

08001bc4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <LoopForever+0x16>)
  cmp  r2, r3
 8001bc6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001bc8:	d3f9      	bcc.n	8001bbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001bca:	f7ff ffbb 	bl	8001b44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bce:	f000 f811 	bl	8001bf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bd2:	f7ff fe83 	bl	80018dc <main>

08001bd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bd6:	e7fe      	b.n	8001bd6 <LoopForever>
   ldr   r0, =_estack
 8001bd8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8001bdc:	08001cb4 	.word	0x08001cb4
  ldr  r0, =_sdata
 8001be0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001be4:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8001be8:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8001bec:	200000ec 	.word	0x200000ec

08001bf0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bf0:	e7fe      	b.n	8001bf0 <ADC1_COMP_IRQHandler>
	...

08001bf4 <__libc_init_array>:
 8001bf4:	b570      	push	{r4, r5, r6, lr}
 8001bf6:	2600      	movs	r6, #0
 8001bf8:	4d0c      	ldr	r5, [pc, #48]	; (8001c2c <__libc_init_array+0x38>)
 8001bfa:	4c0d      	ldr	r4, [pc, #52]	; (8001c30 <__libc_init_array+0x3c>)
 8001bfc:	1b64      	subs	r4, r4, r5
 8001bfe:	10a4      	asrs	r4, r4, #2
 8001c00:	42a6      	cmp	r6, r4
 8001c02:	d109      	bne.n	8001c18 <__libc_init_array+0x24>
 8001c04:	2600      	movs	r6, #0
 8001c06:	f000 f819 	bl	8001c3c <_init>
 8001c0a:	4d0a      	ldr	r5, [pc, #40]	; (8001c34 <__libc_init_array+0x40>)
 8001c0c:	4c0a      	ldr	r4, [pc, #40]	; (8001c38 <__libc_init_array+0x44>)
 8001c0e:	1b64      	subs	r4, r4, r5
 8001c10:	10a4      	asrs	r4, r4, #2
 8001c12:	42a6      	cmp	r6, r4
 8001c14:	d105      	bne.n	8001c22 <__libc_init_array+0x2e>
 8001c16:	bd70      	pop	{r4, r5, r6, pc}
 8001c18:	00b3      	lsls	r3, r6, #2
 8001c1a:	58eb      	ldr	r3, [r5, r3]
 8001c1c:	4798      	blx	r3
 8001c1e:	3601      	adds	r6, #1
 8001c20:	e7ee      	b.n	8001c00 <__libc_init_array+0xc>
 8001c22:	00b3      	lsls	r3, r6, #2
 8001c24:	58eb      	ldr	r3, [r5, r3]
 8001c26:	4798      	blx	r3
 8001c28:	3601      	adds	r6, #1
 8001c2a:	e7f2      	b.n	8001c12 <__libc_init_array+0x1e>
 8001c2c:	08001cac 	.word	0x08001cac
 8001c30:	08001cac 	.word	0x08001cac
 8001c34:	08001cac 	.word	0x08001cac
 8001c38:	08001cb0 	.word	0x08001cb0

08001c3c <_init>:
 8001c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c3e:	46c0      	nop			; (mov r8, r8)
 8001c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c42:	bc08      	pop	{r3}
 8001c44:	469e      	mov	lr, r3
 8001c46:	4770      	bx	lr

08001c48 <_fini>:
 8001c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c4a:	46c0      	nop			; (mov r8, r8)
 8001c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c4e:	bc08      	pop	{r3}
 8001c50:	469e      	mov	lr, r3
 8001c52:	4770      	bx	lr
