Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jun 10 00:15:04 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file complex2DAdder_control_sets_placed.rpt
| Design       : complex2DAdder
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           13 |
| Yes          | No                    | No                     |             296 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+
| Clock Signal |                      Enable Signal                     |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+
|  ap_clk      | index_reg_1300                                         | complex2DAdder_AXILiteS_s_axi_U/SR[0]  |                1 |              3 |
|  ap_clk      |                                                        | complex2DAdder_AXILiteS_s_axi_U/ar_hs  |                2 |              4 |
|  ap_clk      |                                                        |                                        |                3 |              5 |
|  ap_clk      | complex2DAdder_AXILiteS_s_axi_U/aw_hs                  |                                        |                2 |              8 |
|  ap_clk      |                                                        | complex2DAdder_AXILiteS_s_axi_U/ARESET |               11 |             24 |
|  ap_clk      | rdata_data_reg[31]_i_7_n_0                             |                                        |                7 |             32 |
|  ap_clk      | rdata_data_reg[31]_i_20_n_0                            |                                        |                8 |             32 |
|  ap_clk      | rdata_data_reg[31]_i_13_n_0                            |                                        |               11 |             32 |
|  ap_clk      | rdata_data_reg[31]_i_11_n_0                            |                                        |                9 |             32 |
|  ap_clk      | complex2DAdder_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0 |                                        |               14 |             32 |
|  ap_clk      | out_M_real_V_TDATA[28]_INST_0_i_8_n_0                  |                                        |               29 |            128 |
+--------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+


