Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 15 23:43:25 2021
| Host         : C23CDWILLITS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_basys3_control_sets_placed.rpt
| Design       : top_basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            1 |
| No           | No                    | Yes                    |             226 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+-----------------------+------------------+----------------+
|              Clock Signal             | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------+-----------------------+------------------+----------------+
|  clkdiv_inst_tdm/CLK                  |               | clkdiv_inst_tdm/AR[0] |                1 |              4 |
|  uut_inst/f_next_state_reg[3]_i_2_n_0 |               |                       |                1 |              8 |
|  clkdiv_inst/CLK                      |               | uut_inst/i_reset      |                1 |              8 |
|  clkdiv_inst_thunderbird/S_reg[7]     |               | btnU_IBUF             |                3 |             22 |
|  clk_IBUF_BUFG                        |               | clkdiv_inst_tdm/AR[0] |               24 |            192 |
+---------------------------------------+---------------+-----------------------+------------------+----------------+


