From 5f049afc2cbe4a39360355a4b20d8196b03a2e17 Mon Sep 17 00:00:00 2001
From: Jung Zhao <jung.zhao@rock-chips.com>
Date: Wed, 31 Jan 2018 18:00:40 +0800
Subject: [PATCH] arm64: dts: rockchip: px30: add core reset

Change-Id: I7a3bf6d6098fdd12f71d5b2a51e898dc8ed24e12
Signed-off-by: Jung Zhao <jung.zhao@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/px30.dtsi | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi
index f6237192998c..2c88d7d1102c 100644
--- a/arch/arm64/boot/dts/rockchip/px30.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30.dtsi
@@ -902,8 +902,10 @@
 		clocks = <&cru ACLK_VPU>, <&cru HCLK_VPU>, <&cru SCLK_CORE_VPU>;
 		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
 		resets = <&cru SRST_VPU_A>, <&cru SRST_VPU_H>,
-			<&cru SRST_VPU_NIU_A>, <&cru SRST_VPU_NIU_H>;
-		reset-names = "video_a", "video_h", "niu_a", "niu_h";
+			<&cru SRST_VPU_NIU_A>, <&cru SRST_VPU_NIU_H>,
+			<&cru SRST_VPU_CORE>;
+		reset-names = "video_a", "video_h", "niu_a", "niu_h",
+			"video_core";
 		mode_bit = <15>;
 		mode_ctrl = <0x410>;
 		name = "vpu_combo";
-- 
2.35.3

