Timing Analyzer report for heapsort
Tue Sep 08 15:36:58 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; heapsort                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 3.57        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  86.2%      ;
;     Processor 3            ;  85.9%      ;
;     Processor 4            ;  84.2%      ;
;     Processors 5-6         ;   0.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; heapsort.sdc  ; OK     ; Tue Sep 08 15:36:48 2020 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
; fs         ; Base ; 80.000 ; 12.5 MHz  ; 0.000 ; 40.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fs }  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 19.78 MHz ; 19.78 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -30.560 ; -6017.170         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.339 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; 9.628  ; 0.000                            ;
; fs    ; 76.000 ; 0.000                            ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.560 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.127     ; 50.471     ;
; -30.539 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.128     ; 50.449     ;
; -30.362 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.444     ; 49.916     ;
; -30.362 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.444     ; 49.916     ;
; -30.362 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.444     ; 49.916     ;
; -30.362 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.444     ; 49.916     ;
; -30.362 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.444     ; 49.916     ;
; -30.362 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.444     ; 49.916     ;
; -30.341 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.445     ; 49.894     ;
; -30.341 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.445     ; 49.894     ;
; -30.341 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.445     ; 49.894     ;
; -30.341 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.445     ; 49.894     ;
; -30.341 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.445     ; 49.894     ;
; -30.341 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.445     ; 49.894     ;
; -30.254 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.090     ; 50.202     ;
; -30.233 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.091     ; 50.180     ;
; -30.228 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 50.491     ;
; -30.030 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.936     ;
; -30.030 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.936     ;
; -30.030 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.936     ;
; -30.030 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.936     ;
; -30.030 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.936     ;
; -30.030 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.936     ;
; -30.016 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.069     ; 49.945     ;
; -30.002 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 50.265     ;
; -29.995 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.070     ; 49.923     ;
; -29.922 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.262      ; 50.222     ;
; -29.915 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.027     ; 49.886     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.913 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.447     ; 49.464     ;
; -29.894 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.028     ; 49.864     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.892 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.448     ; 49.442     ;
; -29.876 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_10|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 20.000       ; -0.027     ; 49.847     ;
; -29.856 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 50.119     ;
; -29.855 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_10|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 20.000       ; -0.028     ; 49.825     ;
; -29.830 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 50.093     ;
; -29.804 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.710     ;
; -29.804 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.710     ;
; -29.804 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.710     ;
; -29.804 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.710     ;
; -29.804 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.710     ;
; -29.804 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.710     ;
; -29.773 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 50.036     ;
; -29.762 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.028     ; 49.732     ;
; -29.741 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.029     ; 49.710     ;
; -29.696 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.262      ; 49.996     ;
; -29.690 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 49.953     ;
; -29.684 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; 0.283      ; 49.965     ;
; -29.662 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.449     ; 49.211     ;
; -29.658 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.449     ; 49.207     ;
; -29.658 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.564     ;
; -29.658 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.564     ;
; -29.658 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.564     ;
; -29.658 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.564     ;
; -29.658 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.564     ;
; -29.658 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.564     ;
; -29.648 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_10|addr_U_reg[8]                                                                                 ; clk          ; clk         ; 20.000       ; -0.033     ; 49.613     ;
; -29.643 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|addr_L_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.034     ; 49.607     ;
; -29.641 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.450     ; 49.189     ;
; -29.637 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.450     ; 49.185     ;
; -29.632 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.538     ;
; -29.632 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.538     ;
; -29.632 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.538     ;
; -29.632 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.538     ;
; -29.632 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.538     ;
; -29.632 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.092     ; 49.538     ;
; -29.627 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_10|addr_U_reg[8]                                                                                 ; clk          ; clk         ; 20.000       ; -0.034     ; 49.591     ;
; -29.622 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|addr_L_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.035     ; 49.585     ;
; -29.595 ; sorting_node:sorting_node_1|data_U_reg[6]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 49.858     ;
; -29.583 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; 0.325      ; 49.906     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.581 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.095     ; 49.484     ;
; -29.575 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.481     ;
; -29.575 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.481     ;
; -29.575 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.092     ; 49.481     ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; sorting_node:sorting_node_7|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.012      ;
; 0.340 ; sorting_node:sorting_node_7|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.013      ;
; 0.341 ; sorting_node:sorting_node_7|data_L_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.014      ;
; 0.347 ; sorting_node:sorting_node_7|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.020      ;
; 0.350 ; sorting_node:sorting_node_7|data_L_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.023      ;
; 0.351 ; sorting_node:sorting_node_2|data_U_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.013      ;
; 0.351 ; sorting_node:sorting_node_6|data_L_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.016      ;
; 0.354 ; sorting_node:sorting_node_8|addr_U_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.013      ;
; 0.357 ; sorting_node:sorting_node_6|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.022      ;
; 0.360 ; sorting_node:sorting_node_10|data_L_reg[7] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.024      ;
; 0.361 ; sorting_node:sorting_node_7|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.033      ;
; 0.361 ; sorting_node:sorting_node_8|addr_U_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.020      ;
; 0.362 ; sorting_node:sorting_node_10|data_L_reg[3] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.026      ;
; 0.362 ; sorting_node:sorting_node_10|data_L_reg[4] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; sorting_node:sorting_node_4|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.034      ;
; 0.364 ; sorting_node:sorting_node_7|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.037      ;
; 0.367 ; sorting_node:sorting_node_5|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.033      ;
; 0.367 ; sorting_node:sorting_node_5|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.038      ;
; 0.367 ; sorting_node:sorting_node_10|data_L_reg[2] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; sorting_node:sorting_node_3|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.039      ;
; 0.368 ; sorting_node:sorting_node_7|data_L_reg[11] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.041      ;
; 0.369 ; sorting_node:sorting_node_3|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.040      ;
; 0.369 ; sorting_node:sorting_node_6|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.034      ;
; 0.369 ; sorting_node:sorting_node_7|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.042      ;
; 0.370 ; sorting_node:sorting_node_6|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.443      ; 1.035      ;
; 0.371 ; sorting_node:sorting_node_5|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.037      ;
; 0.373 ; sorting_node:sorting_node_3|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.044      ;
; 0.373 ; sorting_node:sorting_node_6|data_L_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.039      ;
; 0.374 ; sorting_node:sorting_node_6|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.040      ;
; 0.375 ; sorting_node:sorting_node_7|addr_U_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.435      ; 1.032      ;
; 0.376 ; sorting_node:sorting_node_4|data_L_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.047      ;
; 0.376 ; sorting_node:sorting_node_6|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.042      ;
; 0.376 ; sorting_node:sorting_node_7|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.048      ;
; 0.376 ; sorting_node:sorting_node_8|addr_U_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.035      ;
; 0.379 ; sorting_node:sorting_node_4|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.047      ;
; 0.380 ; sorting_node:sorting_node_7|data_U_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.041      ;
; 0.382 ; sorting_node:sorting_node_3|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.053      ;
; 0.383 ; sorting_node:sorting_node_5|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.054      ;
; 0.383 ; sorting_node:sorting_node_10|data_L_reg[1] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.047      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[14] ; sorting_node:sorting_node_1|data_L_reg[14]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[0]  ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[15] ; sorting_node:sorting_node_9|data_L_reg[15]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[13] ; sorting_node:sorting_node_9|data_L_reg[13]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[6]  ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[14] ; sorting_node:sorting_node_9|data_L_reg[14]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[11] ; sorting_node:sorting_node_9|data_L_reg[11]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[10] ; sorting_node:sorting_node_9|data_L_reg[10]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[9]  ; sorting_node:sorting_node_9|data_L_reg[9]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[7]  ; sorting_node:sorting_node_9|data_L_reg[7]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[5]  ; sorting_node:sorting_node_9|data_L_reg[5]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|data_L_reg[3]  ; sorting_node:sorting_node_9|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_9|addr_L_reg[9]  ; sorting_node:sorting_node_9|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_3|wren_U_reg     ; sorting_node:sorting_node_3|wren_U_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[12] ; sorting_node:sorting_node_2|data_L_reg[12]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[11] ; sorting_node:sorting_node_2|data_L_reg[11]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[10] ; sorting_node:sorting_node_2|data_L_reg[10]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[8]  ; sorting_node:sorting_node_2|data_L_reg[8]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[7]  ; sorting_node:sorting_node_2|data_L_reg[7]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[6]  ; sorting_node:sorting_node_2|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[3]  ; sorting_node:sorting_node_2|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_2|data_L_reg[1]  ; sorting_node:sorting_node_2|data_L_reg[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[13] ; sorting_node:sorting_node_1|data_L_reg[13]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[12] ; sorting_node:sorting_node_1|data_L_reg[12]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[11] ; sorting_node:sorting_node_1|data_L_reg[11]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[10] ; sorting_node:sorting_node_1|data_L_reg[10]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[9]  ; sorting_node:sorting_node_1|data_L_reg[9]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[8]  ; sorting_node:sorting_node_1|data_L_reg[8]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[7]  ; sorting_node:sorting_node_1|data_L_reg[7]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[6]  ; sorting_node:sorting_node_1|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[5]  ; sorting_node:sorting_node_1|data_L_reg[5]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[3]  ; sorting_node:sorting_node_1|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[2]  ; sorting_node:sorting_node_1|data_L_reg[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[1]  ; sorting_node:sorting_node_1|data_L_reg[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|wren_U_reg     ; sorting_node:sorting_node_1|wren_U_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[0]  ; sorting_node:sorting_node_1|data_L_reg[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|data_L_reg[15] ; sorting_node:sorting_node_1|data_L_reg[15]                                                                                ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_1|wren_L_reg     ; sorting_node:sorting_node_1|wren_L_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; SM_heapsort.000                            ; SM_heapsort.000                                                                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sorting_node:sorting_node_3|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.055      ;
; 0.384 ; sorting_node:sorting_node_7|data_U_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.045      ;
; 0.385 ; sorting_node:sorting_node_5|data_L_reg[11] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.056      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[15] ; sorting_node:sorting_node_8|data_L_reg[15]                                                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[14] ; sorting_node:sorting_node_8|data_L_reg[14]                                                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[13] ; sorting_node:sorting_node_8|data_L_reg[13]                                                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[12] ; sorting_node:sorting_node_8|data_L_reg[12]                                                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[11] ; sorting_node:sorting_node_8|data_L_reg[11]                                                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[10] ; sorting_node:sorting_node_8|data_L_reg[10]                                                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[9]  ; sorting_node:sorting_node_8|data_L_reg[9]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[8]  ; sorting_node:sorting_node_8|data_L_reg[8]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[7]  ; sorting_node:sorting_node_8|data_L_reg[7]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[6]  ; sorting_node:sorting_node_8|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[5]  ; sorting_node:sorting_node_8|data_L_reg[5]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[4]  ; sorting_node:sorting_node_8|data_L_reg[4]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[3]  ; sorting_node:sorting_node_8|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[2]  ; sorting_node:sorting_node_8|data_L_reg[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[1]  ; sorting_node:sorting_node_8|data_L_reg[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|data_L_reg[0]  ; sorting_node:sorting_node_8|data_L_reg[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_9|data_L_reg[1]  ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|wren_L_reg     ; sorting_node:sorting_node_8|wren_L_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; sorting_node:sorting_node_8|wren_U_reg     ; sorting_node:sorting_node_8|wren_U_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.098      ; 0.669      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.950 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 21.82 MHz ; 21.82 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -25.826 ; -4781.253        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; 9.646  ; 0.000                           ;
; fs    ; 76.000 ; 0.000                           ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -25.826 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.122     ; 45.734     ;
; -25.749 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.123     ; 45.656     ;
; -25.594 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.398     ; 45.195     ;
; -25.594 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.398     ; 45.195     ;
; -25.594 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.398     ; 45.195     ;
; -25.594 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.398     ; 45.195     ;
; -25.594 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.398     ; 45.195     ;
; -25.594 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.398     ; 45.195     ;
; -25.542 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.089     ; 45.483     ;
; -25.517 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.399     ; 45.117     ;
; -25.517 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.399     ; 45.117     ;
; -25.517 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.399     ; 45.117     ;
; -25.517 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.399     ; 45.117     ;
; -25.517 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.399     ; 45.117     ;
; -25.517 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.399     ; 45.117     ;
; -25.478 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.700     ;
; -25.465 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.090     ; 45.405     ;
; -25.313 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 45.257     ;
; -25.313 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.535     ;
; -25.246 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 45.161     ;
; -25.246 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 45.161     ;
; -25.246 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 45.161     ;
; -25.246 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 45.161     ;
; -25.246 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 45.161     ;
; -25.246 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 45.161     ;
; -25.236 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.056     ; 45.179     ;
; -25.228 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.014     ; 45.213     ;
; -25.194 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 45.449     ;
; -25.186 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.408     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.180 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.401     ; 44.778     ;
; -25.158 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_10|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 20.000       ; -0.015     ; 45.142     ;
; -25.151 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.015     ; 45.135     ;
; -25.112 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.334     ;
; -25.112 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.334     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.103 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.402     ; 44.700     ;
; -25.081 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_10|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 20.000       ; -0.016     ; 45.064     ;
; -25.081 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.996     ;
; -25.081 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.996     ;
; -25.081 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.996     ;
; -25.081 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.996     ;
; -25.081 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.996     ;
; -25.081 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.996     ;
; -25.068 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.013     ; 45.054     ;
; -25.029 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 45.284     ;
; -24.991 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.014     ; 44.976     ;
; -24.982 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.204     ;
; -24.965 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; 0.259      ; 45.223     ;
; -24.959 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.404     ; 44.554     ;
; -24.955 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.404     ; 44.550     ;
; -24.955 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_10|addr_U_reg[8]                                                                                 ; clk          ; clk         ; 20.000       ; -0.020     ; 44.934     ;
; -24.955 ; sorting_node:sorting_node_1|data_U_reg[6]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.177     ;
; -24.954 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.869     ;
; -24.954 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.869     ;
; -24.954 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.869     ;
; -24.954 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.869     ;
; -24.954 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.869     ;
; -24.954 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.869     ;
; -24.943 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|addr_L_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.021     ; 44.921     ;
; -24.902 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 45.157     ;
; -24.882 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.405     ; 44.476     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; 0.300      ; 45.179     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.880 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.084     ; 44.795     ;
; -24.878 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.405     ; 44.472     ;
; -24.878 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_10|addr_U_reg[8]                                                                                 ; clk          ; clk         ; 20.000       ; -0.021     ; 44.856     ;
; -24.866 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|addr_L_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.022     ; 44.843     ;
; -24.858 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_10|addr_U_reg[9]                                                                                 ; clk          ; clk         ; 20.000       ; -0.048     ; 44.809     ;
; -24.850 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.192      ; 45.072     ;
; -24.848 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.021     ; 44.826     ;
; -24.848 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.021     ; 44.826     ;
; -24.832 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.087     ; 44.744     ;
; -24.832 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.087     ; 44.744     ;
+---------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; sorting_node:sorting_node_9|data_L_reg[6]   ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_9|data_L_reg[14]  ; sorting_node:sorting_node_9|data_L_reg[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_9|data_L_reg[11]  ; sorting_node:sorting_node_9|data_L_reg[11]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_9|data_L_reg[7]   ; sorting_node:sorting_node_9|data_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_9|data_L_reg[5]   ; sorting_node:sorting_node_9|data_L_reg[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_3|wren_U_reg      ; sorting_node:sorting_node_3|wren_U_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[12]  ; sorting_node:sorting_node_2|data_L_reg[12]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[11]  ; sorting_node:sorting_node_2|data_L_reg[11]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[10]  ; sorting_node:sorting_node_2|data_L_reg[10]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[8]   ; sorting_node:sorting_node_2|data_L_reg[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[7]   ; sorting_node:sorting_node_2|data_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[6]   ; sorting_node:sorting_node_2|data_L_reg[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[3]   ; sorting_node:sorting_node_2|data_L_reg[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_2|data_L_reg[1]   ; sorting_node:sorting_node_2|data_L_reg[1]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[13]  ; sorting_node:sorting_node_1|data_L_reg[13]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[12]  ; sorting_node:sorting_node_1|data_L_reg[12]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[11]  ; sorting_node:sorting_node_1|data_L_reg[11]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[10]  ; sorting_node:sorting_node_1|data_L_reg[10]                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[9]   ; sorting_node:sorting_node_1|data_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[8]   ; sorting_node:sorting_node_1|data_L_reg[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[7]   ; sorting_node:sorting_node_1|data_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[6]   ; sorting_node:sorting_node_1|data_L_reg[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[5]   ; sorting_node:sorting_node_1|data_L_reg[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[3]   ; sorting_node:sorting_node_1|data_L_reg[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[2]   ; sorting_node:sorting_node_1|data_L_reg[2]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[1]   ; sorting_node:sorting_node_1|data_L_reg[1]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|wren_U_reg      ; sorting_node:sorting_node_1|wren_U_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|data_L_reg[0]   ; sorting_node:sorting_node_1|data_L_reg[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; sorting_node:sorting_node_1|wren_L_reg      ; sorting_node:sorting_node_1|wren_L_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_1|data_L_reg[14]  ; sorting_node:sorting_node_1|data_L_reg[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[0]   ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[15]  ; sorting_node:sorting_node_9|data_L_reg[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[13]  ; sorting_node:sorting_node_9|data_L_reg[13]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[10]  ; sorting_node:sorting_node_9|data_L_reg[10]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[9]   ; sorting_node:sorting_node_9|data_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[3]   ; sorting_node:sorting_node_9|data_L_reg[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|addr_L_reg[9]   ; sorting_node:sorting_node_9|addr_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_1|data_L_reg[15]  ; sorting_node:sorting_node_1|data_L_reg[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; SM_heapsort.000                             ; SM_heapsort.000                                                                                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[15]  ; sorting_node:sorting_node_8|data_L_reg[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[14]  ; sorting_node:sorting_node_8|data_L_reg[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[13]  ; sorting_node:sorting_node_8|data_L_reg[13]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[12]  ; sorting_node:sorting_node_8|data_L_reg[12]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[11]  ; sorting_node:sorting_node_8|data_L_reg[11]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[10]  ; sorting_node:sorting_node_8|data_L_reg[10]                                                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[9]   ; sorting_node:sorting_node_8|data_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[8]   ; sorting_node:sorting_node_8|data_L_reg[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[7]   ; sorting_node:sorting_node_8|data_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[6]   ; sorting_node:sorting_node_8|data_L_reg[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[5]   ; sorting_node:sorting_node_8|data_L_reg[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[4]   ; sorting_node:sorting_node_8|data_L_reg[4]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[3]   ; sorting_node:sorting_node_8|data_L_reg[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[2]   ; sorting_node:sorting_node_8|data_L_reg[2]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[1]   ; sorting_node:sorting_node_8|data_L_reg[1]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|data_L_reg[0]   ; sorting_node:sorting_node_8|data_L_reg[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_9|data_L_reg[1]   ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|wren_L_reg      ; sorting_node:sorting_node_8|wren_L_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_8|wren_U_reg      ; sorting_node:sorting_node_8|wren_U_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_6|wren_L_reg      ; sorting_node:sorting_node_6|wren_L_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_2|wren_L_reg      ; sorting_node:sorting_node_2|wren_L_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_10|wren_U_reg     ; sorting_node:sorting_node_10|wren_U_reg                                                                                  ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sorting_node:sorting_node_10|SM_sorting.000 ; sorting_node:sorting_node_10|SM_sorting.000                                                                              ; clk          ; clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.351 ; sorting_node:sorting_node_7|data_L_reg[7]   ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.402      ; 0.954      ;
; 0.351 ; sorting_node:sorting_node_7|data_L_reg[9]   ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.402      ; 0.954      ;
; 0.351 ; sorting_node:sorting_node_7|data_L_reg[10]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.402      ; 0.954      ;
; 0.352 ; sorting_node:sorting_node_2|data_U_reg[6]   ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.947      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[12]  ; sorting_node:sorting_node_9|data_L_reg[12]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[2]   ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[0]   ; sorting_node:sorting_node_2|data_L_reg[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[15]  ; sorting_node:sorting_node_2|data_L_reg[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[14]  ; sorting_node:sorting_node_2|data_L_reg[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[13]  ; sorting_node:sorting_node_2|data_L_reg[13]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[9]   ; sorting_node:sorting_node_2|data_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_2|data_L_reg[2]   ; sorting_node:sorting_node_2|data_L_reg[2]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_3|addr_L_reg[3]   ; sorting_node:sorting_node_3|addr_L_reg[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_5|addr_L_reg[5]   ; sorting_node:sorting_node_5|addr_L_reg[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_7|addr_L_reg[7]   ; sorting_node:sorting_node_7|addr_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[15]  ; sorting_node:sorting_node_6|data_L_reg[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[14]  ; sorting_node:sorting_node_6|data_L_reg[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[12]  ; sorting_node:sorting_node_6|data_L_reg[12]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[11]  ; sorting_node:sorting_node_6|data_L_reg[11]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[10]  ; sorting_node:sorting_node_6|data_L_reg[10]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[9]   ; sorting_node:sorting_node_6|data_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[7]   ; sorting_node:sorting_node_6|data_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[5]   ; sorting_node:sorting_node_6|data_L_reg[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[1]   ; sorting_node:sorting_node_6|data_L_reg[1]                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_6|data_L_reg[8]   ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 0.949      ;
; 0.354 ; sorting_node:sorting_node_9|data_L_reg[8]   ; sorting_node:sorting_node_9|data_L_reg[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_9|data_L_reg[4]   ; sorting_node:sorting_node_9|data_L_reg[4]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_1|SM_sorting.000  ; sorting_node:sorting_node_1|SM_sorting.000                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[15]  ; sorting_node:sorting_node_4|data_L_reg[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[14]  ; sorting_node:sorting_node_4|data_L_reg[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[13]  ; sorting_node:sorting_node_4|data_L_reg[13]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[12]  ; sorting_node:sorting_node_4|data_L_reg[12]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[11]  ; sorting_node:sorting_node_4|data_L_reg[11]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[10]  ; sorting_node:sorting_node_4|data_L_reg[10]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[9]   ; sorting_node:sorting_node_4|data_L_reg[9]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[8]   ; sorting_node:sorting_node_4|data_L_reg[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[7]   ; sorting_node:sorting_node_4|data_L_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[6]   ; sorting_node:sorting_node_4|data_L_reg[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.015 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -4.747 ; -328.255          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.141 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; 9.372  ; 0.000                           ;
; fs    ; 76.000 ; 0.000                           ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.747 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.092      ; 24.848     ;
; -4.580 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.092     ; 24.497     ;
; -4.580 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.050     ; 24.517     ;
; -4.580 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.050     ; 24.517     ;
; -4.580 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.050     ; 24.517     ;
; -4.580 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.050     ; 24.517     ;
; -4.580 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.050     ; 24.517     ;
; -4.580 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.050     ; 24.517     ;
; -4.573 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.089     ; 24.493     ;
; -4.569 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.116      ; 24.694     ;
; -4.532 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.634     ;
; -4.522 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.624     ;
; -4.485 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; 0.117      ; 24.589     ;
; -4.461 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.563     ;
; -4.451 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.553     ;
; -4.413 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.234     ; 24.166     ;
; -4.413 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.234     ; 24.166     ;
; -4.413 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.234     ; 24.166     ;
; -4.413 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.234     ; 24.166     ;
; -4.413 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.234     ; 24.166     ;
; -4.413 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.234     ; 24.166     ;
; -4.406 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.231     ; 24.162     ;
; -4.406 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.231     ; 24.162     ;
; -4.406 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.231     ; 24.162     ;
; -4.406 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.231     ; 24.162     ;
; -4.406 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.231     ; 24.162     ;
; -4.406 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.231     ; 24.162     ;
; -4.406 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; 0.149      ; 24.542     ;
; -4.402 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.068     ; 24.343     ;
; -4.401 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.503     ;
; -4.395 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.065     ; 24.339     ;
; -4.378 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.480     ;
; -4.365 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.303     ;
; -4.365 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.303     ;
; -4.365 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.303     ;
; -4.365 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.303     ;
; -4.365 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.303     ;
; -4.365 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.303     ;
; -4.359 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_10|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 20.000       ; 0.140      ; 24.486     ;
; -4.355 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.293     ;
; -4.355 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.293     ;
; -4.355 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.293     ;
; -4.355 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.293     ;
; -4.355 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.293     ;
; -4.355 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.293     ;
; -4.354 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.117      ; 24.480     ;
; -4.344 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.117      ; 24.470     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[14]                                                                                 ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.340 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_U_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.055     ; 24.272     ;
; -4.321 ; sorting_node:sorting_node_1|data_U_reg[6]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.423     ;
; -4.318 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.067     ; 24.238     ;
; -4.311 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; -0.064     ; 24.234     ;
; -4.310 ; sorting_node:sorting_node_1|data_U_reg[9]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.412     ;
; -4.307 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; 0.149      ; 24.443     ;
; -4.294 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.232     ;
; -4.294 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.232     ;
; -4.294 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.232     ;
; -4.294 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.232     ;
; -4.294 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.232     ;
; -4.294 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.232     ;
; -4.284 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.222     ;
; -4.284 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.222     ;
; -4.284 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.222     ;
; -4.284 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.222     ;
; -4.284 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.222     ;
; -4.284 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.222     ;
; -4.283 ; sorting_node:sorting_node_1|data_U_reg[5]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.117      ; 24.409     ;
; -4.273 ; sorting_node:sorting_node_1|data_U_reg[2]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.117      ; 24.399     ;
; -4.270 ; sorting_node:sorting_node_1|data_U_reg[3]                                                                           ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; 0.118      ; 24.375     ;
; -4.260 ; sorting_node:sorting_node_1|data_U_reg[0]                                                                           ; sorting_node:sorting_node_9|data_L_reg[1]                                                                                  ; clk          ; clk         ; 20.000       ; 0.118      ; 24.365     ;
; -4.254 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[2]                                                                                  ; clk          ; clk         ; 20.000       ; -0.059     ; 24.182     ;
; -4.251 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[12]                                                                                 ; clk          ; clk         ; 20.000       ; -0.059     ; 24.179     ;
; -4.247 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|addr_L_reg[8]                                                                                  ; clk          ; clk         ; 20.000       ; 0.138      ; 24.372     ;
; -4.246 ; sorting_node:sorting_node_1|data_U_reg[11]                                                                          ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.348     ;
; -4.239 ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~portb_we_reg ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.035     ; 24.191     ;
; -4.238 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_10|addr_U_reg[8]                                                                                 ; clk          ; clk         ; 20.000       ; 0.139      ; 24.364     ;
; -4.237 ; sorting_node:sorting_node_1|data_U_reg[8]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.093      ; 24.339     ;
; -4.234 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.172     ;
; -4.234 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.172     ;
; -4.234 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.172     ;
; -4.234 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.172     ;
; -4.234 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.172     ;
; -4.234 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; sorting_node:sorting_node_9|data_U_reg[0]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.172     ;
; -4.232 ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_s7h2:auto_generated|ram_block1a0~porta_we_reg   ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.032     ; 24.187     ;
; -4.223 ; sorting_node:sorting_node_1|data_U_reg[4]                                                                           ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.117      ; 24.349     ;
; -4.217 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; 0.138      ; 24.342     ;
; -4.217 ; sorting_node:sorting_node_1|data_U_reg[1]                                                                           ; sorting_node:sorting_node_9|data_L_reg[13]                                                                                 ; clk          ; clk         ; 20.000       ; 0.138      ; 24.342     ;
; -4.211 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; sorting_node:sorting_node_9|data_U_reg[15]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.149     ;
; -4.211 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; sorting_node:sorting_node_9|data_U_reg[11]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.149     ;
; -4.211 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; sorting_node:sorting_node_9|data_U_reg[10]                                                                                 ; clk          ; clk         ; 20.000       ; -0.049     ; 24.149     ;
; -4.211 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; sorting_node:sorting_node_9|data_U_reg[9]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.149     ;
; -4.211 ; sorting_node:sorting_node_1|data_U_reg[7]                                                                           ; sorting_node:sorting_node_9|data_U_reg[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.049     ; 24.149     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; sorting_node:sorting_node_7|data_L_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; sorting_node:sorting_node_7|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.475      ;
; 0.142 ; sorting_node:sorting_node_7|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.476      ;
; 0.143 ; sorting_node:sorting_node_2|data_U_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_28h2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.146 ; sorting_node:sorting_node_6|data_L_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; sorting_node:sorting_node_7|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; sorting_node:sorting_node_7|data_L_reg[8]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.480      ;
; 0.148 ; sorting_node:sorting_node_6|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; sorting_node:sorting_node_8|addr_U_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.477      ;
; 0.151 ; sorting_node:sorting_node_4|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.485      ;
; 0.152 ; sorting_node:sorting_node_7|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; sorting_node:sorting_node_10|data_L_reg[7] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; sorting_node:sorting_node_7|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; sorting_node:sorting_node_8|addr_U_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; sorting_node:sorting_node_3|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; sorting_node:sorting_node_3|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; sorting_node:sorting_node_7|addr_U_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; sorting_node:sorting_node_6|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; sorting_node:sorting_node_6|data_L_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; sorting_node:sorting_node_6|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; sorting_node:sorting_node_7|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; sorting_node:sorting_node_10|data_L_reg[4] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; sorting_node:sorting_node_8|addr_U_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; sorting_node:sorting_node_5|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; sorting_node:sorting_node_4|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; sorting_node:sorting_node_6|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; sorting_node:sorting_node_4|data_L_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; sorting_node:sorting_node_3|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; sorting_node:sorting_node_7|data_L_reg[11] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; sorting_node:sorting_node_10|data_L_reg[3] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; sorting_node:sorting_node_5|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; sorting_node:sorting_node_5|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; sorting_node:sorting_node_6|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; sorting_node:sorting_node_10|data_L_reg[2] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; sorting_node:sorting_node_3|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; sorting_node:sorting_node_7|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.492      ;
; 0.159 ; sorting_node:sorting_node_5|data_L_reg[11] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; sorting_node:sorting_node_6|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; sorting_node:sorting_node_6|data_L_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; sorting_node:sorting_node_7|data_U_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; sorting_node:sorting_node_3|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; sorting_node:sorting_node_6|data_L_reg[1]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.492      ;
; 0.162 ; sorting_node:sorting_node_5|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.495      ;
; 0.162 ; sorting_node:sorting_node_3|data_L_reg[9]  ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.496      ;
; 0.162 ; sorting_node:sorting_node_7|data_U_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; sorting_node:sorting_node_7|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.496      ;
; 0.163 ; sorting_node:sorting_node_5|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; sorting_node:sorting_node_5|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.496      ;
; 0.163 ; sorting_node:sorting_node_6|data_L_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; sorting_node:sorting_node_7|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.497      ;
; 0.163 ; sorting_node:sorting_node_7|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.497      ;
; 0.163 ; sorting_node:sorting_node_10|data_L_reg[1] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; sorting_node:sorting_node_4|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.498      ;
; 0.164 ; sorting_node:sorting_node_3|data_L_reg[10] ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; sorting_node:sorting_node_7|data_L_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.498      ;
; 0.165 ; sorting_node:sorting_node_4|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.499      ;
; 0.165 ; sorting_node:sorting_node_4|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.499      ;
; 0.165 ; sorting_node:sorting_node_3|data_L_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_i8h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.499      ;
; 0.166 ; sorting_node:sorting_node_5|data_L_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; sorting_node:sorting_node_6|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.497      ;
; 0.166 ; sorting_node:sorting_node_10|data_L_reg[6] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; sorting_node:sorting_node_6|data_L_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; sorting_node:sorting_node_6|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_7|altsyncram:altsyncram_component|altsyncram_sbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; sorting_node:sorting_node_5|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.498      ;
; 0.168 ; sorting_node:sorting_node_4|data_L_reg[11] ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_ibh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.502      ;
; 0.169 ; sorting_node:sorting_node_7|data_L_reg[1]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.503      ;
; 0.170 ; sorting_node:sorting_node_10|data_L_reg[5] ; RAM_2_port_gen:RAM_LEVEL_11|altsyncram:altsyncram_component|altsyncram_ckh2:auto_generated|ram_block1a1~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.497      ;
; 0.171 ; sorting_node:sorting_node_5|data_L_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.501      ;
; 0.171 ; sorting_node:sorting_node_8|addr_U_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_8|altsyncram:altsyncram_component|altsyncram_0fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.499      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[14] ; sorting_node:sorting_node_1|data_L_reg[14]                                                                                ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_9|data_L_reg[0]  ; sorting_node:sorting_node_9|data_L_reg[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_3|wren_U_reg     ; sorting_node:sorting_node_3|wren_U_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[12] ; sorting_node:sorting_node_2|data_L_reg[12]                                                                                ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[11] ; sorting_node:sorting_node_2|data_L_reg[11]                                                                                ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[10] ; sorting_node:sorting_node_2|data_L_reg[10]                                                                                ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[8]  ; sorting_node:sorting_node_2|data_L_reg[8]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[7]  ; sorting_node:sorting_node_2|data_L_reg[7]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[6]  ; sorting_node:sorting_node_2|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[3]  ; sorting_node:sorting_node_2|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_2|data_L_reg[1]  ; sorting_node:sorting_node_2|data_L_reg[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[6]  ; sorting_node:sorting_node_1|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[5]  ; sorting_node:sorting_node_1|data_L_reg[5]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[3]  ; sorting_node:sorting_node_1|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[2]  ; sorting_node:sorting_node_1|data_L_reg[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[1]  ; sorting_node:sorting_node_1|data_L_reg[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|wren_U_reg     ; sorting_node:sorting_node_1|wren_U_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|data_L_reg[15] ; sorting_node:sorting_node_1|data_L_reg[15]                                                                                ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_1|wren_L_reg     ; sorting_node:sorting_node_1|wren_L_reg                                                                                    ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sorting_node:sorting_node_5|data_L_reg[7]  ; RAM_2_port_gen:RAM_LEVEL_6|altsyncram:altsyncram_component|altsyncram_gbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[15] ; sorting_node:sorting_node_9|data_L_reg[15]                                                                                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[13] ; sorting_node:sorting_node_9|data_L_reg[13]                                                                                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[6]  ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[14] ; sorting_node:sorting_node_9|data_L_reg[14]                                                                                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[11] ; sorting_node:sorting_node_9|data_L_reg[11]                                                                                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[10] ; sorting_node:sorting_node_9|data_L_reg[10]                                                                                ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[9]  ; sorting_node:sorting_node_9|data_L_reg[9]                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[7]  ; sorting_node:sorting_node_9|data_L_reg[7]                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[5]  ; sorting_node:sorting_node_9|data_L_reg[5]                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|data_L_reg[3]  ; sorting_node:sorting_node_9|data_L_reg[3]                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sorting_node:sorting_node_9|addr_L_reg[9]  ; sorting_node:sorting_node_9|addr_L_reg[9]                                                                                 ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.476 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -30.560   ; 0.141 ; N/A      ; N/A     ; 9.372               ;
;  clk             ; -30.560   ; 0.141 ; N/A      ; N/A     ; 9.372               ;
;  fs              ; N/A       ; N/A   ; N/A      ; N/A     ; 76.000              ;
; Design-wide TNS  ; -6017.17  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -6017.170 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fs              ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en_rec_in               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
; fs         ; clk      ; 2            ; 2        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
; fs         ; clk      ; 2            ; 2        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 9442  ; 9442 ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 512   ; 512  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
; fs     ; fs    ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; data_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_rec_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; data_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_rec_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 08 15:36:46 2020
Info: Command: quartus_sta heapsort -c heapsort
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'heapsort.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -30.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -30.560           -6017.170 clk 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.628               0.000 clk 
    Info (332119):    76.000               0.000 fs 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.950 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -25.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.826           -4781.253 clk 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 clk 
    Info (332119):    76.000               0.000 fs 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.015 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.747            -328.255 clk 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 clk 
    Info (332119):    76.000               0.000 fs 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.476 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Tue Sep 08 15:36:58 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:13


