 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\lscc\diamond\3.12\synpbase\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\lscc\diamond\3.12\synpbase\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="mf8c-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">proj_1 (mf8c)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#compilerReport4" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#mapperReport6" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#mapperReport7" target="srrFrame" title="">Clock Summary</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport8" target="srrFrame" title="">Clock Conversion</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#mapperReport9" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#timingReport10" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#performanceSummary11" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockRelationships12" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#interfaceInfo13" target="srrFrame" title="">Interface Information</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#inputPorts14" target="srrFrame" title="">Input Ports</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#outputPorts15" target="srrFrame" title="">Output Ports</a>  </li></ul></li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport16" target="srrFrame" title="">Clock: clock_gen_ECP5UM|s_rtl_xclk_derived_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack17" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack18" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths19" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport20" target="srrFrame" title="">Clock: pcie_refclk|refclko_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack21" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack22" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths23" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport24" target="srrFrame" title="">Clock: pcie_x1_top_pcs|rx_pclk_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack25" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack26" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths27" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport28" target="srrFrame" title="">Clock: pcie_x1_top_pcs|tx_pclk_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack29" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack30" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths31" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport32" target="srrFrame" title="">Clock: pcie_x1_top_phy|PCLK_by_2_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack33" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack34" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths35" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport36" target="srrFrame" title="">Clock: pcie_x1_top_phy|PCLK_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack37" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack38" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths39" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport40" target="srrFrame" title="">Clock: pll_xclk_base|CLKOS2_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack41" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack42" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths43" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport44" target="srrFrame" title="">Clock: pll_xclk_base|CLKOS_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack45" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack46" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths47" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#clockReport48" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#startingSlack49" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#endingSlack50" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#worstPaths51" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\syntmp\versa_ecp5_mf8c_srr.htm#resourceUsage52" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\versa_ecp5_mf8c_cck.rpt" target="srrFrame" title="">Constraint Checker Report (15:54 27-Feb)</a>  </li></ul></li>
<li><a href="file:///C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\stdout.log" target="srrFrame" title="">Session Log (15:54 27-Feb)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("mf8c-menu")</script>

  </body>
 </html>