Address: 10360	Inst: f000113
Static Inst: 1
Address: 10154	Inst: 62696c2f
Static Inst: 2
Address: 10158	Inst: 2d646c2f
Static Inst: 3
Address: 1015c	Inst: 696c
Static Inst: 4
Address: 1015e	Inst: 756e
Static Inst: 5
Address: 10160	Inst: 2d78
Static Inst: 6
Address: 10162	Inst: 6972
Static Inst: 7
Address: 10164	Inst: 33766373
Static Inst: 8
Address: 10168	Inst: 2d32
Static Inst: 9
Address: 1016a	Inst: 6c69
Static Inst: a
Address: 1016c	Inst: 3370
Static Inst: b
Address: 1016e	Inst: 6432
Static Inst: c
Address: 10170	Inst: 732e
Static Inst: d
Address: 10172	Inst: 312e6f
Static Inst: e
Address: 10178	Inst: 4
Static Inst: f
Address: 1017a	Inst: 0
Static Inst: 10
Address: 1017c	Inst: 10
Static Inst: 11
Address: 1017e	Inst: 0
Static Inst: 12
Address: 10180	Inst: 1
Static Inst: 13
Address: 10182	Inst: 0
Static Inst: 14
Address: 10184	Inst: 554e47
Static Inst: 15
Address: 10188	Inst: 0
Static Inst: 16
Address: 1018a	Inst: 0
Static Inst: 17
Address: 1018c	Inst: 3
Static Inst: 18
Address: 10198	Inst: 1
Static Inst: 19
Address: 1019a	Inst: 0
Static Inst: 1a
Address: 1019c	Inst: 2
Static Inst: 1b
Address: 1019e	Inst: 0
Static Inst: 1c
Address: 101a0	Inst: 1
Static Inst: 1d
Address: 101ac	Inst: 2
Static Inst: 1e
Address: 101ae	Inst: 0
Static Inst: 1f
Address: 101b0	Inst: 1
Static Inst: 20
Address: 101b2	Inst: 0
Static Inst: 21
Address: 101b4	Inst: 1
Static Inst: 22
Address: 101b6	Inst: 0
Static Inst: 23
Address: 101b8	Inst: 5
Static Inst: 24
Address: 101ba	Inst: 0
Static Inst: 25
Address: 101bc	Inst: 4000
Static Inst: 26
Address: 101be	Inst: 2
Static Inst: 27
Address: 101c0	Inst: 1
Static Inst: 28
Address: 101c2	Inst: 0
Static Inst: 29
Address: 101c4	Inst: 0
Static Inst: 2a
Address: 101c6	Inst: 0
Static Inst: 2b
Address: 101c8	Inst: f63d4e2f
Static Inst: 2c
Address: 101dc	Inst: b
Static Inst: 2d
Address: 101e0	Inst: 270
Static Inst: 2e
Address: 101e2	Inst: 1
Static Inst: 2f
Address: 101e4	Inst: 0
Static Inst: 30
Address: 101e6	Inst: 0
Static Inst: 31
Address: 101e8	Inst: 12
Static Inst: 32
Address: 101ec	Inst: 6c00
Static Inst: 33
Address: 101ee	Inst: 6269
Static Inst: 34
Address: 101f0	Inst: 6f732e63
Static Inst: 35
Address: 101f4	Inst: 362e
Static Inst: 36
Address: 101f6	Inst: 5f00
Static Inst: 37
Address: 101fe	Inst: 72617473
Static Inst: 38
Address: 10202	Inst: 5f74
Static Inst: 39
Address: 10204	Inst: 616d
Static Inst: 3a
Address: 10206	Inst: 6e69
Static Inst: 3b
Address: 10208	Inst: 4700
Static Inst: 3c
Address: 1020a	Inst: 494c
Static Inst: 3d
Address: 1020c	Inst: 4342
Static Inst: 3e
Address: 10214	Inst: 0
Static Inst: 3f
Address: 10216	Inst: 2
Static Inst: 40
Address: 10218	Inst: 1
Static Inst: 41
Address: 1021a	Inst: 1
Static Inst: 42
Address: 1021c	Inst: 1
Static Inst: 43
Address: 1021e	Inst: 0
Static Inst: 44
Address: 10220	Inst: 10
Static Inst: 45
Address: 10222	Inst: 0
Static Inst: 46
Address: 10224	Inst: 0
Static Inst: 47
Address: 10226	Inst: 0
Static Inst: 48
Address: 10228	Inst: 9186
Static Inst: 49
Address: 1022a	Inst: 696
Static Inst: 4a
Address: 1022c	Inst: 0
Static Inst: 4b
Address: 1022e	Inst: 2
Static Inst: 4c
Address: 10230	Inst: 1d
Static Inst: 4d
Address: 10232	Inst: 0
Static Inst: 4e
Address: 10234	Inst: 0
Static Inst: 4f
Address: 10238	Inst: 2008
Static Inst: 50
Address: 1023a	Inst: 1
Static Inst: 51
Address: 1023c	Inst: 105
Static Inst: 52
Address: 1023e	Inst: 0
Static Inst: 53
Address: 10240	Inst: 0
Static Inst: 54
Address: 10250	Inst: 2397
Static Inst: 55
Address: 10254	Inst: 41c30333
Static Inst: 56
Address: 10258	Inst: db03ae03
Static Inst: 57
Address: 1025c	Inst: fd430313
Static Inst: 58
Address: 10260	Inst: db038293
Static Inst: 59
Address: 10264	Inst: 235313
Static Inst: 5a
Address: 10268	Inst: 42a283
Static Inst: 5b
Address: 1026c	Inst: e0067
Static Inst: 5c
Address: 10270	Inst: 2e17
Static Inst: 5d
Address: 10274	Inst: d98e2e03
Static Inst: 5e
Address: 10278	Inst: e0367
Static Inst: 5f
Address: 1027c	Inst: 13
Static Inst: 60
Address: 10280	Inst: 34000ef
Static Inst: 61
Address: 10284	Inst: 50793
Static Inst: 62
Address: 10288	Inst: 517
Static Inst: 63
Address: 1028c	Inst: dc50513
Static Inst: 64
Address: 10290	Inst: 12583
Static Inst: 65
Address: 10294	Inst: 410613
Static Inst: 66
Address: 10298	Inst: ff017113
Static Inst: 67
Address: 1029c	Inst: 697
Static Inst: 68
Address: 102a0	Inst: 18868693
Static Inst: 69
Address: 102a4	Inst: 717
Static Inst: 6a
Address: 102a8	Inst: 21070713
Static Inst: 6b
Address: 102ac	Inst: 10813
Static Inst: 6c
Address: 102b0	Inst: fc1ff06f
Static Inst: 6d
Address: 102b4	Inst: 2197
Static Inst: 6e
Address: 102b8	Inst: 55c18193
Static Inst: 6f
Address: 102bc	Inst: 8067
Static Inst: 70
Address: 102c0	Inst: 12537
Static Inst: 71
Address: 102c4	Inst: 12737
Static Inst: 72
Address: 102c8	Inst: 50793
Static Inst: 73
Address: 102cc	Inst: 70713
Static Inst: 74
Address: 102d0	Inst: f70c63
Static Inst: 75
Address: 102d4	Inst: 337
Static Inst: 76
Address: 102d8	Inst: 30313
Static Inst: 77
Address: 102dc	Inst: 30663
Static Inst: 78
Address: 102e0	Inst: 50513
Static Inst: 79
Address: 102e4	Inst: 30067
Static Inst: 7a
Address: 102e8	Inst: 8067
Static Inst: 7b
Address: 102ec	Inst: 12537
Static Inst: 7c
Address: 102f0	Inst: 50793
Static Inst: 7d
Address: 102f4	Inst: 12737
Static Inst: 7e
Address: 102f8	Inst: 70593
Static Inst: 7f
Address: 102fc	Inst: 40f585b3
Static Inst: 80
Address: 10300	Inst: 4025d593
Static Inst: 81
Address: 10304	Inst: 1f5d793
Static Inst: 82
Address: 10308	Inst: b785b3
Static Inst: 83
Address: 1030c	Inst: 4015d593
Static Inst: 84
Address: 10310	Inst: 58c63
Static Inst: 85
Address: 10314	Inst: 337
Static Inst: 86
Address: 10318	Inst: 30313
Static Inst: 87
Address: 1031c	Inst: 30663
Static Inst: 88
Address: 10320	Inst: 50513
Static Inst: 89
Address: 10324	Inst: 30067
Static Inst: 8a
Address: 10328	Inst: 8067
Static Inst: 8b
Address: 1032c	Inst: ff010113
Static Inst: 8c
Address: 10330	Inst: 812423
Static Inst: 8d
Address: 10334	Inst: 12437
Static Inst: 8e
Address: 10338	Inst: 1844783
Static Inst: 8f
Address: 1033c	Inst: 112623
Static Inst: 90
Address: 10340	Inst: 79863
Static Inst: 91
Address: 10344	Inst: f7dff0ef
Static Inst: 92
Address: 10348	Inst: 100793
Static Inst: 93
Address: 1034c	Inst: f40c23
Static Inst: 94
Address: 10350	Inst: c12083
Static Inst: 95
Address: 10354	Inst: 812403
Static Inst: 96
Address: 10358	Inst: 1010113
Static Inst: 97
Address: 1035c	Inst: 8067
Static Inst: 98
Address: 10360	Inst: f8dff06f
Static Inst: 99
Address: 10364	Inst: fe010113
Static Inst: 9a
Address: 10368	Inst: 112e23
Static Inst: 9b
Address: 1036c	Inst: 812c23
Static Inst: 9c
Address: 10370	Inst: 2010413
Static Inst: 9d
Address: 10374	Inst: a00793
Static Inst: 9e
Address: 10378	Inst: fef42023
Static Inst: 9f
Address: 1037c	Inst: 2200793
Static Inst: a0
Address: 10380	Inst: fef42223
Static Inst: a1
Address: 10384	Inst: 5e00793
Static Inst: a2
Address: 10388	Inst: fef42423
Static Inst: a3
Address: 1038c	Inst: 1e00513
Static Inst: a4
Address: 10390	Inst: 20000ef
Static Inst: a5
Address: 10394	Inst: fea42623
Static Inst: a6
Address: 10398	Inst: 793
Static Inst: a7
Address: 1039c	Inst: 78513
Static Inst: a8
Address: 103a0	Inst: 1c12083
Static Inst: a9
Address: 103a4	Inst: 1812403
Static Inst: aa
Address: 103a8	Inst: 2010113
Static Inst: ab
Address: 103ac	Inst: 8067
Static Inst: ac
Address: 103b0	Inst: fd010113
Static Inst: ad
Address: 103b4	Inst: 2812623
Static Inst: ae
Address: 103b8	Inst: 3010413
Static Inst: af
Address: 103bc	Inst: fca42e23
Static Inst: b0
Address: 103c0	Inst: fe042423
Static Inst: b1
Address: 103c4	Inst: 100793
Static Inst: b2
Address: 103c8	Inst: fef42223
Static Inst: b3
Address: 103cc	Inst: 200793
Static Inst: b4
Address: 103d0	Inst: fef42023
Static Inst: b5
Address: 103d4	Inst: 300006f
Static Inst: b6
Address: 103d8	Inst: fe842703
Static Inst: b7
Address: 103dc	Inst: fe442783
Static Inst: b8
Address: 103e0	Inst: f707b3
Static Inst: b9
Address: 103e4	Inst: fef42623
Static Inst: ba
Address: 103e8	Inst: fe442783
Static Inst: bb
Address: 103ec	Inst: fef42423
Static Inst: bc
Address: 103f0	Inst: fec42783
Static Inst: bd
Address: 103f4	Inst: fef42223
Static Inst: be
Address: 103f8	Inst: fe042783
Static Inst: bf
Address: 103fc	Inst: 178793
Static Inst: c0
Address: 10400	Inst: fef42023
Static Inst: c1
Address: 10404	Inst: fe042703
Static Inst: c2
Address: 10408	Inst: fdc42783
Static Inst: c3
Address: 1040c	Inst: fce7d6e3
Static Inst: c4
Address: 10410	Inst: fec42783
Static Inst: c5
Address: 10414	Inst: 78513
Static Inst: c6
Address: 10418	Inst: 2c12403
Static Inst: c7
Address: 1041c	Inst: 3010113
Static Inst: c8
Address: 10420	Inst: 8067
Static Inst: c9
Address: 10424	Inst: fe010113
Static Inst: ca
Address: 10428	Inst: 812c23
Static Inst: cb
Address: 1042c	Inst: 1212823
Static Inst: cc
Address: 10430	Inst: 2417
Static Inst: cd
Address: 10434	Inst: ad840413
Static Inst: ce
Address: 10438	Inst: 2917
Static Inst: cf
Address: 1043c	Inst: ad490913
Static Inst: d0
Address: 10440	Inst: 40890933
Static Inst: d1
Address: 10444	Inst: 112e23
Static Inst: d2
Address: 10448	Inst: 912a23
Static Inst: d3
Address: 1044c	Inst: 1312623
Static Inst: d4
Address: 10450	Inst: 1412423
Static Inst: d5
Address: 10454	Inst: 1512223
Static Inst: d6
Address: 10458	Inst: 40295913
Static Inst: d7
Address: 1045c	Inst: 2090a63
Static Inst: d8
Address: 10460	Inst: 60a93
Static Inst: d9
Address: 10464	Inst: 58a13
Static Inst: da
Address: 10468	Inst: 50993
Static Inst: db
Address: 1046c	Inst: 493
Static Inst: dc
Address: 10470	Inst: 42783
Static Inst: dd
Address: 10474	Inst: a8613
Static Inst: de
Address: 10478	Inst: a0593
Static Inst: df
Address: 1047c	Inst: 98513
Static Inst: e0
Address: 10480	Inst: 148493
Static Inst: e1
Address: 10484	Inst: 780e7
Static Inst: e2
Address: 10488	Inst: 440413
Static Inst: e3
Address: 1048c	Inst: fe9912e3
Static Inst: e4
Address: 10490	Inst: 1c12083
Static Inst: e5
Address: 10494	Inst: 1812403
Static Inst: e6
Address: 10498	Inst: 1412483
Static Inst: e7
Address: 1049c	Inst: 1012903
Static Inst: e8
Address: 104a0	Inst: c12983
Static Inst: e9
Address: 104a4	Inst: 812a03
Static Inst: ea
Address: 104a8	Inst: 412a83
Static Inst: eb
Address: 104ac	Inst: 2010113
Static Inst: ec
Address: 104b0	Inst: 8067
Static Inst: ed
Address: 104b4	Inst: 8067
Static Inst: ee
Address: 104b8	Inst: 1b01
Static Inst: ef
Address: 104ba	Inst: 103b03
Static Inst: f0
Address: 104be	Inst: 0
Static Inst: f1
Address: 104c0	Inst: 1
Static Inst: f2
Address: 104c2	Inst: 0
Static Inst: f3
Address: 104c4	Inst: fdc8
Static Inst: f4
Address: 104c6	Inst: ffff
Static Inst: f5
Address: 104c8	Inst: 28
Static Inst: f6
Address: 104cc	Inst: 10
Static Inst: f7
Address: 104ce	Inst: 0
Static Inst: f8
Address: 104d0	Inst: 0
Static Inst: f9
Address: 104d2	Inst: 0
Static Inst: fa
Address: 104d4	Inst: 7a01
Static Inst: fb
Address: 104d6	Inst: 52
Static Inst: fc
Address: 104d8	Inst: 7c01
Static Inst: fd
Address: 104da	Inst: 101
Static Inst: fe
Address: 104dc	Inst: 20d1b
Static Inst: ff
Address: 104e0	Inst: 10
Static Inst: 100
Address: 104e2	Inst: 0
Static Inst: 101
Address: 104e4	Inst: 18
Static Inst: 102
Address: 104e6	Inst: 0
Static Inst: 103
Address: 104e8	Inst: fd98
Static Inst: 104
Address: 104ea	Inst: ffff
Static Inst: 105
Address: 104ec	Inst: 34
Static Inst: 106
Address: 104ee	Inst: 0
Static Inst: 107
Address: 104f0	Inst: 0
Static Inst: 108
Address: 104f4	Inst: 0
Static Inst: 109
Address: 11f04	Inst: 2b4
Static Inst: 10a
Address: 11f06	Inst: 1
Static Inst: 10b
Address: 11f08	Inst: 360
Static Inst: 10c
Address: 11f0a	Inst: 1
Static Inst: 10d
Address: 11f0c	Inst: 32c
Static Inst: 10e
Address: 11f0e	Inst: 1
Static Inst: 10f
Address: 11f10	Inst: 1
Static Inst: 110
Address: 11f12	Inst: 0
Static Inst: 111
Address: 11f14	Inst: 1
Static Inst: 112
Address: 11f16	Inst: 0
Static Inst: 113
Address: 11f18	Inst: 20
Static Inst: 114
Address: 11f1a	Inst: 0
Static Inst: 115
Address: 11f1c	Inst: 1f04
Static Inst: 116
Address: 11f1e	Inst: 1
Static Inst: 117
Address: 11f20	Inst: 21
Static Inst: 118
Address: 11f22	Inst: 0
Static Inst: 119
Address: 11f24	Inst: 4
Static Inst: 11a
Address: 11f26	Inst: 0
Static Inst: 11b
Address: 11f28	Inst: 19
Static Inst: 11c
Address: 11f2a	Inst: 0
Static Inst: 11d
Address: 11f2c	Inst: 1f08
Static Inst: 11e
Address: 11f2e	Inst: 1
Static Inst: 11f
Address: 11f30	Inst: 1b
Static Inst: 120
Address: 11f34	Inst: 4
Static Inst: 121
Address: 11f36	Inst: 0
Static Inst: 122
Address: 11f38	Inst: 1a
Static Inst: 123
Address: 11f3a	Inst: 0
Static Inst: 124
Address: 11f3c	Inst: 1f0c
Static Inst: 125
Address: 11f3e	Inst: 1
Static Inst: 126
Address: 11f40	Inst: 1c
Static Inst: 127
Address: 11f42	Inst: 0
Static Inst: 128
Address: 11f44	Inst: 4
Static Inst: 129
Address: 11f46	Inst: 0
Static Inst: 12a
Address: 11f48	Inst: 4
Static Inst: 12b
Address: 11f4a	Inst: 0
Static Inst: 12c
Address: 11f4c	Inst: 198
Static Inst: 12d
Address: 11f4e	Inst: 1
Static Inst: 12e
Address: 11f50	Inst: fef5
Static Inst: 12f
Address: 11f52	Inst: 6fff
Static Inst: 130
Address: 11f54	Inst: 1ac
Static Inst: 131
Address: 11f56	Inst: 1
Static Inst: 132
Address: 11f58	Inst: 5
Static Inst: 133
Address: 11f5a	Inst: 0
Static Inst: 134
Address: 11f5c	Inst: 1ec
Static Inst: 135
Address: 11f5e	Inst: 1
Static Inst: 136
Address: 11f60	Inst: 6
Static Inst: 137
Address: 11f62	Inst: 0
Static Inst: 138
Address: 11f64	Inst: 1cc
Static Inst: 139
Address: 11f66	Inst: 1
Static Inst: 13a
Address: 11f68	Inst: a
Static Inst: 13b
Address: 11f6a	Inst: 0
Static Inst: 13c
Address: 11f6c	Inst: 28
Static Inst: 13d
Address: 11f6e	Inst: 0
Static Inst: 13e
Address: 11f70	Inst: b
Static Inst: 13f
Address: 11f74	Inst: 10
Static Inst: 140
Address: 11f76	Inst: 0
Static Inst: 141
Address: 11f78	Inst: 15
Static Inst: 142
Address: 11f7a	Inst: 0
Static Inst: 143
Address: 11f7c	Inst: 0
Static Inst: 144
Address: 11f7e	Inst: 0
Static Inst: 145
Address: 11f80	Inst: 3
Static Inst: 146
Address: 11f84	Inst: 2000
Static Inst: 147
Address: 11f86	Inst: 1
Static Inst: 148
Address: 11f88	Inst: 2
Static Inst: 149
Address: 11f8a	Inst: 0
Static Inst: 14a
Address: 11f8c	Inst: c
Static Inst: 14b
Address: 11f8e	Inst: 0
Static Inst: 14c
Address: 11f90	Inst: 14
Static Inst: 14d
Address: 11f92	Inst: 0
Static Inst: 14e
Address: 11f94	Inst: 7
Static Inst: 14f
Address: 11f98	Inst: 17
Static Inst: 150
Address: 11f9c	Inst: 238
Static Inst: 151
Address: 11f9e	Inst: 1
Static Inst: 152
Address: 11fa0	Inst: 7
Static Inst: 153
Address: 11fa4	Inst: 238
Static Inst: 154
Address: 11fa6	Inst: 1
Static Inst: 155
Address: 11fa8	Inst: 8
Static Inst: 156
Address: 11faa	Inst: 0
Static Inst: 157
Address: 11fac	Inst: c
Static Inst: 158
Address: 11fae	Inst: 0
Static Inst: 159
Address: 11fb0	Inst: 9
Static Inst: 15a
Address: 11fb2	Inst: 0
Static Inst: 15b
Address: 11fb4	Inst: c
Static Inst: 15c
Address: 11fb6	Inst: 0
Static Inst: 15d
Address: 11fb8	Inst: fffe
Static Inst: 15e
Address: 11fba	Inst: 6fff
Static Inst: 15f
Address: 11fbc	Inst: 218
Static Inst: 160
Address: 11fbe	Inst: 1
Static Inst: 161
Address: 11fc0	Inst: ffff
Static Inst: 162
Address: 11fc2	Inst: 6fff
Static Inst: 163
Address: 11fc4	Inst: 1
Static Inst: 164
Address: 11fc6	Inst: 0
Static Inst: 165
Address: 11fc8	Inst: fff0
Static Inst: 166
Address: 11fca	Inst: 6fff
Static Inst: 167
Address: 11fcc	Inst: 214
Static Inst: 168
Address: 11fce	Inst: 1
Static Inst: 169
Address: 12000	Inst: ffff
Static Inst: 16a
Address: 12002	Inst: ffff
Static Inst: 16b
Address: 12004	Inst: 0
Static Inst: 16c
Address: 12006	Inst: 0
Static Inst: 16d
Address: 12008	Inst: 250
Static Inst: 16e
Address: 1200a	Inst: 1
Static Inst: 16f
Address: 1200c	Inst: 1f10
Static Inst: 170
Address: 1200e	Inst: 1
Static Inst: 171
Address: 12010	Inst: 1
Static Inst: 172
Address: 12012	Inst: 2
Static Inst: 173
Address: 12014	Inst: 0
Static Inst: 174
Address: 12018	Inst: 0
Static Inst: 175
Address: 0	Inst: 3a434347
Static Inst: 176
Address: 4	Inst: 2820
Static Inst: 177
Address: 6	Inst: 29554e47
Static Inst: 178
Address: a	Inst: 3820
Static Inst: 179
Address: c	Inst: 322e
Static Inst: 17a
Address: e	Inst: 302e
Static Inst: 17b
Address: 0	Inst: 1c
Static Inst: 17c
Address: 2	Inst: 0
Static Inst: 17d
Address: 4	Inst: 2
Static Inst: 17e
Address: 6	Inst: 0
Static Inst: 17f
Address: 8	Inst: 0
Static Inst: 180
Address: a	Inst: 4
Static Inst: 181
Address: c	Inst: 0
Static Inst: 182
Address: e	Inst: 0
Static Inst: 183
Address: 10	Inst: 280
Static Inst: 184
Address: 12	Inst: 1
Static Inst: 185
Address: 14	Inst: 40
Static Inst: 186
Address: 1e	Inst: 0
Static Inst: 187
Address: 20	Inst: 14
Static Inst: 188
Address: 22	Inst: 0
Static Inst: 189
Address: 24	Inst: 2
Static Inst: 18a
Address: 26	Inst: 26
Static Inst: 18b
Address: 28	Inst: 0
Static Inst: 18c
Address: 2a	Inst: 4
Static Inst: 18d
Address: 38	Inst: 1c
Static Inst: 18e
Address: 3a	Inst: 0
Static Inst: 18f
Address: 3c	Inst: 2
Static Inst: 190
Address: 3e	Inst: a8
Static Inst: 191
Address: 40	Inst: 0
Static Inst: 192
Address: 42	Inst: 4
Static Inst: 193
Address: 44	Inst: 0
Static Inst: 194
Address: 46	Inst: 0
Static Inst: 195
Address: 48	Inst: 424
Static Inst: 196
Address: 4a	Inst: 1
Static Inst: 197
Address: 4c	Inst: 94
Static Inst: 198
Address: 0	Inst: 22
Static Inst: 199
Address: 2	Inst: 0
Static Inst: 19a
Address: 4	Inst: 2
Static Inst: 19b
Address: 6	Inst: 0
Static Inst: 19c
Address: 8	Inst: 0
Static Inst: 19d
Address: a	Inst: 104
Static Inst: 19e
Address: c	Inst: 0
Static Inst: 19f
Address: e	Inst: 0
Static Inst: 1a0
Address: 10	Inst: 280
Static Inst: 1a1
Address: 12	Inst: 1
Static Inst: 1a2
Address: 14	Inst: 2c0
Static Inst: 1a3
Address: 16	Inst: 1
Static Inst: 1a4
Address: 18	Inst: 0
Static Inst: 1a5
Address: 1a	Inst: 0
Static Inst: 1a6
Address: 1c	Inst: 19
Static Inst: 1a7
Address: 1e	Inst: 0
Static Inst: 1a8
Address: 20	Inst: 5d
Static Inst: 1a9
Address: 22	Inst: 0
Static Inst: 1aa
Address: 24	Inst: 8001
Static Inst: 1ab
Address: 26	Inst: 7e
Static Inst: 1ac
Address: 28	Inst: 0
Static Inst: 1ad
Address: 2a	Inst: 4
Static Inst: 1ae
Address: 2c	Inst: 14
Static Inst: 1af
Address: 2e	Inst: 0
Static Inst: 1b0
Address: 30	Inst: 104
Static Inst: 1b1
Address: 32	Inst: bc
Static Inst: 1b2
Address: 34	Inst: 0
Static Inst: 1b3
Address: 36	Inst: 7b0c
Static Inst: 1b4
Address: 38	Inst: 2
Static Inst: 1b5
Address: 3a	Inst: 1900
Static Inst: 1b6
Address: 3c	Inst: 0
Static Inst: 1b7
Address: 3e	Inst: 8b00
Static Inst: 1b8
Address: 40	Inst: 0
Static Inst: 1b9
Address: 42	Inst: 200
Static Inst: 1ba
Address: 44	Inst: 801
Static Inst: 1bb
Address: 46	Inst: ae
Static Inst: 1bc
Address: 48	Inst: 0
Static Inst: 1bd
Address: 4a	Inst: 202
Static Inst: 1be
Address: 4c	Inst: 6b07
Static Inst: 1bf
Address: 50	Inst: 200
Static Inst: 1c0
Address: 52	Inst: 704
Static Inst: 1c1
Address: 54	Inst: a1
Static Inst: 1c2
Address: 56	Inst: 0
Static Inst: 1c3
Address: 58	Inst: 402
Static Inst: 1c4
Address: 5a	Inst: 9c07
Static Inst: 1c5
Address: 5e	Inst: 200
Static Inst: 1c6
Address: 60	Inst: 601
Static Inst: 1c7
Address: 62	Inst: b0
Static Inst: 1c8
Address: 64	Inst: 0
Static Inst: 1c9
Address: 66	Inst: 202
Static Inst: 1ca
Address: 68	Inst: 7e05
Static Inst: 1cb
Address: 6a	Inst: 0
Static Inst: 1cc
Address: 6c	Inst: 300
Static Inst: 1cd
Address: 6e	Inst: 504
Static Inst: 1ce
Address: 70	Inst: 6e69
Static Inst: 1cf
Address: 72	Inst: 74
Static Inst: 1d0
Address: 74	Inst: 4704
Static Inst: 1d1
Address: 76	Inst: 0
Static Inst: 1d2
Address: 78	Inst: 200
Static Inst: 1d3
Address: 7a	Inst: 508
Static Inst: 1d4
Address: 7c	Inst: 16d
Static Inst: 1d5
Address: 7e	Inst: 0
Static Inst: 1d6
Address: 80	Inst: 802
Static Inst: 1d7
Address: 82	Inst: 9707
Static Inst: 1d8
Address: 86	Inst: 200
Static Inst: 1d9
Address: 88	Inst: 504
Static Inst: 1da
Address: 8a	Inst: 172
Static Inst: 1db
Address: 8c	Inst: 0
Static Inst: 1dc
Address: 8e	Inst: 102
Static Inst: 1dd
Address: 90	Inst: b708
Static Inst: 1de
Address: 92	Inst: 0
Static Inst: 1df
Address: 94	Inst: 500
Static Inst: 1e0
Address: 96	Inst: 88
Static Inst: 1e1
Address: 98	Inst: 0
Static Inst: 1e2
Address: 9a	Inst: 1801
Static Inst: 1e3
Address: 9c	Inst: 4e0b
Static Inst: 1e4
Address: a0	Inst: 500
Static Inst: 1e5
Address: a2	Inst: 1201003
Static Inst: 1e6
Address: a6	Inst: 0
Static Inst: 1e7
Address: a8	Inst: 177
Static Inst: 1e8
Address: ac	Inst: 4
Static Inst: 1e9
Address: ae	Inst: 54
Static Inst: 1ea
Address: b0	Inst: 0
Static Inst: 1eb
Address: b2	Inst: 104
Static Inst: 1ec
Address: b4	Inst: 17b
Static Inst: 1ed
Address: b8	Inst: 610c
Static Inst: 1ee
Address: ba	Inst: 2
Static Inst: 1ef
Address: bc	Inst: 1900
Static Inst: 1f0
Address: be	Inst: 0
Static Inst: 1f1
Address: c0	Inst: 2400
Static Inst: 1f2
Address: c2	Inst: 104
Static Inst: 1f3
Address: c4	Inst: 9400
Static Inst: 1f4
Address: c6	Inst: 0
Static Inst: 1f5
Address: c8	Inst: b200
Static Inst: 1f6
Address: ca	Inst: 0
Static Inst: 1f7
Address: cc	Inst: 200
Static Inst: 1f8
Address: ce	Inst: 504
Static Inst: 1f9
Address: d0	Inst: 6e69
Static Inst: 1fa
Address: d2	Inst: 74
Static Inst: 1fb
Address: d4	Inst: 24503
Static Inst: 1fc
Address: d8	Inst: 200
Static Inst: 1fd
Address: da	Inst: 17d8
Static Inst: 1fe
Address: dc	Inst: 3d
Static Inst: 1ff
Address: de	Inst: 0
Static Inst: 200
Address: e0	Inst: 2c04
Static Inst: 201
Address: e2	Inst: 0
Static Inst: 202
Address: e4	Inst: 500
Static Inst: 203
Address: e6	Inst: 704
Static Inst: 204
Address: e8	Inst: a1
Static Inst: 205
Address: ea	Inst: 0
Static Inst: 206
Address: ec	Inst: 805
Static Inst: 207
Address: ee	Inst: 6d05
Static Inst: 208
Address: f0	Inst: 1
Static Inst: 209
Address: f2	Inst: 500
Static Inst: 20a
Address: f4	Inst: 410
Static Inst: 20b
Address: f6	Inst: 2db
Static Inst: 20c
Address: fa	Inst: 5d06
Static Inst: 20d
Address: fc	Inst: 0
Static Inst: 20e
Address: fe	Inst: 5d00
Static Inst: 20f
Address: 100	Inst: 0
Static Inst: 210
Address: 102	Inst: 700
Static Inst: 211
Address: 104	Inst: 800
Static Inst: 212
Address: 106	Inst: 6304
Static Inst: 213
Address: 108	Inst: 0
Static Inst: 214
Address: 10a	Inst: 900
Static Inst: 215
Address: 10c	Inst: 78
Static Inst: 216
Address: 10e	Inst: 0
Static Inst: 217
Address: 110	Inst: 250a
Static Inst: 218
Address: 112	Inst: 0
Static Inst: 219
Address: 114	Inst: a00
Static Inst: 21a
Address: 116	Inst: 78
Static Inst: 21b
Address: 118	Inst: 0
Static Inst: 21c
Address: 11a	Inst: 780a
Static Inst: 21d
Address: 11c	Inst: 0
Static Inst: 21e
Address: 11e	Inst: 0
Static Inst: 21f
Address: 120	Inst: 408
Static Inst: 220
Address: 122	Inst: 7e
Static Inst: 221
Address: 124	Inst: 0
Static Inst: 222
Address: 126	Inst: 408
Static Inst: 223
Address: 128	Inst: 84
Static Inst: 224
Address: 12a	Inst: 0
Static Inst: 225
Address: 12c	Inst: 105
Static Inst: 226
Address: 12e	Inst: b708
Static Inst: 227
Address: 130	Inst: 0
Static Inst: 228
Address: 132	Inst: b00
Static Inst: 229
Address: 134	Inst: 293
Static Inst: 22a
Address: 138	Inst: 2801
Static Inst: 22b
Address: 13a	Inst: 520f
Static Inst: 22c
Address: 13e	Inst: b00
Static Inst: 22d
Address: 140	Inst: 2e7
Static Inst: 22e
Address: 144	Inst: 2a01
Static Inst: 22f
Address: 146	Inst: 520f
Static Inst: 230
Address: 14a	Inst: b00
Static Inst: 231
Address: 14c	Inst: 232
Static Inst: 232
Address: 14e	Inst: 0
Static Inst: 233
Address: 150	Inst: 2c01
Static Inst: 234
Address: 152	Inst: 520f
Static Inst: 235
Address: 156	Inst: b00
Static Inst: 236
Address: 158	Inst: 2fb
Static Inst: 237
Address: 15c	Inst: 2e01
Static Inst: 238
Address: 15e	Inst: 520f
Static Inst: 239
Address: 162	Inst: 600
Static Inst: 23a
Address: 164	Inst: c6
Static Inst: 23b
Address: 166	Inst: 0
Static Inst: 23c
Address: 168	Inst: c6
Static Inst: 23d
Address: 16a	Inst: 0
Static Inst: 23e
Address: 16c	Inst: 4080007
Static Inst: 23f
Address: 170	Inst: cc
Static Inst: 240
Address: 172	Inst: 0
Static Inst: 241
Address: 174	Inst: b0c
Static Inst: 242
Address: 176	Inst: 2a9
Static Inst: 243
Address: 178	Inst: 0
Static Inst: 244
Address: 17a	Inst: 3001
Static Inst: 245
Address: 17c	Inst: bb0f
Static Inst: 246
Address: 180	Inst: b00
Static Inst: 247
Address: 182	Inst: 282
Static Inst: 248
Address: 184	Inst: 0
Static Inst: 249
Address: 186	Inst: 3101
Static Inst: 24a
Address: 188	Inst: bb0f
Static Inst: 24b
Address: 18c	Inst: d00
Static Inst: 24c
Address: 18e	Inst: 251
Static Inst: 24d
Address: 190	Inst: 0
Static Inst: 24e
Address: 192	Inst: 5f01
Static Inst: 24f
Address: 194	Inst: b401
Static Inst: 250
Address: 196	Inst: 104
Static Inst: 251
Address: 198	Inst: 400
Static Inst: 252
Address: 19a	Inst: 0
Static Inst: 253
Address: 19c	Inst: 100
Static Inst: 254
Address: 19e	Inst: e9c
Static Inst: 255
Address: 1a0	Inst: 2c6
Static Inst: 256
Address: 1a2	Inst: 0
Static Inst: 257
Address: 1a4	Inst: 4301
Static Inst: 258
Address: 1a6	Inst: 2401
Static Inst: 259
Address: 1a8	Inst: 104
Static Inst: 25a
Address: 1aa	Inst: 9000
Static Inst: 25b
Address: 1ac	Inst: 0
Static Inst: 25c
Address: 1ae	Inst: 100
Static Inst: 25d
Address: 1b0	Inst: f9c
Static Inst: 25e
Address: 1b2	Inst: 2bc
Static Inst: 25f
Address: 1b4	Inst: 0
Static Inst: 260
Address: 1b6	Inst: 4301
Static Inst: 261
Address: 1b8	Inst: 2516
Static Inst: 262
Address: 1ba	Inst: 0
Static Inst: 263
Address: 1bc	Inst: 0
Static Inst: 264
Address: 1be	Inst: 0
Static Inst: 265
Address: 1c0	Inst: f00
Static Inst: 266
Address: 1c2	Inst: 2d6
Static Inst: 267
Address: 1c4	Inst: 0
Static Inst: 268
Address: 1c6	Inst: 4301
Static Inst: 269
Address: 1c8	Inst: 7823
Static Inst: 26a
Address: 1cc	Inst: 2c00
Static Inst: 26b
Address: 1ce	Inst: 0
Static Inst: 26c
Address: 1d0	Inst: f00
Static Inst: 26d
Address: 1d2	Inst: 24c
Static Inst: 26e
Address: 1d4	Inst: 0
Static Inst: 26f
Address: 1d6	Inst: 4301
Static Inst: 270
Address: 1d8	Inst: 7830
Static Inst: 271
Address: 1da	Inst: 0
Static Inst: 272
Address: 1dc	Inst: 5800
Static Inst: 273
Address: 1de	Inst: 0
Static Inst: 274
Address: 1e0	Inst: 1000
Static Inst: 275
Address: 1e2	Inst: 2c1
Static Inst: 276
Address: 1e4	Inst: 0
Static Inst: 277
Address: 1e6	Inst: 5601
Static Inst: 278
Address: 1e8	Inst: 3810
Static Inst: 279
Address: 1ea	Inst: 0
Static Inst: 27a
Address: 1ec	Inst: 8400
Static Inst: 27b
Address: 1ee	Inst: 0
Static Inst: 27c
Address: 1f0	Inst: 1100
Static Inst: 27d
Address: 1f2	Inst: 45c
Static Inst: 27e
Address: 1f4	Inst: 1
Static Inst: 27f
Address: 1f6	Inst: 34
Static Inst: 280
Address: 1f8	Inst: 0
Static Inst: 281
Address: 1fa	Inst: 6912
Static Inst: 282
Address: 1fc	Inst: 100
Static Inst: 283
Address: 1fe	Inst: 2c0f57
Static Inst: 284
Address: 202	Inst: 0
Static Inst: 285
Address: 204	Inst: 97
Static Inst: 286
Address: 208	Inst: 1048813
Static Inst: 287
Address: 20c	Inst: 1400
Static Inst: 288
Address: 20e	Inst: 5a01
Static Inst: 289
Address: 210	Inst: 8302
Static Inst: 28a
Address: 212	Inst: 1400
Static Inst: 28b
Address: 214	Inst: 5b01
Static Inst: 28c
Address: 216	Inst: 8402
Static Inst: 28d
Address: 218	Inst: 1400
Static Inst: 28e
Address: 21a	Inst: 5c01
Static Inst: 28f
Address: 21c	Inst: 8502
Static Inst: 290
Address: 21e	Inst: 0
Static Inst: 291
Address: 220	Inst: 0
Static Inst: 292
Address: 0	Inst: 1101
Static Inst: 293
Address: 2	Inst: 1000
Static Inst: 294
Address: 4	Inst: 1106
Static Inst: 295
Address: 6	Inst: 1201
Static Inst: 296
Address: 8	Inst: 301
Static Inst: 297
Address: a	Inst: 1b0e
Static Inst: 298
Address: c	Inst: 250e
Static Inst: 299
Address: e	Inst: 130e
Static Inst: 29a
Address: 10	Inst: 5
Static Inst: 29b
Address: 12	Inst: 0
Static Inst: 29c
Address: 14	Inst: 1101
Static Inst: 29d
Address: 16	Inst: 2501
Static Inst: 29e
Address: 18	Inst: 130e
Static Inst: 29f
Address: 1a	Inst: 1b0e030b
Static Inst: 2a0
Address: 1e	Inst: 100e
Static Inst: 2a1
Address: 20	Inst: 2000017
Static Inst: 2a2
Address: 24	Inst: 24
Static Inst: 2a3
Address: 26	Inst: b3e0b0b
Static Inst: 2a4
Address: 2a	Inst: e03
Static Inst: 2a5
Address: 2e	Inst: b002403
Static Inst: 2a6
Address: 32	Inst: 30b3e0b
Static Inst: 2a7
Address: 36	Inst: 8
Static Inst: 2a8
Address: 38	Inst: 400
Static Inst: 2a9
Address: 3a	Inst: 26
Static Inst: 2aa
Address: 3c	Inst: 1349
Static Inst: 2ab
Address: 3e	Inst: 0
Static Inst: 2ac
Address: 40	Inst: 3405
Static Inst: 2ad
Address: 42	Inst: 300
Static Inst: 2ae
Address: 44	Inst: 3a0e
Static Inst: 2af
Address: 46	Inst: 390b3b0b
Static Inst: 2b0
Address: 4a	Inst: 3f13490b
Static Inst: 2b1
Address: 4e	Inst: 219
Static Inst: 2b2
Address: 50	Inst: 18
Static Inst: 2b3
Address: 52	Inst: 0
Static Inst: 2b4
Address: 54	Inst: 1101
Static Inst: 2b5
Address: 56	Inst: 2501
Static Inst: 2b6
Address: 58	Inst: 130e
Static Inst: 2b7
Address: 5a	Inst: 1b0e030b
Static Inst: 2b8
Address: 5e	Inst: 110e
Static Inst: 2b9
Address: 60	Inst: 1201
Static Inst: 2ba
Address: 62	Inst: 1006
Static Inst: 2bb
Address: 64	Inst: 2000017
Static Inst: 2bc
Address: 68	Inst: 24
Static Inst: 2bd
Address: 6a	Inst: b3e0b0b
Static Inst: 2be
Address: 6e	Inst: 803
Static Inst: 2bf
Address: 72	Inst: 3001603
Static Inst: 2c0
Address: 76	Inst: 3a0e
Static Inst: 2c1
Address: 78	Inst: 390b3b0b
Static Inst: 2c2
Address: 7c	Inst: 13490b
Static Inst: 2c3
Address: 80	Inst: 400
Static Inst: 2c4
Address: 82	Inst: 26
Static Inst: 2c5
Address: 84	Inst: 1349
Static Inst: 2c6
Address: 86	Inst: 0
Static Inst: 2c7
Address: 88	Inst: 2405
Static Inst: 2c8
Address: 8a	Inst: b00
Static Inst: 2c9
Address: 8c	Inst: 30b3e0b
Static Inst: 2ca
Address: 90	Inst: e
Static Inst: 2cb
Address: 92	Inst: 600
Static Inst: 2cc
Address: 94	Inst: 101
Static Inst: 2cd
Address: 96	Inst: 1349
Static Inst: 2ce
Address: 98	Inst: 1301
Static Inst: 2cf
Address: 9a	Inst: 0
Static Inst: 2d0
Address: 9c	Inst: 2107
Static Inst: 2d1
Address: a0	Inst: 800
Static Inst: 2d2
Address: a2	Inst: b0b000f
Static Inst: 2d3
Address: a6	Inst: 1349
Static Inst: 2d4
Address: a8	Inst: 0
Static Inst: 2d5
Address: aa	Inst: 1509
Static Inst: 2d6
Address: ac	Inst: 2701
Static Inst: 2d7
Address: ae	Inst: 119
Static Inst: 2d8
Address: b0	Inst: a000013
Static Inst: 2d9
Address: b4	Inst: 5
Static Inst: 2da
Address: b6	Inst: 1349
Static Inst: 2db
Address: b8	Inst: 0
Static Inst: 2dc
Address: ba	Inst: 300340b
Static Inst: 2dd
Address: be	Inst: 3a0e
Static Inst: 2de
Address: c0	Inst: 390b3b0b
Static Inst: 2df
Address: c4	Inst: 3f13490b
Static Inst: 2e0
Address: c8	Inst: 3c19
Static Inst: 2e1
Address: ca	Inst: 19
Static Inst: 2e2
Address: cc	Inst: c00
Static Inst: 2e3
Address: ce	Inst: 15
Static Inst: 2e4
Address: d0	Inst: 1927
Static Inst: 2e5
Address: d4	Inst: 2e0d
Static Inst: 2e6
Address: d6	Inst: 3f00
Static Inst: 2e7
Address: d8	Inst: 319
Static Inst: 2e8
Address: da	Inst: 3a0e
Static Inst: 2e9
Address: dc	Inst: 390b3b0b
Static Inst: 2ea
Address: e0	Inst: 1119270b
Static Inst: 2eb
Address: e4	Inst: 1201
Static Inst: 2ec
Address: e6	Inst: 4006
Static Inst: 2ed
Address: e8	Inst: 9718
Static Inst: 2ee
Address: ea	Inst: 1942
Static Inst: 2ef
Address: ec	Inst: 0
Static Inst: 2f0
Address: ee	Inst: 2e0e
Static Inst: 2f1
Address: f0	Inst: 3f01
Static Inst: 2f2
Address: f2	Inst: 319
Static Inst: 2f3
Address: f4	Inst: 3a0e
Static Inst: 2f4
Address: f6	Inst: 390b3b0b
Static Inst: 2f5
Address: fa	Inst: 1119270b
Static Inst: 2f6
Address: fe	Inst: 1201
Static Inst: 2f7
Address: 100	Inst: 4006
Static Inst: 2f8
Address: 102	Inst: 9718
Static Inst: 2f9
Address: 104	Inst: 1942
Static Inst: 2fa
Address: 106	Inst: 0
Static Inst: 2fb
Address: 108	Inst: 300050f
Static Inst: 2fc
Address: 10c	Inst: 3a0e
Static Inst: 2fd
Address: 10e	Inst: 390b3b0b
Static Inst: 2fe
Address: 112	Inst: 213490b
Static Inst: 2ff
Address: 116	Inst: 10000017
Static Inst: 300
Address: 11a	Inst: 34
Static Inst: 301
Address: 11c	Inst: b3a0e03
Static Inst: 302
Address: 120	Inst: b390b3b
Static Inst: 303
Address: 124	Inst: 1349
Static Inst: 304
Address: 126	Inst: 1702
Static Inst: 305
Address: 128	Inst: 0
Static Inst: 306
Address: 12a	Inst: b11
Static Inst: 307
Address: 12c	Inst: 1101
Static Inst: 308
Address: 12e	Inst: 1201
Static Inst: 309
Address: 130	Inst: 6
Static Inst: 30a
Address: 132	Inst: 1200
Static Inst: 30b
Address: 134	Inst: 34
Static Inst: 30c
Address: 136	Inst: b3a0803
Static Inst: 30d
Address: 13a	Inst: b390b3b
Static Inst: 30e
Address: 13e	Inst: 1349
Static Inst: 30f
Address: 140	Inst: 1702
Static Inst: 310
Address: 142	Inst: 0
Static Inst: 311
Address: 144	Inst: 1828913
Static Inst: 312
Address: 148	Inst: 1101
Static Inst: 313
Address: 14a	Inst: 1
Static Inst: 314
Address: 14c	Inst: 1400
Static Inst: 315
Address: 14e	Inst: 828a
Static Inst: 316
Address: 150	Inst: 1
Static Inst: 317
Address: 152	Inst: 1802
Static Inst: 318
Address: 154	Inst: 4291
Static Inst: 319
Address: 156	Inst: 18
Static Inst: 31a
Address: 0	Inst: 87
Static Inst: 31b
Address: 4	Inst: 2
Static Inst: 31c
Address: 6	Inst: 2f
Static Inst: 31d
Address: a	Inst: 101
Static Inst: 31e
Address: c	Inst: d0efb
Static Inst: 31f
Address: 10	Inst: 101
Static Inst: 320
Address: 12	Inst: 101
Static Inst: 321
Address: 14	Inst: 0
Static Inst: 322
Address: 16	Inst: 100
Static Inst: 323
Address: 18	Inst: 0
Static Inst: 324
Address: 1a	Inst: 2e01
Static Inst: 325
Address: 1c	Inst: 2f2e
Static Inst: 326
Address: 1e	Inst: 64737973
Static Inst: 327
Address: 22	Inst: 7065
Static Inst: 328
Address: 24	Inst: 69722f73
Static Inst: 329
Address: 28	Inst: 766373
Static Inst: 32a
Address: 2c	Inst: 7300
Static Inst: 32b
Address: 2e	Inst: 6174
Static Inst: 32c
Address: 30	Inst: 7472
Static Inst: 32d
Address: 32	Inst: 532e
Static Inst: 32e
Address: 34	Inst: 100
Static Inst: 32f
Address: 36	Inst: 0
Static Inst: 330
Address: 38	Inst: 0
Static Inst: 331
Address: 3a	Inst: 205
Static Inst: 332
Address: 3c	Inst: 280
Static Inst: 333
Address: 3e	Inst: 1
Static Inst: 334
Address: 40	Inst: 3012d03
Static Inst: 335
Address: 44	Inst: 901
Static Inst: 336
Address: 46	Inst: 4
Static Inst: 337
Address: 48	Inst: 301
Static Inst: 338
Address: 4a	Inst: 901
Static Inst: 339
Address: 4c	Inst: 4
Static Inst: 33a
Address: 4e	Inst: 301
Static Inst: 33b
Address: 50	Inst: 901
Static Inst: 33c
Address: 52	Inst: 8
Static Inst: 33d
Address: 54	Inst: 301
Static Inst: 33e
Address: 56	Inst: 901
Static Inst: 33f
Address: 58	Inst: 4
Static Inst: 340
Address: 5a	Inst: 301
Static Inst: 341
Address: 5c	Inst: 901
Static Inst: 342
Address: 5e	Inst: 4
Static Inst: 343
Address: 60	Inst: 301
Static Inst: 344
Address: 62	Inst: 901
Static Inst: 345
Address: 64	Inst: 4
Static Inst: 346
Address: 66	Inst: 301
Static Inst: 347
Address: 68	Inst: 901
Static Inst: 348
Address: 6a	Inst: 8
Static Inst: 349
Address: 6c	Inst: 301
Static Inst: 34a
Address: 6e	Inst: 901
Static Inst: 34b
Address: 70	Inst: 8
Static Inst: 34c
Address: 72	Inst: 301
Static Inst: 34d
Address: 74	Inst: 902
Static Inst: 34e
Address: 76	Inst: 4
Static Inst: 34f
Address: 78	Inst: 301
Static Inst: 350
Address: 7a	Inst: 90c
Static Inst: 351
Address: 7c	Inst: 4
Static Inst: 352
Address: 7e	Inst: 301
Static Inst: 353
Address: 80	Inst: 902
Static Inst: 354
Address: 82	Inst: 8
Static Inst: 355
Address: 84	Inst: 901
Static Inst: 356
Address: 86	Inst: 4
Static Inst: 357
Address: 88	Inst: 100
Static Inst: 358
Address: 8a	Inst: 2301
Static Inst: 359
Address: 8c	Inst: 0
Static Inst: 35a
Address: 8e	Inst: 200
Static Inst: 35b
Address: 90	Inst: 1d00
Static Inst: 35c
Address: 92	Inst: 0
Static Inst: 35d
Address: 94	Inst: 100
Static Inst: 35e
Address: 96	Inst: fb01
Static Inst: 35f
Address: 98	Inst: d0e
Static Inst: 360
Address: 9a	Inst: 100
Static Inst: 361
Address: 9c	Inst: 101
Static Inst: 362
Address: 9e	Inst: 1
Static Inst: 363
Address: a0	Inst: 0
Static Inst: 364
Address: a2	Inst: 1
Static Inst: 365
Address: a4	Inst: 100
Static Inst: 366
Address: a6	Inst: 6900
Static Inst: 367
Address: a8	Inst: 696e
Static Inst: 368
Address: aa	Inst: 2e74
Static Inst: 369
Address: ac	Inst: 63
Static Inst: 36a
Address: b0	Inst: 0
Static Inst: 36b
Address: b2	Inst: 126
Static Inst: 36c
Address: b4	Inst: 0
Static Inst: 36d
Address: b6	Inst: 2
Static Inst: 36e
Address: b8	Inst: 6f
Static Inst: 36f
Address: bc	Inst: 101
Static Inst: 370
Address: be	Inst: d0efb
Static Inst: 371
Address: c2	Inst: 101
Static Inst: 372
Address: c4	Inst: 101
Static Inst: 373
Address: c6	Inst: 0
Static Inst: 374
Address: c8	Inst: 100
Static Inst: 375
Address: ca	Inst: 0
Static Inst: 376
Address: cc	Inst: 2e01
Static Inst: 377
Address: ce	Inst: 2f2e
Static Inst: 378
Address: d0	Inst: 757363
Static Inst: 379
Address: d4	Inst: 74706f2f
Static Inst: 37a
Address: d8	Inst: 7369722f
Static Inst: 37b
Address: dc	Inst: 6c2f7663
Static Inst: 37c
Address: e0	Inst: 6269
Static Inst: 37d
Address: e2	Inst: 6363672f
Static Inst: 37e
Address: e6	Inst: 7369722f
Static Inst: 37f
Address: ea	Inst: 32337663
Static Inst: 380
Address: ee	Inst: 752d
Static Inst: 381
Address: f0	Inst: 6b6e
Static Inst: 382
Address: f2	Inst: 6f6e
Static Inst: 383
Address: f4	Inst: 6c2d6e77
Static Inst: 384
Address: f8	Inst: 6e69
Static Inst: 385
Address: fa	Inst: 7875
Static Inst: 386
Address: fc	Inst: 672d
Static Inst: 387
Address: fe	Inst: 756e
Static Inst: 388
Address: 100	Inst: 322e382f
Static Inst: 389
Address: 104	Inst: 302e
Static Inst: 38a
Address: 106	Inst: 636e692f
Static Inst: 38b
Address: 10a	Inst: 756c
Static Inst: 38c
Address: 10c	Inst: 6564
Static Inst: 38d
Address: 10e	Inst: 0
Static Inst: 38e
Address: 110	Inst: 6c65
Static Inst: 38f
Address: 112	Inst: 2d66
Static Inst: 390
Address: 114	Inst: 6e69
Static Inst: 391
Address: 116	Inst: 7469
Static Inst: 392
Address: 118	Inst: 632e
Static Inst: 393
Address: 11a	Inst: 100
Static Inst: 394
Address: 11c	Inst: 0
Static Inst: 395
Address: 11e	Inst: 64647473
Static Inst: 396
Address: 122	Inst: 6665
Static Inst: 397
Address: 124	Inst: 682e
Static Inst: 398
Address: 126	Inst: 200
Static Inst: 399
Address: 128	Inst: 0
Static Inst: 39a
Address: 12a	Inst: 500
Static Inst: 39b
Address: 12c	Inst: 1
Static Inst: 39c
Address: 12e	Inst: 205
Static Inst: 39d
Address: 130	Inst: 424
Static Inst: 39e
Address: 132	Inst: 1
Static Inst: 39f
Address: 134	Inst: 100c303
Static Inst: 3a0
Address: 138	Inst: 305
Static Inst: 3a1
Address: 13a	Inst: 91203
Static Inst: 3a2
Address: 13e	Inst: 100
Static Inst: 3a3
Address: 140	Inst: 105
Static Inst: 3a4
Address: 142	Inst: 306
Static Inst: 3a5
Address: 144	Inst: 96e
Static Inst: 3a6
Address: 146	Inst: 0
Static Inst: 3a7
Address: 148	Inst: 501
Static Inst: 3a8
Address: 14a	Inst: 328
Static Inst: 3a9
Address: 14c	Inst: 912
Static Inst: 3aa
Address: 14e	Inst: c
Static Inst: 3ab
Address: 150	Inst: 501
Static Inst: 3ac
Address: 152	Inst: 301
Static Inst: 3ad
Address: 154	Inst: 96e
Static Inst: 3ae
Address: 156	Inst: 14
Static Inst: 3af
Address: 158	Inst: 501
Static Inst: 3b0
Address: 15a	Inst: 328
Static Inst: 3b1
Address: 15c	Inst: 912
Static Inst: 3b2
Address: 15e	Inst: 14
Static Inst: 3b3
Address: 160	Inst: 501
Static Inst: 3b4
Address: 162	Inst: 1030603
Static Inst: 3b5
Address: 166	Inst: 409
Static Inst: 3b6
Address: 168	Inst: 100
Static Inst: 3b7
Address: 16a	Inst: 805
Static Inst: 3b8
Address: 16c	Inst: 90003
Static Inst: 3b9
Address: 170	Inst: 100
Static Inst: 3ba
Address: 172	Inst: 305
Static Inst: 3bb
Address: 174	Inst: 306
Static Inst: 3bc
Address: 176	Inst: 900
Static Inst: 3bd
Address: 178	Inst: 0
Static Inst: 3be
Address: 17a	Inst: 501
Static Inst: 3bf
Address: 17c	Inst: 900030f
Static Inst: 3c0
Address: 180	Inst: 10
Static Inst: 3c1
Address: 182	Inst: 501
Static Inst: 3c2
Address: 184	Inst: 4020007
Static Inst: 3c3
Address: 188	Inst: 1030603
Static Inst: 3c4
Address: 18c	Inst: 409
Static Inst: 3c5
Address: 18e	Inst: 100
Static Inst: 3c6
Address: 190	Inst: 805
Static Inst: 3c7
Address: 192	Inst: 200
Static Inst: 3c8
Address: 194	Inst: 304
Static Inst: 3c9
Address: 196	Inst: 306
Static Inst: 3ca
Address: 198	Inst: 900
Static Inst: 3cb
Address: 19a	Inst: 0
Static Inst: 3cc
Address: 19c	Inst: 501
Static Inst: 3cd
Address: 19e	Inst: 21
Static Inst: 3ce
Address: 1a0	Inst: 402
Static Inst: 3cf
Address: 1a2	Inst: 97f0303
Static Inst: 3d0
Address: 1a6	Inst: 10
Static Inst: 3d1
Address: 1a8	Inst: 501
Static Inst: 3d2
Address: 1aa	Inst: 8
Static Inst: 3d3
Address: 1ac	Inst: 402
Static Inst: 3d4
Address: 1ae	Inst: 9010303
Static Inst: 3d5
Address: 1b2	Inst: 4
Static Inst: 3d6
Address: 1b4	Inst: 501
Static Inst: 3d7
Address: 1b6	Inst: 4020003
Static Inst: 3d8
Address: 1ba	Inst: 97f0303
Static Inst: 3d9
Address: 1be	Inst: 8
Static Inst: 3da
Address: 1c0	Inst: 501
Static Inst: 3db
Address: 1c2	Inst: 301
Static Inst: 3dc
Address: 1c4	Inst: 902
Static Inst: 3dd
Address: 1c6	Inst: 4
Static Inst: 3de
Address: 1c8	Inst: 601
Static Inst: 3df
Address: 1ca	Inst: 24090703
Static Inst: 3e0
Address: 1ce	Inst: 100
Static Inst: 3e1
Address: 1d0	Inst: 90a03
Static Inst: 3e2
Address: 1d4	Inst: 100
Static Inst: 3e3
Address: 1d6	Inst: 409
Static Inst: 3e4
Address: 1d8	Inst: 0
Static Inst: 3e5
Address: 1da	Inst: 101
Static Inst: 3e6
Address: 0	Inst: c
Static Inst: 3e7
Address: 2	Inst: 0
Static Inst: 3e8
Address: 4	Inst: ffff
Static Inst: 3e9
Address: 6	Inst: ffff
Static Inst: 3ea
Address: 8	Inst: 1
Static Inst: 3eb
Address: a	Inst: 7c01
Static Inst: 3ec
Address: c	Inst: d01
Static Inst: 3ed
Address: e	Inst: 2
Static Inst: 3ee
Address: 10	Inst: 30
Static Inst: 3ef
Address: 12	Inst: 0
Static Inst: 3f0
Address: 14	Inst: 0
Static Inst: 3f1
Address: 16	Inst: 0
Static Inst: 3f2
Address: 18	Inst: 424
Static Inst: 3f3
Address: 1a	Inst: 1
Static Inst: 3f4
Address: 1c	Inst: 90
Static Inst: 3f5
Address: 1e	Inst: 0
Static Inst: 3f6
Address: 20	Inst: e44
Static Inst: 3f7
Address: 22	Inst: 4820
Static Inst: 3f8
Address: 24	Inst: 288
Static Inst: 3f9
Address: 26	Inst: 492
Static Inst: 3fa
Address: 28	Inst: 8168
Static Inst: 3fb
Address: 2a	Inst: 8901
Static Inst: 3fc
Address: 2c	Inst: 94059303
Static Inst: 3fd
Address: 30	Inst: 9506
Static Inst: 3fe
Address: 32	Inst: 44c17c07
Static Inst: 3ff
Address: 36	Inst: 44c8
Static Inst: 400
Address: 38	Inst: 44c9
Static Inst: 401
Address: 3a	Inst: 44d2
Static Inst: 402
Address: 3c	Inst: 44d444d3
Static Inst: 403
Address: 40	Inst: 44d5
Static Inst: 404
Address: 42	Inst: e
Static Inst: 405
Address: 44	Inst: c
Static Inst: 406
Address: 46	Inst: 0
Static Inst: 407
Address: 48	Inst: 0
Static Inst: 408
Address: 4a	Inst: 0
Static Inst: 409
Address: 4c	Inst: 4b4
Static Inst: 40a
Address: 4e	Inst: 1
Static Inst: 40b
Address: 50	Inst: 4
Static Inst: 40c
Address: 0	Inst: 2e2e
Static Inst: 40d
Address: 2	Inst: 7379732f
Static Inst: 40e
Address: 6	Inst: 6564
Static Inst: 40f
Address: 8	Inst: 7370
Static Inst: 410
Address: a	Inst: 7369722f
Static Inst: 411
Address: e	Inst: 732f7663
Static Inst: 412
Address: 12	Inst: 6174
Static Inst: 413
Address: 14	Inst: 7472
Static Inst: 414
Address: 16	Inst: 532e
Static Inst: 415
Address: 18	Inst: 2f00
Static Inst: 416
Address: 1a	Inst: 6f68
Static Inst: 417
Address: 1c	Inst: 656d
Static Inst: 418
Address: 1e	Inst: 7261662f
Static Inst: 419
Address: 22	Inst: 7365
Static Inst: 41a
Address: 24	Inst: 776f442f
Static Inst: 41b
Address: 28	Inst: 6c6e
Static Inst: 41c
Address: 2a	Inst: 7364616f
Static Inst: 41d
Address: 2e	Inst: 77656e2f
Static Inst: 41e
Address: 38	Inst: 7369722f
Static Inst: 41f
Address: 3c	Inst: 672d7663
Static Inst: 420
Address: 40	Inst: 756e
Static Inst: 421
Address: 42	Inst: 742d
Static Inst: 422
Address: 44	Inst: 636c6f6f
Static Inst: 423
Address: 48	Inst: 6168
Static Inst: 424
Address: 4a	Inst: 6e69
Static Inst: 425
Address: 4c	Inst: 7369722f
Static Inst: 426
Address: 50	Inst: 672d7663
Static Inst: 427
Address: 54	Inst: 696c
Static Inst: 428
Address: 56	Inst: 6362
Static Inst: 429
Address: 58	Inst: 7573632f
Static Inst: 42a
Address: 5c	Inst: 4700
Static Inst: 42b
Address: 5e	Inst: 554e
Static Inst: 42c
Address: 60	Inst: 4120
Static Inst: 42d
Address: 62	Inst: 2e322053
Static Inst: 42e
Address: 66	Inst: 312e3133
Static Inst: 42f
Address: 6a	Inst: 7300
Static Inst: 430
Address: 6c	Inst: 6f68
Static Inst: 431
Address: 6e	Inst: 7472
Static Inst: 432
Address: 70	Inst: 7520
Static Inst: 433
Address: 72	Inst: 736e
Static Inst: 434
Address: 74	Inst: 6769
Static Inst: 435
Address: 76	Inst: 656e
Static Inst: 436
Address: 78	Inst: 2064
Static Inst: 437
Address: 7a	Inst: 6e69
Static Inst: 438
Address: 7c	Inst: 74
Static Inst: 439
Address: 7e	Inst: 726f6873
Static Inst: 43a
Address: 82	Inst: 2074
Static Inst: 43b
Address: 84	Inst: 6e69
Static Inst: 43c
Address: 86	Inst: 74
Static Inst: 43d
Address: 8e	Inst: 6964
Static Inst: 43e
Address: 90	Inst: 5f6e
Static Inst: 43f
Address: 92	Inst: 7375
Static Inst: 440
Address: 94	Inst: 6465
Static Inst: 441
Address: 96	Inst: 6c00
Static Inst: 442
Address: 98	Inst: 20676e6f
Static Inst: 443
Address: 9c	Inst: 6f6c
Static Inst: 444
Address: 9e	Inst: 676e
Static Inst: 445
Address: a0	Inst: 7520
Static Inst: 446
Address: a2	Inst: 736e
Static Inst: 447
Address: a4	Inst: 6769
Static Inst: 448
Address: a6	Inst: 656e
Static Inst: 449
Address: a8	Inst: 2064
Static Inst: 44a
Address: aa	Inst: 6e69
Static Inst: 44b
Address: ac	Inst: 74
Static Inst: 44c
Address: ae	Inst: 6e75
Static Inst: 44d
Address: b0	Inst: 6e676973
Static Inst: 44e
Address: b4	Inst: 6465
Static Inst: 44f
Address: b6	Inst: 6320
Static Inst: 450
Address: b8	Inst: 6168
Static Inst: 451
Address: ba	Inst: 72
Static Inst: 452
Address: bc	Inst: 20554e47
Static Inst: 453
Address: c0	Inst: 20313143
Static Inst: 454
Address: c4	Inst: 2e38
Static Inst: 455
Address: c6	Inst: 2e32
Static Inst: 456
Address: c8	Inst: 2030
Static Inst: 457
Address: ca	Inst: 6d2d
Static Inst: 458
Address: cc	Inst: 646f6d63
Static Inst: 459
Address: d0	Inst: 6c65
Static Inst: 45a
Address: d2	Inst: 6d3d
Static Inst: 45b
Address: d4	Inst: 6465
Static Inst: 45c
Address: d6	Inst: 6f6c
Static Inst: 45d
Address: d8	Inst: 6d2d2077
Static Inst: 45e
Address: dc	Inst: 7261
Static Inst: 45f
Address: de	Inst: 723d6863
Static Inst: 460
Address: e2	Inst: 3376
Static Inst: 461
Address: e4	Inst: 6932
Static Inst: 462
Address: e6	Inst: 616d
Static Inst: 463
Address: e8	Inst: 6466
Static Inst: 464
Address: ea	Inst: 2d20
Static Inst: 465
Address: ec	Inst: 616d
Static Inst: 466
Address: ee	Inst: 6962
Static Inst: 467
Address: f0	Inst: 693d
Static Inst: 468
Address: f2	Inst: 706c
Static Inst: 469
Address: f4	Inst: 20643233
Static Inst: 46a
Address: f8	Inst: 672d
Static Inst: 46b
Address: fa	Inst: 2d20
Static Inst: 46c
Address: fc	Inst: 2d20324f
Static Inst: 46d
Address: 100	Inst: 3d647473
Static Inst: 46e
Address: 104	Inst: 31756e67
Static Inst: 46f
Address: 108	Inst: 2031
Static Inst: 470
Address: 10a	Inst: 662d
Static Inst: 471
Address: 10c	Inst: 38756e67
Static Inst: 472
Address: 110	Inst: 2d39
Static Inst: 473
Address: 112	Inst: 6e69
Static Inst: 474
Address: 114	Inst: 696c
Static Inst: 475
Address: 116	Inst: 656e
Static Inst: 476
Address: 118	Inst: 2d20
Static Inst: 477
Address: 11a	Inst: 6d66
Static Inst: 478
Address: 11c	Inst: 7265
Static Inst: 479
Address: 11e	Inst: 612d6567
Static Inst: 47a
Address: 122	Inst: 6c6c
Static Inst: 47b
Address: 124	Inst: 632d
Static Inst: 47c
Address: 126	Inst: 74736e6f
Static Inst: 47d
Address: 12a	Inst: 6e61
Static Inst: 47e
Address: 12c	Inst: 7374
Static Inst: 47f
Address: 12e	Inst: 2d20
Static Inst: 480
Address: 130	Inst: 7266
Static Inst: 481
Address: 132	Inst: 646e756f
Static Inst: 482
Address: 136	Inst: 6e69
Static Inst: 483
Address: 138	Inst: 616d2d67
Static Inst: 484
Address: 13c	Inst: 6874
Static Inst: 485
Address: 13e	Inst: 2d20
Static Inst: 486
Address: 140	Inst: 6e66
Static Inst: 487
Address: 142	Inst: 74732d6f
Static Inst: 488
Address: 146	Inst: 6361
Static Inst: 489
Address: 148	Inst: 72702d6b
Static Inst: 48a
Address: 14c	Inst: 6365746f
Static Inst: 48b
Address: 150	Inst: 6f74
Static Inst: 48c
Address: 152	Inst: 2072
Static Inst: 48d
Address: 154	Inst: 662d
Static Inst: 48e
Address: 156	Inst: 6c74
Static Inst: 48f
Address: 158	Inst: 6f6d2d73
Static Inst: 490
Address: 15c	Inst: 6564
Static Inst: 491
Address: 15e	Inst: 3d6c
Static Inst: 492
Address: 160	Inst: 6e69
Static Inst: 493
Address: 162	Inst: 7469
Static Inst: 494
Address: 164	Inst: 6169
Static Inst: 495
Address: 166	Inst: 2d6c
Static Inst: 496
Address: 168	Inst: 7865
Static Inst: 497
Address: 16a	Inst: 6365
Static Inst: 498
Address: 16c	Inst: 6c00
Static Inst: 499
Address: 16e	Inst: 20676e6f
Static Inst: 49a
Address: 172	Inst: 6f6c
Static Inst: 49b
Address: 174	Inst: 676e
Static Inst: 49c
Address: 176	Inst: 6920
Static Inst: 49d
Address: 178	Inst: 746e
Static Inst: 49e
Address: 17a	Inst: 4700
Static Inst: 49f
Address: 17c	Inst: 554e
Static Inst: 4a0
Address: 17e	Inst: 4320
Static Inst: 4a1
Address: 180	Inst: 3131
Static Inst: 4a2
Address: 182	Inst: 3820
Static Inst: 4a3
Address: 184	Inst: 322e
Static Inst: 4a4
Address: 186	Inst: 302e
Static Inst: 4a5
Address: 188	Inst: 2d20
Static Inst: 4a6
Address: 18a	Inst: 636d
Static Inst: 4a7
Address: 18c	Inst: 6f6d
Static Inst: 4a8
Address: 18e	Inst: 6564
Static Inst: 4a9
Address: 190	Inst: 3d6c
Static Inst: 4aa
Address: 192	Inst: 656d
Static Inst: 4ab
Address: 194	Inst: 6c64
Static Inst: 4ac
Address: 196	Inst: 2d20776f
Static Inst: 4ad
Address: 19a	Inst: 616d
Static Inst: 4ae
Address: 19c	Inst: 6372
Static Inst: 4af
Address: 19e	Inst: 3d68
Static Inst: 4b0
Address: 1a0	Inst: 7672
Static Inst: 4b1
Address: 1a2	Inst: 6d693233
Static Inst: 4b2
Address: 1a6	Inst: 6661
Static Inst: 4b3
Address: 1a8	Inst: 2064
Static Inst: 4b4
Address: 1aa	Inst: 6d2d
Static Inst: 4b5
Address: 1ac	Inst: 6261
Static Inst: 4b6
Address: 1ae	Inst: 3d69
Static Inst: 4b7
Address: 1b0	Inst: 6c69
Static Inst: 4b8
Address: 1b2	Inst: 3370
Static Inst: 4b9
Address: 1b4	Inst: 6432
Static Inst: 4ba
Address: 1b6	Inst: 2d20
Static Inst: 4bb
Address: 1b8	Inst: 4f2d2067
Static Inst: 4bc
Address: 1bc	Inst: 2032
Static Inst: 4bd
Address: 1be	Inst: 732d
Static Inst: 4be
Address: 1c0	Inst: 6474
Static Inst: 4bf
Address: 1c2	Inst: 673d
Static Inst: 4c0
Address: 1c4	Inst: 756e
Static Inst: 4c1
Address: 1c6	Inst: 3131
Static Inst: 4c2
Address: 1c8	Inst: 2d20
Static Inst: 4c3
Address: 1ca	Inst: 6766
Static Inst: 4c4
Address: 1cc	Inst: 756e
Static Inst: 4c5
Address: 1ce	Inst: 3938
Static Inst: 4c6
Address: 1d0	Inst: 692d
Static Inst: 4c7
Address: 1d2	Inst: 6c6e
Static Inst: 4c8
Address: 1d4	Inst: 6e69
Static Inst: 4c9
Address: 1d6	Inst: 2065
Static Inst: 4ca
Address: 1d8	Inst: 662d
Static Inst: 4cb
Address: 1da	Inst: 656d
Static Inst: 4cc
Address: 1dc	Inst: 6772
Static Inst: 4cd
Address: 1de	Inst: 2d65
Static Inst: 4ce
Address: 1e0	Inst: 6c61
Static Inst: 4cf
Address: 1e2	Inst: 2d6c
Static Inst: 4d0
Address: 1e4	Inst: 736e6f63
Static Inst: 4d1
Address: 1e8	Inst: 6174
Static Inst: 4d2
Address: 1ea	Inst: 746e
Static Inst: 4d3
Address: 1ec	Inst: 662d2073
Static Inst: 4d4
Address: 1f0	Inst: 6f72
Static Inst: 4d5
Address: 1f2	Inst: 6e75
Static Inst: 4d6
Address: 1f4	Inst: 6964
Static Inst: 4d7
Address: 1f6	Inst: 676e
Static Inst: 4d8
Address: 1f8	Inst: 6d2d
Static Inst: 4d9
Address: 1fa	Inst: 7461
Static Inst: 4da
Address: 1fc	Inst: 2068
Static Inst: 4db
Address: 1fe	Inst: 662d
Static Inst: 4dc
Address: 200	Inst: 6f6e
Static Inst: 4dd
Address: 202	Inst: 732d
Static Inst: 4de
Address: 204	Inst: 6174
Static Inst: 4df
Address: 206	Inst: 702d6b63
Static Inst: 4e0
Address: 20a	Inst: 6f72
Static Inst: 4e1
Address: 20c	Inst: 6574
Static Inst: 4e2
Address: 20e	Inst: 726f7463
Static Inst: 4e3
Address: 212	Inst: 2d20
Static Inst: 4e4
Address: 214	Inst: 5066
Static Inst: 4e5
Address: 216	Inst: 4349
Static Inst: 4e6
Address: 218	Inst: 2d20
Static Inst: 4e7
Address: 21a	Inst: 7466
Static Inst: 4e8
Address: 21c	Inst: 736c
Static Inst: 4e9
Address: 21e	Inst: 6d2d
Static Inst: 4ea
Address: 220	Inst: 6c65646f
Static Inst: 4eb
Address: 224	Inst: 693d
Static Inst: 4ec
Address: 226	Inst: 696e
Static Inst: 4ed
Address: 228	Inst: 6974
Static Inst: 4ee
Address: 22a	Inst: 6c61
Static Inst: 4ef
Address: 22c	Inst: 652d
Static Inst: 4f0
Address: 22e	Inst: 6578
Static Inst: 4f1
Address: 230	Inst: 5f5f0063
Static Inst: 4f2
Address: 234	Inst: 6e69
Static Inst: 4f3
Address: 236	Inst: 7469
Static Inst: 4f4
Address: 244	Inst: 7300
Static Inst: 4f5
Address: 246	Inst: 7a69
Static Inst: 4f6
Address: 248	Inst: 5f65
Static Inst: 4f7
Address: 24a	Inst: 74
Static Inst: 4f8
Address: 24c	Inst: 6e65
Static Inst: 4f9
Address: 24e	Inst: 7076
Static Inst: 4fa
Address: 250	Inst: 5f00
Static Inst: 4fb
Address: 258	Inst: 5f757363
Static Inst: 4fc
Address: 25c	Inst: 6966
Static Inst: 4fd
Address: 25e	Inst: 696e
Static Inst: 4fe
Address: 260	Inst: 2e00
Static Inst: 4ff
Address: 262	Inst: 2f2e
Static Inst: 500
Address: 264	Inst: 64737973
Static Inst: 501
Address: 268	Inst: 7065
Static Inst: 502
Address: 26a	Inst: 6e692f73
Static Inst: 503
Address: 26e	Inst: 7469
Static Inst: 504
Address: 276	Inst: 666c652f
Static Inst: 505
Address: 27a	Inst: 692d
Static Inst: 506
Address: 27c	Inst: 696e
Static Inst: 507
Address: 27e	Inst: 2e74
Static Inst: 508
Address: 280	Inst: 5f5f0063
Static Inst: 509
Address: 284	Inst: 6966
Static Inst: 50a
Address: 286	Inst: 696e
Static Inst: 50b
Address: 29a	Inst: 7469
Static Inst: 50c
Address: 2a8	Inst: 5f00
Static Inst: 50d
Address: 2b0	Inst: 7261
Static Inst: 50e
Address: 2b2	Inst: 6172
Static Inst: 50f
Address: 2b4	Inst: 5f79
Static Inst: 510
Address: 2b6	Inst: 72617473
Static Inst: 511
Address: 2ba	Inst: 74
Static Inst: 512
Address: 2bc	Inst: 7261
Static Inst: 513
Address: 2be	Inst: 73006367
Static Inst: 514
Address: 2c2	Inst: 7a69
Static Inst: 515
Address: 2c4	Inst: 65
Static Inst: 516
Address: 2d2	Inst: 696e
Static Inst: 517
Address: 2d4	Inst: 74
Static Inst: 518
Address: 2d6	Inst: 7261
Static Inst: 519
Address: 2d8	Inst: 6c007667
Static Inst: 51a
Address: 2dc	Inst: 20676e6f
Static Inst: 51b
Address: 2e0	Inst: 6f64
Static Inst: 51c
Address: 2e2	Inst: 6275
Static Inst: 51d
Address: 2e4	Inst: 656c
Static Inst: 51e
Address: 2e6	Inst: 5f00
Static Inst: 51f
Address: 2ee	Inst: 7469
Static Inst: 520
Address: 302	Inst: 7261
Static Inst: 521
Address: 304	Inst: 6172
Static Inst: 522
Address: 306	Inst: 5f79
Static Inst: 523
Address: 308	Inst: 6e65
Static Inst: 524
Address: 30a	Inst: 64
Static Inst: 525
Address: 0	Inst: 0
Static Inst: 526
Address: 2	Inst: 0
Static Inst: 527
Address: 4	Inst: 4c
Static Inst: 528
Address: 6	Inst: 0
Static Inst: 529
Address: 8	Inst: 1
Static Inst: 52a
Address: a	Inst: 4c5a
Static Inst: 52b
Address: c	Inst: 0
Static Inst: 52c
Address: e	Inst: 6c00
Static Inst: 52d
Address: 10	Inst: 0
Static Inst: 52e
Address: 12	Inst: 100
Static Inst: 52f
Address: 14	Inst: 6300
Static Inst: 530
Address: 16	Inst: 6c
Static Inst: 531
Address: 18	Inst: 0
Static Inst: 532
Address: 1a	Inst: 90
Static Inst: 533
Address: 1c	Inst: 0
Static Inst: 534
Address: 1e	Inst: 4
Static Inst: 535
Address: 20	Inst: 9f5a01f3
Static Inst: 536
Address: 30	Inst: 4c
Static Inst: 537
Address: 32	Inst: 0
Static Inst: 538
Address: 34	Inst: 1
Static Inst: 539
Address: 36	Inst: 4c5b
Static Inst: 53a
Address: 3a	Inst: 6c00
Static Inst: 53b
Address: 3c	Inst: 0
Static Inst: 53c
Address: 3e	Inst: 100
Static Inst: 53d
Address: 40	Inst: 6400
Static Inst: 53e
Address: 42	Inst: 6c
Static Inst: 53f
Address: 44	Inst: 0
Static Inst: 540
Address: 46	Inst: 90
Static Inst: 541
Address: 48	Inst: 0
Static Inst: 542
Address: 4a	Inst: 4
Static Inst: 543
Address: 4c	Inst: 9f5b01f3
Static Inst: 544
Address: 5c	Inst: 4c
Static Inst: 545
Address: 5e	Inst: 0
Static Inst: 546
Address: 60	Inst: 1
Static Inst: 547
Address: 62	Inst: 4c5c
Static Inst: 548
Address: 64	Inst: 0
Static Inst: 549
Address: 66	Inst: 6c00
Static Inst: 54a
Address: 68	Inst: 0
Static Inst: 54b
Address: 6a	Inst: 100
Static Inst: 54c
Address: 6c	Inst: 6500
Static Inst: 54d
Address: 6e	Inst: 6c
Static Inst: 54e
Address: 70	Inst: 0
Static Inst: 54f
Address: 72	Inst: 90
Static Inst: 550
Address: 74	Inst: 0
Static Inst: 551
Address: 76	Inst: 4
Static Inst: 552
Address: 78	Inst: 9f5c01f3
Static Inst: 553
Address: 84	Inst: 38
Static Inst: 554
Address: 86	Inst: 0
Static Inst: 555
Address: 88	Inst: 7c
Static Inst: 556
Address: 8a	Inst: 0
Static Inst: 557
Address: 8c	Inst: 1
Static Inst: 558
Address: 8e	Inst: 62
Static Inst: 559
Address: 90	Inst: 0
Static Inst: 55a
Address: 92	Inst: 0
Static Inst: 55b
Address: 94	Inst: 0
Static Inst: 55c
Address: 96	Inst: 3800
Static Inst: 55d
Address: 98	Inst: 0
Static Inst: 55e
Address: 9a	Inst: 4c00
Static Inst: 55f
Address: 9c	Inst: 0
Static Inst: 560
Address: 9e	Inst: 200
Static Inst: 561
Address: a0	Inst: 3000
Static Inst: 562
Address: a8	Inst: 0
Static Inst: 563
Address: aa	Inst: 100
Static Inst: 564
Address: ac	Inst: 5900
Static Inst: 565
Address: ae	Inst: 60
Static Inst: 566
Address: b0	Inst: 0
Static Inst: 567
Address: b2	Inst: 64
Static Inst: 568
Address: b4	Inst: 0
Static Inst: 569
Address: b6	Inst: 7f790003
Static Inst: 56a
Address: c0	Inst: 0
Static Inst: 56b
Address: c2	Inst: 100
Static Inst: 56c
Address: c4	Inst: 5900
Static Inst: 56d
START_PC: 10360
***********************************
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x0, mem_read: 0x0
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
DONT SETTING
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x0, mem_read: 0x0
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 0
new_PC: 0
SETTING START PC: 10360
------------------------------------------



DONT SETTING
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x0, mem_read: 0x0
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x0, mem_read: 0x0
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 1
new_PC: 10360
new_PC: 10360  inst_going_in: f000113
------------------------------------------



Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x0, mem_read: 0x0
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xf000113 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x10, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 2
new_PC: 10364
new_PC: 10364  inst_going_in: fe010113
------------------------------------------



Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xf000113 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x10, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xfe010113 , FWD for src1: 0x1 d: 0xf0, FWD for src2: 0x0 , d: 0x0
src1: 0x2, src2: 0x0, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0xf0, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0xf0
alu_result = 0xf0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 3
new_PC: 10368
new_PC: 10368  inst_going_in: 112e23
------------------------------------------



Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xfe010113 , FWD for src1: 0x1 d: 0xf0, FWD for src2: 0x0 , d: 0x0
src1: 0x2, src2: 0x0, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0xf0, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0xf0
alu_result = 0xf0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x0
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x112e23 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x1, rd: 0x1c

S_TYPE INST: 0x112e23
S_TYPE rs1: 0x2	rs2: 0x1
S_TYPE rd1: 0xd0	rd2: 0xdeadbeef
S_TYPE IMMEDIATE: 0x1c
Will store @ : 0xec with value 0xdeadbeef
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xf0 + 0xffffffe0
alu_result = 0xd0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x4, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 4
new_PC: 1036c
new_PC: 1036c  inst_going_in: 812c23
------------------------------------------



Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x112e23 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x1, rd: 0x1c

S_TYPE INST: 0x112e23
S_TYPE rs1: 0x2	rs2: 0x1
S_TYPE rd1: 0xd0	rd2: 0xdeadbeef
S_TYPE IMMEDIATE: 0x1c
Will store @ : 0xec with value 0xdeadbeef
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xf0 + 0xffffffe0
alu_result = 0xd0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x0, PC_next: 0x4, WB: 0x0
rd: 0x0, write+data: 0x0
Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x812c23 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x8, rd: 0x18

S_TYPE INST: 0x812c23
S_TYPE rs1: 0x2	rs2: 0x8
S_TYPE rd1: 0xd0	rd2: 0xdeadbeef
S_TYPE IMMEDIATE: 0x18
Will store @ : 0xe8 with value 0xdeadbeef
****************
EXECUTE
****************
ADD_int: Immediate: 0x1c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x1c
alu_result = 0xec
Going to DEST: 0x1c
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0x0, PC_next: 0x10364, WB: 0x1
rd: 0x2, write+data: 0xf0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 5
new_PC: 10370
new_PC: 10370  inst_going_in: 2010413
------------------------------------------



Reg 2: 0xdeadbeef
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x812c23 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x8, rd: 0x18

S_TYPE INST: 0x812c23
S_TYPE rs1: 0x2	rs2: 0x8
S_TYPE rd1: 0xd0	rd2: 0xdeadbeef
S_TYPE IMMEDIATE: 0x18
Will store @ : 0xe8 with value 0xdeadbeef
****************
EXECUTE
****************
ADD_int: Immediate: 0x1c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x1c
alu_result = 0xec
Going to DEST: 0x1c
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0x0, PC_next: 0x10364, WB: 0x1
rd: 0x2, write+data: 0xf0
Reg 2: 0xf0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x2010413 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x2, src2: 0x0, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x18, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x18
alu_result = 0xe8
Going to DEST: 0x18
NO_B_int
****************
MEMORY
****************
rd: 0x1c, alu_result: 0xec, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0x0, PC_next: 0x10368, WB: 0x1
rd: 0x2, write+data: 0xd0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 3b
Writing ---> Address: 3b    Data: deadbeefMEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 6
new_PC: 10374
new_PC: 10374  inst_going_in: a00793
------------------------------------------



Reg 2: 0xf0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x2010413 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x2, src2: 0x0, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x18, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x18
alu_result = 0xe8
Going to DEST: 0x18
NO_B_int
****************
MEMORY
****************
rd: 0x1c, alu_result: 0xec, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0x0, PC_next: 0x10368, WB: 0x1
rd: 0x2, write+data: 0xd0
Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xa00793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0xa, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0x20, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x20
alu_result = 0xf0
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x18, alu_result: 0xe8, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x1c, alu_result: 0xec, mem_result: 0x0, PC_next: 0x1036c, WB: 0x0
rd: 0x1c, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 3a
Writing ---> Address: 3a    Data: deadbeefMEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 7
new_PC: 10378
new_PC: 10378  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xa00793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0xa, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0x20, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x20
alu_result = 0xf0
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x18, alu_result: 0xe8, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x1c, alu_result: 0xec, mem_result: 0x0, PC_next: 0x1036c, WB: 0x0
rd: 0x1c, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x1 d: 0xf0, FWD for src2: 0x1 , d: 0xa
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xf0	rd2: 0xa
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xd0 with value 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0xa, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0xa
alu_result = 0xa
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xf0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x18, alu_result: 0xe8, mem_result: 0x0, PC_next: 0x10370, WB: 0x0
rd: 0x18, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 8
new_PC: 1037c
new_PC: 1037c  inst_going_in: 2200793
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x1 d: 0xf0, FWD for src2: 0x1 , d: 0xa
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xf0	rd2: 0xa
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xd0 with value 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0xa, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0xa
alu_result = 0xa
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xf0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x18, alu_result: 0xe8, mem_result: 0x0, PC_next: 0x10370, WB: 0x0
rd: 0x18, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x2200793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xd0
src1: 0x0, src2: 0x2, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffe0
alu_result = 0xd0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xf0, mem_result: 0x0, PC_next: 0x10374, WB: 0x1
rd: 0x8, write+data: 0xf0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: 9
new_PC: 10380
new_PC: 10380  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0x2200793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xd0
src1: 0x0, src2: 0x2, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffe0
alu_result = 0xd0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xf0, mem_result: 0x0, PC_next: 0x10374, WB: 0x1
rd: 0x8, write+data: 0xf0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xf0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xf0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xd4 with value 0x22
****************
EXECUTE
****************
ADD_int: Immediate: 0x22, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x22
alu_result = 0x22
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xd0, mem_result: 0x0, in_data: 0xa, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x0, PC_next: 0x10378, WB: 0x1
rd: 0xf, write+data: 0xa
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 34
Writing ---> Address: 34    Data: aMEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: a
new_PC: 10384
new_PC: 10384  inst_going_in: 5e00793
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0xdeadbeef
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xf0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xf0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xd4 with value 0x22
****************
EXECUTE
****************
ADD_int: Immediate: 0x22, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x22
alu_result = 0x22
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xd0, mem_result: 0x0, in_data: 0xa, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x0, PC_next: 0x10378, WB: 0x1
rd: 0xf, write+data: 0xa
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0x5e00793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x1e, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffe4
alu_result = 0xd4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x0, in_data: 0xd0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0xd0, mem_result: 0x0, PC_next: 0x1037c, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 0
******************
END CACHE MODULE
******************

Step: b
new_PC: 10388
new_PC: 10388  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0x5e00793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x1e, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffe4
alu_result = 0xd4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x0, in_data: 0xd0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0xd0, mem_result: 0x0, PC_next: 0x1037c, WB: 0x0
rd: 0x0, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xf0, FWD for src2: 0x1 , d: 0x5e
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xf0	rd2: 0x5e
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xd8 with value 0x5e
****************
EXECUTE
****************
ADD_int: Immediate: 0x5e, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x5e
alu_result = 0x5e
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xd4, mem_result: 0x0, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x0, PC_next: 0x10380, WB: 0x1
rd: 0xf, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 35
Writing ---> Address: 35    Data: 22MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c
new_PC: 1038c
new_PC: 1038c  inst_going_in: 1e00513
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xf0, FWD for src2: 0x1 , d: 0x5e
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xf0	rd2: 0x5e
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xd8 with value 0x5e
****************
EXECUTE
****************
ADD_int: Immediate: 0x5e, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x5e
alu_result = 0x5e
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xd4, mem_result: 0x0, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x0, PC_next: 0x10380, WB: 0x1
rd: 0xf, write+data: 0x22
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x1e00513 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x1e, rd: 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffe8
alu_result = 0xd8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x5e, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x4, alu_result: 0xd4, mem_result: 0x0, PC_next: 0x10384, WB: 0x0
rd: 0x4, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d
new_PC: 10390
new_PC: 10390  inst_going_in: 20000ef
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x1e00513 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x1e, rd: 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffe8
alu_result = 0xd8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x5e, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x4, alu_result: 0xd4, mem_result: 0x0, PC_next: 0x10384, WB: 0x0
rd: 0x4, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x20000ef , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x1e, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x1e
alu_result = 0x1e
Going to DEST: 0xa
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xd8, mem_result: 0x0, in_data: 0x5e, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x5e, mem_result: 0x0, PC_next: 0x10388, WB: 0x1
rd: 0xf, write+data: 0x5e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 36
Writing ---> Address: 36    Data: 5eMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e
new_PC: 103b0
new_PC: 103b0  inst_going_in: fd010113
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x20000ef , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x1e, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x1e
alu_result = 0x1e
Going to DEST: 0xa
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xd8, mem_result: 0x0, in_data: 0x5e, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x5e, mem_result: 0x0, PC_next: 0x10388, WB: 0x1
rd: 0xf, write+data: 0x5e
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfd010113 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x10, rd: 0x2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xa, alu_result: 0x1e, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xd8, mem_result: 0x0, PC_next: 0x1038c, WB: 0x0
rd: 0x8, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f
new_PC: 103b4
new_PC: 103b4  inst_going_in: 2812623
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfd010113 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x10, rd: 0x2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xa, alu_result: 0x1e, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xd8, mem_result: 0x0, PC_next: 0x1038c, WB: 0x0
rd: 0x8, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x2812623 , FWD for src1: 0x1 d: 0xa0, FWD for src2: 0x0 , d: 0xf0
src1: 0x2, src2: 0x8, rd: 0xc

S_TYPE INST: 0x2812623
S_TYPE rs1: 0x2	rs2: 0x8
S_TYPE rd1: 0xa0	rd2: 0xf0
S_TYPE IMMEDIATE: 0x2c
Will store @ : 0xcc with value 0xf0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfd0, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0xffffffd0
alu_result = 0xa0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x1, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xa, alu_result: 0x1e, mem_result: 0x0, PC_next: 0x10390, WB: 0x1
rd: 0xa, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10
new_PC: 103b8
new_PC: 103b8  inst_going_in: 3010413
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x2812623 , FWD for src1: 0x1 d: 0xa0, FWD for src2: 0x0 , d: 0xf0
src1: 0x2, src2: 0x8, rd: 0xc

S_TYPE INST: 0x2812623
S_TYPE rs1: 0x2	rs2: 0x8
S_TYPE rd1: 0xa0	rd2: 0xf0
S_TYPE IMMEDIATE: 0x2c
Will store @ : 0xcc with value 0xf0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfd0, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0xffffffd0
alu_result = 0xa0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x1, alu_result: 0x0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xa, alu_result: 0x1e, mem_result: 0x0, PC_next: 0x10390, WB: 0x1
rd: 0xa, write+data: 0x1e
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x3010413 , FWD for src1: 0x1 d: 0xa0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x10, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x2c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x2c
alu_result = 0xcc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xa0, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x1, alu_result: 0x0, mem_result: 0x0, PC_next: 0x10394, WB: 0x3
rd: 0x1, write+data: 0x10394
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11
new_PC: 103bc
new_PC: 103bc  inst_going_in: fca42e23
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x3010413 , FWD for src1: 0x1 d: 0xa0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x10, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x2c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x2c
alu_result = 0xcc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xa0, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x1, alu_result: 0x0, mem_result: 0x0, PC_next: 0x10394, WB: 0x3
rd: 0x1, write+data: 0x10394
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfca42e23 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0x1e
src1: 0x8, src2: 0xa, rd: 0x1c

S_TYPE INST: 0xfca42e23
S_TYPE rs1: 0x8	rs2: 0xa
S_TYPE rd1: 0xd0	rd2: 0x1e
S_TYPE IMMEDIATE: 0xfdc
Will store @ : 0xac with value 0x1e
****************
EXECUTE
****************
ADD_int: Immediate: 0x30, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x30
alu_result = 0xd0
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xcc, mem_result: 0x0, in_data: 0xf0, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xa0, mem_result: 0x0, PC_next: 0x103b4, WB: 0x1
rd: 0x2, write+data: 0xa0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 33
Writing ---> Address: 33    Data: f0MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12
new_PC: 103c0
new_PC: 103c0  inst_going_in: fe042423
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfca42e23 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0x1e
src1: 0x8, src2: 0xa, rd: 0x1c

S_TYPE INST: 0xfca42e23
S_TYPE rs1: 0x8	rs2: 0xa
S_TYPE rd1: 0xd0	rd2: 0x1e
S_TYPE IMMEDIATE: 0xfdc
Will store @ : 0xac with value 0x1e
****************
EXECUTE
****************
ADD_int: Immediate: 0x30, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x30
alu_result = 0xd0
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xcc, mem_result: 0x0, in_data: 0xf0, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xa0, mem_result: 0x0, PC_next: 0x103b4, WB: 0x1
rd: 0x2, write+data: 0xa0
Reg 2: 0xa0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfe042423 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0x8

S_TYPE INST: 0xfe042423
S_TYPE rs1: 0x8	rs2: 0x0
S_TYPE rd1: 0xd0	rd2: 0x0
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0x1c
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xd0, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xc, alu_result: 0xcc, mem_result: 0x0, PC_next: 0x103b8, WB: 0x0
rd: 0xc, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13
new_PC: 103c4
new_PC: 103c4  inst_going_in: 100793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfe042423 , FWD for src1: 0x1 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0x8

S_TYPE INST: 0xfe042423
S_TYPE rs1: 0x8	rs2: 0x0
S_TYPE rd1: 0xd0	rd2: 0x0
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0x1c
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xd0, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xc, alu_result: 0xcc, mem_result: 0x0, PC_next: 0x103b8, WB: 0x0
rd: 0xc, write+data: 0x0
Reg 2: 0xa0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x100793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x10394
src1: 0x0, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x1c, alu_result: 0xac, mem_result: 0x0, in_data: 0x1e, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xd0, mem_result: 0x0, PC_next: 0x103bc, WB: 0x1
rd: 0x8, write+data: 0xd0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2b
Writing ---> Address: 2b    Data: 1eMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14
new_PC: 103c8
new_PC: 103c8  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xf0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x100793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x10394
src1: 0x0, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x1c, alu_result: 0xac, mem_result: 0x0, in_data: 0x1e, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xd0, mem_result: 0x0, PC_next: 0x103bc, WB: 0x1
rd: 0x8, write+data: 0xd0
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x1
alu_result = 0x1
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x0, in_data: 0x0, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x1c, alu_result: 0xac, mem_result: 0x0, PC_next: 0x103c0, WB: 0x0
rd: 0x1c, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 0MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15
new_PC: 103cc
new_PC: 103cc  inst_going_in: 200793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x1
alu_result = 0x1
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x0, in_data: 0x0, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x1c, alu_result: 0xac, mem_result: 0x0, PC_next: 0x103c0, WB: 0x0
rd: 0x1c, write+data: 0x0
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x200793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xa0
src1: 0x0, src2: 0x2, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x0, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x0, PC_next: 0x103c4, WB: 0x0
rd: 0x8, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16
new_PC: 103d0
new_PC: 103d0  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0x200793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xa0
src1: 0x0, src2: 0x2, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x0, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x0, PC_next: 0x103c4, WB: 0x0
rd: 0x8, write+data: 0x0
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x2, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x2
alu_result = 0x2
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x0, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x0, PC_next: 0x103c8, WB: 0x1
rd: 0xf, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17
new_PC: 103d4
new_PC: 103d4  inst_going_in: 300006f
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x5e
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x2, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x2
alu_result = 0x2
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x0, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x0, PC_next: 0x103c8, WB: 0x1
rd: 0xf, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0x300006f , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x10, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x0, in_data: 0xa0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x0, PC_next: 0x103cc, WB: 0x0
rd: 0x4, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0x300006f , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x0, src2: 0x10, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x0, in_data: 0xa0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x0, PC_next: 0x103cc, WB: 0x0
rd: 0x4, write+data: 0x0
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x0, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x0, PC_next: 0x103d0, WB: 0x1
rd: 0xf, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x0, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x0, PC_next: 0x103d0, WB: 0x1
rd: 0xf, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x21524111, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x0, PC_next: 0x103d4, WB: 0x0
rd: 0x0, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x21524111, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x0, PC_next: 0x103d4, WB: 0x0
rd: 0x0, write+data: 0x0
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x0
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x0, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x21524111, mem_result: 0x0, PC_next: 0x103d8, WB: 0x3
rd: 0x0, write+data: 0x103d8
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x2
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x21524111, mem_result: 0x0, PC_next: 0x103d8, WB: 0x3
rd: 0x0, write+data: 0x103d8
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x2, FWD for src2: 0x1 , d: 0x2
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x2, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xdeadbeef
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x2
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x2, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x2? The answer is: 0x1, ALU_RESULT: 0x1c
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x2? The answer is: 0x1, ALU_RESULT: 0x1c
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1c, mem_result: 0x1e, in_data: 0x2, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1c, mem_result: 0x1e, in_data: 0x2, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1c, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1c, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 0
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x0, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x0, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x0, FWD for src2: 0x1 , d: 0x0
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x0, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x0, FWD for src2: 0x1 , d: 0x1
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x0, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x0
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x0 + 0x1
alu_result = 0x1
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x0 + 0x1
alu_result = 0x1
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x1, in_data: 0x1, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x1, in_data: 0x1, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x1, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1, mem_result: 0x1, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 27
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 28
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 29
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 2a
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 2b
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x2, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x3
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x2 + 0x1
alu_result = 0x3
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x2, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 2c
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x3
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x2 + 0x1
alu_result = 0x3
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x2, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 2d
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x2, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 3MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 2e
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x2, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x3
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x2
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x2, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 3
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 2f
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x3
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x2, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x3, FWD for src2: 0x1 , d: 0x3
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x3, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 30
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x0
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x3
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x3, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x3? The answer is: 0x1, ALU_RESULT: 0x1b
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 31
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x3? The answer is: 0x1, ALU_RESULT: 0x1b
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1b, mem_result: 0x1e, in_data: 0x3, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 32
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1b, mem_result: 0x1e, in_data: 0x3, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1b, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 33
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1b, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 34
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x1 , d: 0x1
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 35
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x1 , d: 0x1
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1 + 0x1
alu_result = 0x2
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 36
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1 + 0x1
alu_result = 0x2
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x1, in_data: 0x1, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 37
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x1, in_data: 0x1, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x1, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 38
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2, mem_result: 0x1, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 39
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 3a
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 3b
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, in_data: 0x1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 3c
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 3d
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x2
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 3e
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x2, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 3
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 3f
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x3, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x4
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x3 + 0x1
alu_result = 0x4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x3, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 40
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x4
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x3 + 0x1
alu_result = 0x4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x3, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x4, mem_result: 0x3, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 41
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x4, mem_result: 0x3, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x3, in_data: 0x4, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x4, mem_result: 0x3, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x4
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 4MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 42
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x3, in_data: 0x4, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x4, mem_result: 0x3, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x4
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x3
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x3, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x3
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 4
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 43
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x4
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x4, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x3, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x3
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x4, FWD for src2: 0x1 , d: 0x4
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x4, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x4, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x4
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 44
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x4
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x4, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x4
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x4? The answer is: 0x1, ALU_RESULT: 0x1a
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 45
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x4? The answer is: 0x1, ALU_RESULT: 0x1a
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1a, mem_result: 0x1e, in_data: 0x4, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 46
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1a, mem_result: 0x1e, in_data: 0x4, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1a, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 47
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1a, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 48
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x1 , d: 0x1
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 49
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1, FWD for src2: 0x1 , d: 0x2
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x3
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1 + 0x2
alu_result = 0x3
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 4a
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x3
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1 + 0x2
alu_result = 0x3
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, in_data: 0x2, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 4b
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, in_data: 0x2, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x3
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 3MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 4c
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x3, mem_result: 0x2, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x3
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 4d
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 4e
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x2
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 4f
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2, in_data: 0x2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 3
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 50
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x3
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 51
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x2
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x3
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 3MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 52
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x3, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 4
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 53
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x4, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x4, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x5
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x4 + 0x1
alu_result = 0x5
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x4, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x4
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 54
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x5
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x4 + 0x1
alu_result = 0x5
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x4, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x4
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x4, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 55
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x4, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x4, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x4, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 56
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x4
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x4, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x4, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x4
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x4, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x4, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x4
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 57
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x5
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x4, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x4
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x5, FWD for src2: 0x1 , d: 0x5
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x5, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 58
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x5
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x5, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x5? The answer is: 0x1, ALU_RESULT: 0x19
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 59
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x5? The answer is: 0x1, ALU_RESULT: 0x19
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x19, mem_result: 0x1e, in_data: 0x5, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 5a
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x19, mem_result: 0x1e, in_data: 0x5, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x19, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 5b
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x19, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 5c
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2, FWD for src2: 0x1 , d: 0x2
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 3
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 5d
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2, FWD for src2: 0x1 , d: 0x3
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x5
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x2 + 0x3
alu_result = 0x5
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 5e
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x5
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x2 + 0x3
alu_result = 0x5
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x3, in_data: 0x3, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 5f
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x3, in_data: 0x3, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x3, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 60
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x5, mem_result: 0x3, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x3
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 3
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 61
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x3
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 62
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x3
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 3MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 63
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3, in_data: 0x3, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x3
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 64
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x5, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 65
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x3
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x5, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x5, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 66
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x5, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x5, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x5, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 67
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x5, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x5, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x6
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x5 + 0x1
alu_result = 0x6
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x5, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 68
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x6
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x5 + 0x1
alu_result = 0x6
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x5, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x6, mem_result: 0x5, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 69
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x6, mem_result: 0x5, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x5, in_data: 0x6, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x6, mem_result: 0x5, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x6
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 6MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 6a
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x5, in_data: 0x6, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x6, mem_result: 0x5, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x6
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x5
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x5, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 6
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 6b
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x6
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x6, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x5, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x6, FWD for src2: 0x1 , d: 0x6
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x6, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x6, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x6
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 6c
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x6
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x6, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x6
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x6? The answer is: 0x1, ALU_RESULT: 0x18
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 6d
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x6? The answer is: 0x1, ALU_RESULT: 0x18
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x18, mem_result: 0x1e, in_data: 0x6, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 6e
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x18, mem_result: 0x1e, in_data: 0x6, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x18, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 6f
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x18, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 3
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 70
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x3, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x3, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x3, FWD for src2: 0x1 , d: 0x3
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x3, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x3
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 71
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x3, FWD for src2: 0x1 , d: 0x5
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x3, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x3
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x3 + 0x5
alu_result = 0x8
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 72
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x3 + 0x5
alu_result = 0x8
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x5, in_data: 0x5, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 73
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x5, in_data: 0x5, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x5, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x5, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x8
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 8MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 74
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x5, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x5, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x8
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x5, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 75
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x5, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 76
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x5, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 77
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x5, in_data: 0x5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x5
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x5
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x5, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 8
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 78
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x8
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x5, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x8, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 79
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x5
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x8, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x8
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x8, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 8MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 7a
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x8, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x8, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x8, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 6
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 7b
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x6, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x6, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x8, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x7
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x6 + 0x1
alu_result = 0x7
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x6, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x6
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 7c
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x7
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x6 + 0x1
alu_result = 0x7
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x6, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x6
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x7, mem_result: 0x6, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 7d
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x7, mem_result: 0x6, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x6, in_data: 0x7, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x7, mem_result: 0x6, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x7
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 7MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 7e
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x6
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x6, in_data: 0x7, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x7, mem_result: 0x6, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x7
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x6
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x6, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x6, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x6
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 7
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 7f
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x7
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x7, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x6, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x6
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x7, FWD for src2: 0x1 , d: 0x7
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x7, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x7, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x7
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 80
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x7
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x7, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x7
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x7? The answer is: 0x1, ALU_RESULT: 0x17
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 81
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x7? The answer is: 0x1, ALU_RESULT: 0x17
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x17, mem_result: 0x1e, in_data: 0x7, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 82
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x17, mem_result: 0x1e, in_data: 0x7, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x17, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 83
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x17, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 84
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x5, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x5, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x5, FWD for src2: 0x1 , d: 0x5
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x5, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 8
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 85
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x7
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x5, FWD for src2: 0x1 , d: 0x8
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x5, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xd
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x5 + 0x8
alu_result = 0xd
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 86
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xd
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x5 + 0x8
alu_result = 0xd
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xd, mem_result: 0x8, in_data: 0x8, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 87
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xd, mem_result: 0x8, in_data: 0x8, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x8, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xd, mem_result: 0x8, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xd
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 88
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x8, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xd, mem_result: 0x8, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xd
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x8
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x8, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 8
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 89
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x8
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x8, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 8a
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x8
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x8, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 8MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 8b
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x8, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x8
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x8, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 8c
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x8, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xd, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 8d
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xd, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xd
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xd, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 8e
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xd, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xd, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xd, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 7
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 8f
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x7, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x7, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xd, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x7 + 0x1
alu_result = 0x8
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x7, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x7
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 90
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x8
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x8
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x7 + 0x1
alu_result = 0x8
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x7, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x7
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x7, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 91
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x7, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x7, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x7, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 8MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 92
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x7
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x7, in_data: 0x8, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x8, mem_result: 0x7, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x8
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x7
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x7, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x7, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x7
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 8
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 93
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x8
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x7, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x7
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x8, FWD for src2: 0x1 , d: 0x8
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x8, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 94
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x5
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x8
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x8, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x8? The answer is: 0x1, ALU_RESULT: 0x16
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 95
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x8? The answer is: 0x1, ALU_RESULT: 0x16
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x16, mem_result: 0x1e, in_data: 0x8, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 96
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x16, mem_result: 0x1e, in_data: 0x8, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x16, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 97
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x16, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 8
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 98
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x8, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x8, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x8, FWD for src2: 0x1 , d: 0x8
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x8, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x8, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 99
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x8, FWD for src2: 0x1 , d: 0xd
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x8, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x15
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x8 + 0xd
alu_result = 0x15
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 9a
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x15
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x8 + 0xd
alu_result = 0x15
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x15, mem_result: 0xd, in_data: 0xd, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 9b
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x15, mem_result: 0xd, in_data: 0xd, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xd, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x15, mem_result: 0xd, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x15
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 15MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 9c
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xd, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x15, mem_result: 0xd, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x15
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xd, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 9d
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xd, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 9e
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xd
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xd, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 9f
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xd, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xd, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 15
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a0
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x15
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xd, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x15, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a1
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x15, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x15
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x15, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 15MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a2
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x15, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x15, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x15, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 8
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a3
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x8, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x15, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x9
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x9
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x9
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x8 + 0x1
alu_result = 0x9
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x8, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a4
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x9
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x9
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x9
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x8 + 0x1
alu_result = 0x9
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x8, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x9, mem_result: 0x8, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a5
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x9, mem_result: 0x8, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x8, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x8
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x8, in_data: 0x9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x9, mem_result: 0x8, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 9MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a6
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x8
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x8, in_data: 0x9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x9, mem_result: 0x8, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x9
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x8
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x8, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x8, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x8
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 9
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a7
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x9
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x9, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x8, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x8
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x9, FWD for src2: 0x1 , d: 0x9
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x9, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x9
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a8
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x8
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x9
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x9, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x9? The answer is: 0x1, ALU_RESULT: 0x15
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: a9
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x9? The answer is: 0x1, ALU_RESULT: 0x15
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x15, mem_result: 0x1e, in_data: 0x9, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: aa
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x15, mem_result: 0x1e, in_data: 0x9, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x15, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ab
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x15, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ac
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xd, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xd, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xd, FWD for src2: 0x1 , d: 0xd
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xd, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 15
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ad
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xd, FWD for src2: 0x1 , d: 0x15
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xd, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x22
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xd + 0x15
alu_result = 0x22
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ae
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x22
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xd + 0x15
alu_result = 0x22
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x15, in_data: 0x15, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: af
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x15, in_data: 0x15, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x15, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x15, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x22
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 22MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b0
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x15, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x22, mem_result: 0x15, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x22
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x15
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x15, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 15
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b1
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x15
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x15, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b2
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x15
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x15, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 15MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b3
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x15, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x15
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x15, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 22
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b4
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x22
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x22, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x15, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x22, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b5
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x22, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x22
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x22, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x22
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 22MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b6
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x22, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x22
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x22, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x22, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 9
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b7
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x9, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x9, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x22, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x22
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x9 + 0x1
alu_result = 0xa
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x9, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b8
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x9 + 0x1
alu_result = 0xa
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x9, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x9, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: b9
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x9, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x9, in_data: 0xa, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x9, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xa
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: aMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ba
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x9
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x9, in_data: 0xa, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xa, mem_result: 0x9, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xa
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x9
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x9, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x9, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x9
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: a
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: bb
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xa
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xa, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x9, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x9
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xa, FWD for src2: 0x1 , d: 0xa
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0xa, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xa, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xa
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: bc
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xa
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xa, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xa
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xa? The answer is: 0x1, ALU_RESULT: 0x14
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: bd
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xa? The answer is: 0x1, ALU_RESULT: 0x14
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x14, mem_result: 0x1e, in_data: 0xa, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: be
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x14, mem_result: 0x1e, in_data: 0xa, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x14, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: bf
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x14, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 15
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c0
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x15, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x15, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x15, FWD for src2: 0x1 , d: 0x15
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x15, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 22
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c1
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x15, FWD for src2: 0x1 , d: 0x22
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x15, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x37
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x37
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x37
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x15 + 0x22
alu_result = 0x37
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c2
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x37
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x37
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x37
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x15 + 0x22
alu_result = 0x37
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x22
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x37, mem_result: 0x22, in_data: 0x22, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c3
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x37, mem_result: 0x22, in_data: 0x22, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x22
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x22, in_data: 0x37, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x37, mem_result: 0x22, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x37
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 37MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c4
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x22, in_data: 0x37, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x37, mem_result: 0x22, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x37
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x22
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x22, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 22
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c5
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x22
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x22, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x22
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c6
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x22
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x22, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x22
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 22MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c7
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x22, in_data: 0x22, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x22, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x22
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x22
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x22
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x22
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x22, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x22, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 37
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c8
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x37
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x37
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x37
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x37, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x22, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x22
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x37, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: c9
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x22
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x37, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x37
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x37, in_data: 0x37, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x37
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 37MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ca
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x37, in_data: 0x37, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x37
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x37, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x37, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: a
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: cb
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xa, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xa, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x37, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x37
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xb
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xa + 0x1
alu_result = 0xb
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xa, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xa
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: cc
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xb
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xa + 0x1
alu_result = 0xb
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xa, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xa
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb, mem_result: 0xa, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: cd
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb, mem_result: 0xa, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xa, in_data: 0xb, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb, mem_result: 0xa, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xb
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: bMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ce
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xa
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xa, in_data: 0xb, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb, mem_result: 0xa, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xb
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xa
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xa, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xa, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xa
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: b
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: cf
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xb
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xb, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xa, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xa
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xb, FWD for src2: 0x1 , d: 0xb
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0xb, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xb, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xb
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d0
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xb, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xb
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xb? The answer is: 0x1, ALU_RESULT: 0x13
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d1
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xb? The answer is: 0x1, ALU_RESULT: 0x13
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x13, mem_result: 0x1e, in_data: 0xb, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d2
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x13, mem_result: 0x1e, in_data: 0xb, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x13, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d3
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x13, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 22
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d4
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x22, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x22, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x22, FWD for src2: 0x1 , d: 0x22
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x22, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x22, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x22
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 37
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d5
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x22, FWD for src2: 0x1 , d: 0x37
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x22, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x22
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x59
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x59
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x59
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x22 + 0x37
alu_result = 0x59
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d6
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x59
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x59
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x59
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x22 + 0x37
alu_result = 0x59
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x37
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x59, mem_result: 0x37, in_data: 0x37, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d7
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x59, mem_result: 0x37, in_data: 0x37, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x37
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x37, in_data: 0x59, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x59, mem_result: 0x37, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x59
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 59MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d8
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x37, in_data: 0x59, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x59, mem_result: 0x37, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x59
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x37
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x37
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x37
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x37, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 37
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: d9
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x37
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x37
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x37
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x37, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x37
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: da
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x37
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x37, in_data: 0x37, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x37
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 37MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: db
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x37, in_data: 0x37, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x37, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x37
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x37
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x37
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x37
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x37, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x37, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 59
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: dc
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x59
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x59
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x59
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x59, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x37, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x37
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x59, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: dd
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x37
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x59, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x59
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x59, in_data: 0x59, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x59
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 59MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: de
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x59, in_data: 0x59, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x59
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x59, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x59, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: b
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: df
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xb, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x59, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x59
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xc
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xc
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xc
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xb + 0x1
alu_result = 0xc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xb, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xb
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e0
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xc
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xc
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xc
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xb + 0x1
alu_result = 0xc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xb, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xb
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xc, mem_result: 0xb, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e1
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xc, mem_result: 0xb, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xb, in_data: 0xc, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xc, mem_result: 0xb, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xc
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: cMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e2
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xb
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xb, in_data: 0xc, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xc, mem_result: 0xb, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xc
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xb
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xb, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xb, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xb
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: c
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e3
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xc
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xc, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xb, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xb
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xc, FWD for src2: 0x1 , d: 0xc
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0xc, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xc, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xc
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e4
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x22
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xc
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xc, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xc
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xc? The answer is: 0x1, ALU_RESULT: 0x12
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e5
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xc? The answer is: 0x1, ALU_RESULT: 0x12
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x12, mem_result: 0x1e, in_data: 0xc, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e6
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x12, mem_result: 0x1e, in_data: 0xc, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x12, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e7
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x12, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 37
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e8
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x37, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x37, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x37, FWD for src2: 0x1 , d: 0x37
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x37, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x37, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x37
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 59
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: e9
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xc
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x37, FWD for src2: 0x1 , d: 0x59
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x37, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x37
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x90
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x90
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x90
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x37 + 0x59
alu_result = 0x90
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ea
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x90
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x90
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x90
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x37 + 0x59
alu_result = 0x90
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x59
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x90, mem_result: 0x59, in_data: 0x59, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: eb
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x90, mem_result: 0x59, in_data: 0x59, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x59
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x59, in_data: 0x90, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x90, mem_result: 0x59, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x90
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 90MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ec
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x59, in_data: 0x90, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x90, mem_result: 0x59, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x90
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x59
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x59
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x59
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x59, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 59
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ed
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x59
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x59
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x59
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x59, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x59
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ee
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x59
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x59, in_data: 0x59, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x59
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 59MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ef
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x59, in_data: 0x59, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x59, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x59
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x59
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x59
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x59
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x59, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x59, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 90
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f0
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x90
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x90
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x90
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x90, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x59, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x59
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x90, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f1
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x59
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x90, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x90
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x90, in_data: 0x90, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x90
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 90MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f2
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x90, in_data: 0x90, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x90
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x90, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x90, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: c
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f3
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xc, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xc, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x90, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x90
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xd
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xc + 0x1
alu_result = 0xd
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xc, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xc, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xc
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f4
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xd
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xd
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xd
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xc + 0x1
alu_result = 0xd
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xc, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xc, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xc
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xd, mem_result: 0xc, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xc, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xc
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f5
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xd, mem_result: 0xc, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xc, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xc
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xc, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xd, mem_result: 0xc, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f6
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xc
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xc, in_data: 0xd, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xd, mem_result: 0xc, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xd
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xc
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xc, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xc, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xc
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f7
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xd
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xc, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xc
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xd, FWD for src2: 0x1 , d: 0xd
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0xd, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xd, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f8
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x37
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xd
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xd, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xd? The answer is: 0x1, ALU_RESULT: 0x11
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: f9
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xd? The answer is: 0x1, ALU_RESULT: 0x11
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x11, mem_result: 0x1e, in_data: 0xd, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: fa
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x11, mem_result: 0x1e, in_data: 0xd, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x11, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: fb
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x11, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 59
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: fc
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x59, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x59, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x59, FWD for src2: 0x1 , d: 0x59
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x59, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x59, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x59
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 90
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: fd
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xd
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x59, FWD for src2: 0x1 , d: 0x90
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x59, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x59
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe9
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe9
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xe9
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x59 + 0x90
alu_result = 0xe9
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: fe
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe9
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe9
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xe9
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x59 + 0x90
alu_result = 0xe9
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x90
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xe9, mem_result: 0x90, in_data: 0x90, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: ff
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xe9, mem_result: 0x90, in_data: 0x90, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x90
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x90, in_data: 0xe9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xe9, mem_result: 0x90, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xe9
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: e9MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 100
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x90, in_data: 0xe9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xe9, mem_result: 0x90, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xe9
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x90
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x90
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x90
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x90, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 90
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 101
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x90
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x90
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x90
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x90, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x90
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 102
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x90
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x90, in_data: 0x90, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x90
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 90MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 103
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x90, in_data: 0x90, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x90, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x90
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x90
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x90
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x90
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x90, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x90, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: e9
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 104
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe9
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe9
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xe9
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xe9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x90, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x90
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xe9, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 105
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0x90
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xe9, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xe9
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xe9, in_data: 0xe9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe9
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: e9MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 106
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xe9, in_data: 0xe9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe9
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xe9, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xe9, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 107
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xd, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xe9, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xe9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xd + 0x1
alu_result = 0xe
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xd, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 108
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xd + 0x1
alu_result = 0xe
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xd, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xe, mem_result: 0xd, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 109
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xe, mem_result: 0xd, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xd, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xd
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xd, in_data: 0xe, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xe, mem_result: 0xd, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xe
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: eMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10a
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xd
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xd, in_data: 0xe, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xe, mem_result: 0xd, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xe
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xd
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xd, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xd, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xd
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10b
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xe
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xe, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xd, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xd
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xe, FWD for src2: 0x1 , d: 0xe
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0xe, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xe, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xe
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10c
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x59
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xe
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xe, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xe
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xe? The answer is: 0x1, ALU_RESULT: 0x10
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10d
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xe? The answer is: 0x1, ALU_RESULT: 0x10
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x10, mem_result: 0x1e, in_data: 0xe, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10e
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x10, mem_result: 0x1e, in_data: 0xe, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x10, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 10f
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x10, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 90
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 110
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x90, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x90, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x90, FWD for src2: 0x1 , d: 0x90
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x90, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x90, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x90
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: e9
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 111
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x90, FWD for src2: 0x1 , d: 0xe9
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x90, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x90
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x179
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x179
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x179
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x90 + 0xe9
alu_result = 0x179
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 112
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x179
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x179
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x179
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x90 + 0xe9
alu_result = 0x179
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xe9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x179, mem_result: 0xe9, in_data: 0xe9, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 113
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x179, mem_result: 0xe9, in_data: 0xe9, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe9
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xe9, in_data: 0x179, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x179, mem_result: 0xe9, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x179
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 179MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 114
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xe9, in_data: 0x179, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x179, mem_result: 0xe9, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x179
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe9
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe9
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xe9
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xe9, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: e9
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 115
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe9
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe9
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xe9
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xe9, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xe9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 116
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xe9
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xe9, in_data: 0xe9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe9
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: e9MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 117
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xe9, in_data: 0xe9, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe9, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe9
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xe9
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xe9
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xe9
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xe9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xe9, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 179
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 118
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x179
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x179
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x179
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x179, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xe9, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xe9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x179, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 119
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe9
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x179, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x179
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x179, in_data: 0x179, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x179
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 179MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11a
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x179, in_data: 0x179, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x179
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x179, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x179, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11b
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xe, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xe, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x179, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x179
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xf
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xf
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xe + 0x1
alu_result = 0xf
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xe, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xe
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11c
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xf
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xf
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xe + 0x1
alu_result = 0xf
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xe, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xe
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xf, mem_result: 0xe, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11d
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xf, mem_result: 0xe, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xe, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xe
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xe, in_data: 0xf, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xf, mem_result: 0xe, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xf
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: fMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11e
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xe
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xe, in_data: 0xf, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xf, mem_result: 0xe, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0xf
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xe
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xe, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xe, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xe
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 11f
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xf
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xf, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xe, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xe
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xf, FWD for src2: 0x1 , d: 0xf
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0xf, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xf, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xf
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 120
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x90
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xf
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xf, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0xf
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xf? The answer is: 0x1, ALU_RESULT: 0xf
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 121
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0xf? The answer is: 0x1, ALU_RESULT: 0xf
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xf, mem_result: 0x1e, in_data: 0xf, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 122
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xf, mem_result: 0x1e, in_data: 0xf, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xf, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 123
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xf, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: e9
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 124
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xe9, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xe9, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xe9, FWD for src2: 0x1 , d: 0xe9
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xe9, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xe9, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xe9
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 179
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 125
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xf
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xe9, FWD for src2: 0x1 , d: 0x179
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xe9, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xe9
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x262
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x262
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x262
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xe9 + 0x179
alu_result = 0x262
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 126
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x262
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x262
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x262
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xe9 + 0x179
alu_result = 0x262
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x179
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x262, mem_result: 0x179, in_data: 0x179, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 127
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x262, mem_result: 0x179, in_data: 0x179, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x179
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x179, in_data: 0x262, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x262, mem_result: 0x179, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x262
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 262MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 128
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x179, in_data: 0x262, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x262, mem_result: 0x179, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x262
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x179
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x179
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x179
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x179, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 179
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 129
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x179
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x179
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x179
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x179, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x179
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12a
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x179
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x179, in_data: 0x179, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x179
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 179MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12b
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x179, in_data: 0x179, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x179, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x179
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x179
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x179
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x179
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x179, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x179, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 262
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12c
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x262
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x262
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x262
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x262, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x179, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x179
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x262, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12d
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x179
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x262, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x262
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x262, in_data: 0x262, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x262
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 262MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12e
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x262, in_data: 0x262, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x262
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x262, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x262, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 12f
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xf, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xf, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x262, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x262
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x10
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x10
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x10
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xf + 0x1
alu_result = 0x10
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xf, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xf, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xf
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 130
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x10
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x10
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x10
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xf + 0x1
alu_result = 0x10
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xf, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xf, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0xf
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x10, mem_result: 0xf, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xf, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xf
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 131
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x10, mem_result: 0xf, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xf, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xf
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xf, in_data: 0x10, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x10, mem_result: 0xf, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x10
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 10MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 132
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0xf
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xf, in_data: 0x10, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x10, mem_result: 0xf, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x10
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0xf
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0xf, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xf, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xf
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 10
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 133
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x10
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x10, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0xf, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0xf
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x10, FWD for src2: 0x1 , d: 0x10
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x10, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x10, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x10
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 134
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xe9
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x10
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x10, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x10
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x10? The answer is: 0x1, ALU_RESULT: 0xe
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 135
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x10? The answer is: 0x1, ALU_RESULT: 0xe
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xe, mem_result: 0x1e, in_data: 0x10, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 136
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xe, mem_result: 0x1e, in_data: 0x10, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xe, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 137
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xe, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 179
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 138
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x179, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x179, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x179, FWD for src2: 0x1 , d: 0x179
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x179, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x179, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x179
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 262
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 139
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x10
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x179, FWD for src2: 0x1 , d: 0x262
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x179, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x179
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3db
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3db
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x3db
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x179 + 0x262
alu_result = 0x3db
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13a
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3db
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3db
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x3db
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x179 + 0x262
alu_result = 0x3db
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x262
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x3db, mem_result: 0x262, in_data: 0x262, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13b
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x3db, mem_result: 0x262, in_data: 0x262, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x262
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x262, in_data: 0x3db, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x3db, mem_result: 0x262, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x3db
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 3dbMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13c
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x262, in_data: 0x3db, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x3db, mem_result: 0x262, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x3db
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x262
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x262
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x262
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x262, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 262
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13d
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x262
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x262
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x262
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x262, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x262
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13e
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x262
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x262, in_data: 0x262, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x262
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 262MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 13f
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x262, in_data: 0x262, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x262, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x262
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x262
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x262
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x262
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x262, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x262, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 3db
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 140
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3db
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3db
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x3db
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3db, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x262, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x262
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3db, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 141
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x262
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3db, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x3db
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3db, in_data: 0x3db, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3db
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 3dbMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 142
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3db, in_data: 0x3db, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3db
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x3db, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3db, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 10
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 143
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x10, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x10, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x3db, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x3db
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x11
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x11
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x11
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x10 + 0x1
alu_result = 0x11
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x10, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x10, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x10
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 144
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x11
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x11
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x11
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x10 + 0x1
alu_result = 0x11
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x10, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x10, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x10
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x11, mem_result: 0x10, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x10, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x10
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 145
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x11, mem_result: 0x10, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x10, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x10
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x10, in_data: 0x11, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x11, mem_result: 0x10, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x11
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 11MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 146
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x10
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x10, in_data: 0x11, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x11, mem_result: 0x10, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x11
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x10
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x10, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x10, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x10
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 11
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 147
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x11
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x11, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x10, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x10
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x11, FWD for src2: 0x1 , d: 0x11
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x11, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x11, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x11
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 148
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x179
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x11
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x11, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x11
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x11? The answer is: 0x1, ALU_RESULT: 0xd
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 149
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x11? The answer is: 0x1, ALU_RESULT: 0xd
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xd, mem_result: 0x1e, in_data: 0x11, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14a
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xd, mem_result: 0x1e, in_data: 0x11, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xd, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14b
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xd, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 262
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14c
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x262, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x262, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x262, FWD for src2: 0x1 , d: 0x262
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x262, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x262, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x262
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 3db
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14d
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x11
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x262, FWD for src2: 0x1 , d: 0x3db
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x262, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x262
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x63d
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x63d
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x63d
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x262 + 0x3db
alu_result = 0x63d
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14e
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x63d
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x63d
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x63d
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x262 + 0x3db
alu_result = 0x63d
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x3db
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x63d, mem_result: 0x3db, in_data: 0x3db, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 14f
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x63d, mem_result: 0x3db, in_data: 0x3db, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3db
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3db, in_data: 0x63d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x63d, mem_result: 0x3db, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x63d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 63dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 150
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3db, in_data: 0x63d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x63d, mem_result: 0x3db, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x63d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3db
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3db
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x3db
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3db, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 3db
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 151
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3db
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3db
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x3db
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x3db, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x3db
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 152
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x3db
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3db, in_data: 0x3db, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3db
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 3dbMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 153
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3db, in_data: 0x3db, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x3db, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x3db
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x3db
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x3db
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x3db
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x3db, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3db, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 63d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 154
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x63d
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x63d
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x63d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x63d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x3db, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x3db
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x63d, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 155
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x3db
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x63d, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x63d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x63d, in_data: 0x63d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x63d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 63dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 156
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x63d, in_data: 0x63d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x63d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x63d, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x63d, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 11
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 157
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x11, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x11, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x63d, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x63d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x12
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x11 + 0x1
alu_result = 0x12
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x11, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x11, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x11
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 158
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x12
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x11 + 0x1
alu_result = 0x12
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x11, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x11, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x11
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x12, mem_result: 0x11, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x11, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x11
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 159
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x12, mem_result: 0x11, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x11, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x11
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x11, in_data: 0x12, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x12, mem_result: 0x11, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x12
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 12MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15a
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x11
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x11, in_data: 0x12, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x12, mem_result: 0x11, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x12
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x11
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x11, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x11, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x11
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 12
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15b
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x12
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x12, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x11, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x11
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x12, FWD for src2: 0x1 , d: 0x12
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x12, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x12, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x12
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15c
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x262
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x12
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x12, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x12
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x12? The answer is: 0x1, ALU_RESULT: 0xc
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15d
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x12? The answer is: 0x1, ALU_RESULT: 0xc
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xc, mem_result: 0x1e, in_data: 0x12, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15e
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xc, mem_result: 0x1e, in_data: 0x12, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xc, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 15f
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xc, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 3db
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 160
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x3db, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x3db, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x3db, FWD for src2: 0x1 , d: 0x3db
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x3db, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x3db, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x3db
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 63d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 161
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x3db, FWD for src2: 0x1 , d: 0x63d
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x3db, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x3db
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa18
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa18
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xa18
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x3db + 0x63d
alu_result = 0xa18
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 162
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa18
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa18
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xa18
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x3db + 0x63d
alu_result = 0xa18
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x63d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xa18, mem_result: 0x63d, in_data: 0x63d, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 163
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xa18, mem_result: 0x63d, in_data: 0x63d, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x63d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x63d, in_data: 0xa18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xa18, mem_result: 0x63d, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xa18
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: a18MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 164
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x63d, in_data: 0xa18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xa18, mem_result: 0x63d, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xa18
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x63d
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x63d
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x63d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x63d, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 63d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 165
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x63d
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x63d
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x63d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x63d, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x63d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 166
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x63d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x63d, in_data: 0x63d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x63d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 63dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 167
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x63d, in_data: 0x63d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x63d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x63d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x63d
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x63d
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x63d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x63d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x63d, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: a18
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 168
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa18
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa18
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xa18
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xa18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x63d, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x63d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xa18, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 169
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x63d
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xa18, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xa18
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xa18, in_data: 0xa18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa18
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: a18MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16a
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xa18, in_data: 0xa18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa18
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xa18, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xa18, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 12
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16b
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x12, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x12, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xa18, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xa18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x13
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x13
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x13
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x12 + 0x1
alu_result = 0x13
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x12, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x12
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16c
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x13
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x13
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x13
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x12 + 0x1
alu_result = 0x13
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x12, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x12
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x13, mem_result: 0x12, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16d
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x13, mem_result: 0x12, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x12, in_data: 0x13, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x13, mem_result: 0x12, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x13
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 13MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16e
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x12
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x12, in_data: 0x13, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x13, mem_result: 0x12, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x13
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x12
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x12, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x12, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x12
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 13
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 16f
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x13
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x13, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x12, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x12
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x13, FWD for src2: 0x1 , d: 0x13
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x13, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x13, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x13
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 170
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x3db
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x13
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x13, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x13
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x13? The answer is: 0x1, ALU_RESULT: 0xb
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 171
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x13? The answer is: 0x1, ALU_RESULT: 0xb
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xb, mem_result: 0x1e, in_data: 0x13, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 172
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xb, mem_result: 0x1e, in_data: 0x13, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xb, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 173
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xb, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 63d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 174
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x63d, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x63d, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x63d, FWD for src2: 0x1 , d: 0x63d
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x63d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x63d, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x63d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: a18
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 175
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x13
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x63d, FWD for src2: 0x1 , d: 0xa18
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x63d, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x63d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1055
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1055
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1055
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x63d + 0xa18
alu_result = 0x1055
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 176
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1055
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1055
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1055
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x63d + 0xa18
alu_result = 0x1055
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xa18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1055, mem_result: 0xa18, in_data: 0xa18, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 177
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1055, mem_result: 0xa18, in_data: 0xa18, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa18
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xa18, in_data: 0x1055, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1055, mem_result: 0xa18, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1055
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 1055MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 178
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xa18, in_data: 0x1055, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1055, mem_result: 0xa18, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1055
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa18
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa18
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xa18
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xa18, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: a18
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 179
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa18
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa18
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xa18
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xa18, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xa18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17a
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xa18
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xa18, in_data: 0xa18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa18
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: a18MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17b
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xa18, in_data: 0xa18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xa18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xa18
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xa18
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xa18
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xa18
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xa18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xa18, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 1055
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17c
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1055
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1055
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1055
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1055, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xa18, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xa18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1055, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17d
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0xa18
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1055, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1055
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1055, in_data: 0x1055, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1055
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 1055MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17e
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1055, in_data: 0x1055, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1055
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1055, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1055, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 13
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 17f
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x13, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x13, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1055, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1055
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x14
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x14
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x14
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x13 + 0x1
alu_result = 0x14
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x13, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x13, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x13
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 180
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x14
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x14
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x14
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x13 + 0x1
alu_result = 0x14
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x13, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x13, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x13
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x14, mem_result: 0x13, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x13, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x13
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 181
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x14, mem_result: 0x13, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x13, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x13
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x13, in_data: 0x14, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x14, mem_result: 0x13, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x14
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 14MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 182
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x13
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x13, in_data: 0x14, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x14, mem_result: 0x13, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x14
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x13
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x13, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x13, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x13
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 14
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 183
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x14
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x14, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x13, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x13
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x14, FWD for src2: 0x1 , d: 0x14
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x14, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x14, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x14
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 184
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x63d
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x14
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x14, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x14
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x14? The answer is: 0x1, ALU_RESULT: 0xa
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 185
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x14? The answer is: 0x1, ALU_RESULT: 0xa
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xa, mem_result: 0x1e, in_data: 0x14, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 186
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xa, mem_result: 0x1e, in_data: 0x14, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xa, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 187
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xa, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: a18
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 188
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xa18, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xa18, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xa18, FWD for src2: 0x1 , d: 0xa18
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xa18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xa18, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xa18
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1055
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 189
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x14
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xa18, FWD for src2: 0x1 , d: 0x1055
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xa18, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xa18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a6d
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a6d
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1a6d
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xa18 + 0x1055
alu_result = 0x1a6d
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18a
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a6d
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a6d
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1a6d
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xa18 + 0x1055
alu_result = 0x1a6d
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1055
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1a6d, mem_result: 0x1055, in_data: 0x1055, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18b
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1a6d, mem_result: 0x1055, in_data: 0x1055, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1055
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1055, in_data: 0x1a6d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1a6d, mem_result: 0x1055, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1a6d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 1a6dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18c
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1055, in_data: 0x1a6d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1a6d, mem_result: 0x1055, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1a6d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1055
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1055
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1055
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1055, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1055
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18d
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1055
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1055
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1055
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1055, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1055
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18e
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1055
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1055, in_data: 0x1055, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1055
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 1055MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 18f
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1055, in_data: 0x1055, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1055, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1055
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1055
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1055
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1055
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1055, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1055, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 1a6d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 190
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a6d
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a6d
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1a6d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1a6d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1055, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1055
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1a6d, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 191
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1055
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1a6d, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1a6d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1a6d, in_data: 0x1a6d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a6d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 1a6dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 192
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1a6d, in_data: 0x1a6d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a6d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1a6d, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1a6d, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 14
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 193
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x14, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x14, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1a6d, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1a6d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x15
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x14 + 0x1
alu_result = 0x15
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x14, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x14, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x14
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 194
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x15
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x15
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x15
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x14 + 0x1
alu_result = 0x15
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x14, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x14, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x14
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x15, mem_result: 0x14, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x14, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x14
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 195
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x15, mem_result: 0x14, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x14, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x14
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x14, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x15, mem_result: 0x14, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 15MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 196
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x14
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x14, in_data: 0x15, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x15, mem_result: 0x14, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x15
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x14
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x14, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x14, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x14
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 15
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 197
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x15
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x14, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x14
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x15, FWD for src2: 0x1 , d: 0x15
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x15, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x15, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 198
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xa18
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x15
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x15, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x15? The answer is: 0x1, ALU_RESULT: 0x9
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 199
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x15? The answer is: 0x1, ALU_RESULT: 0x9
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x9, mem_result: 0x1e, in_data: 0x15, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19a
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x9, mem_result: 0x1e, in_data: 0x15, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x9, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19b
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x9, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 1055
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19c
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1055, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1055, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1055, FWD for src2: 0x1 , d: 0x1055
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1055, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1055, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1055
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1a6d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19d
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x15
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1055, FWD for src2: 0x1 , d: 0x1a6d
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1055, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1055
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ac2
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ac2
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x2ac2
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1055 + 0x1a6d
alu_result = 0x2ac2
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19e
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ac2
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ac2
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x2ac2
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1055 + 0x1a6d
alu_result = 0x2ac2
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1a6d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2ac2, mem_result: 0x1a6d, in_data: 0x1a6d, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 19f
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2ac2, mem_result: 0x1a6d, in_data: 0x1a6d, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a6d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1a6d, in_data: 0x2ac2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2ac2, mem_result: 0x1a6d, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x2ac2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 2ac2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a0
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1a6d, in_data: 0x2ac2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2ac2, mem_result: 0x1a6d, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x2ac2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a6d
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a6d
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1a6d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1a6d, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1a6d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a1
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a6d
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a6d
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1a6d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1a6d, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1a6d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a2
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1a6d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1a6d, in_data: 0x1a6d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a6d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 1a6dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a3
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1a6d, in_data: 0x1a6d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a6d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a6d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a6d
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a6d
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1a6d
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1a6d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1a6d, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 2ac2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a4
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ac2
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ac2
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x2ac2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ac2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1a6d, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1a6d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ac2, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a5
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x1a6d
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ac2, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x2ac2
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ac2, in_data: 0x2ac2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ac2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 2ac2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a6
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ac2, in_data: 0x2ac2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ac2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x2ac2, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ac2, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 15
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a7
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x15, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ac2, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x2ac2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x16
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x16
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x16
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x15 + 0x1
alu_result = 0x16
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x15, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a8
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x16
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x16
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x16
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x15 + 0x1
alu_result = 0x16
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x15, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x16, mem_result: 0x15, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1a9
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x16, mem_result: 0x15, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x15, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x15
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x15, in_data: 0x16, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x16, mem_result: 0x15, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x16
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 16MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1aa
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x15
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x15, in_data: 0x16, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x16, mem_result: 0x15, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x16
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x15
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x15, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x15, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x15
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 16
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ab
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x16
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x16, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x15, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x15
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x16, FWD for src2: 0x1 , d: 0x16
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x16, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x16, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x16
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ac
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1055
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x16
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x16, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x16
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x16? The answer is: 0x1, ALU_RESULT: 0x8
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ad
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x16? The answer is: 0x1, ALU_RESULT: 0x8
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x8, mem_result: 0x1e, in_data: 0x16, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ae
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x8, mem_result: 0x1e, in_data: 0x16, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x8, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1af
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x8, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 1a6d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b0
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1a6d, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1a6d, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1a6d, FWD for src2: 0x1 , d: 0x1a6d
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1a6d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1a6d, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1a6d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 2ac2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b1
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x16
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1a6d, FWD for src2: 0x1 , d: 0x2ac2
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1a6d, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1a6d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x452f
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x452f
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x452f
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1a6d + 0x2ac2
alu_result = 0x452f
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b2
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x452f
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x452f
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x452f
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1a6d + 0x2ac2
alu_result = 0x452f
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x2ac2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x452f, mem_result: 0x2ac2, in_data: 0x2ac2, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b3
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x452f, mem_result: 0x2ac2, in_data: 0x2ac2, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ac2
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ac2, in_data: 0x452f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x452f, mem_result: 0x2ac2, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x452f
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 452fMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b4
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ac2, in_data: 0x452f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x452f, mem_result: 0x2ac2, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x452f
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ac2
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ac2
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x2ac2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ac2, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 2ac2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b5
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ac2
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ac2
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x2ac2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ac2, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x2ac2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b6
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x2ac2
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ac2, in_data: 0x2ac2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ac2
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 2ac2MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b7
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ac2, in_data: 0x2ac2, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ac2, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ac2
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ac2
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ac2
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x2ac2
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ac2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ac2, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 452f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b8
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x452f
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x452f
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x452f
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x452f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ac2, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x2ac2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x452f, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1b9
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x2ac2
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x452f, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x452f
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x452f, in_data: 0x452f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x452f
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 452fMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ba
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x452f, in_data: 0x452f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x452f
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x452f, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x452f, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 16
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1bb
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x16, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x16, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x452f, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x452f
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x17
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x17
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x17
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x16 + 0x1
alu_result = 0x17
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x16, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x16, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x16
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1bc
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x17
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x17
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x17
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x16 + 0x1
alu_result = 0x17
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x16, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x16, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x16
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x17, mem_result: 0x16, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x16, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x16
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1bd
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x17, mem_result: 0x16, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x16, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x16
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x16, in_data: 0x17, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x17, mem_result: 0x16, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x17
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 17MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1be
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x16
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x16, in_data: 0x17, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x17, mem_result: 0x16, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x17
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x16
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x16, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x16, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x16
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 17
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1bf
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x17
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x17, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x16, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x16
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x17, FWD for src2: 0x1 , d: 0x17
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x17, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x17, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x17
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c0
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a6d
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x17
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x17, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x17
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x17? The answer is: 0x1, ALU_RESULT: 0x7
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c1
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x17? The answer is: 0x1, ALU_RESULT: 0x7
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x7, mem_result: 0x1e, in_data: 0x17, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c2
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x7, mem_result: 0x1e, in_data: 0x17, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x7, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c3
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x7, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 2ac2
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c4
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2ac2, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2ac2, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2ac2, FWD for src2: 0x1 , d: 0x2ac2
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ac2, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2ac2, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x2ac2
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 452f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c5
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x17
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2ac2, FWD for src2: 0x1 , d: 0x452f
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2ac2, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x2ac2
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6ff1
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6ff1
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x6ff1
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x2ac2 + 0x452f
alu_result = 0x6ff1
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c6
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6ff1
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6ff1
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x6ff1
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x2ac2 + 0x452f
alu_result = 0x6ff1
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x452f
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x6ff1, mem_result: 0x452f, in_data: 0x452f, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c7
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x6ff1, mem_result: 0x452f, in_data: 0x452f, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x452f
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x452f, in_data: 0x6ff1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x6ff1, mem_result: 0x452f, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x6ff1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 6ff1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c8
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x452f, in_data: 0x6ff1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x6ff1, mem_result: 0x452f, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x6ff1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x452f
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x452f
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x452f
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x452f, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 452f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1c9
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x452f
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x452f
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x452f
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x452f, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x452f
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ca
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x452f
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x452f, in_data: 0x452f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x452f
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 452fMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1cb
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x452f, in_data: 0x452f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x452f, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x452f
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x452f
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x452f
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x452f
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x452f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x452f, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 6ff1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1cc
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6ff1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6ff1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x6ff1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x6ff1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x452f, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x452f
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x6ff1, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1cd
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x452f
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x6ff1, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x6ff1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x6ff1, in_data: 0x6ff1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6ff1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 6ff1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ce
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x6ff1, in_data: 0x6ff1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6ff1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x6ff1, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x6ff1, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 17
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1cf
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x17, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x17, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x6ff1, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x6ff1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x18
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x18
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x18
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x17 + 0x1
alu_result = 0x18
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x17, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x17, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x17
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d0
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x18
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x18
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x18
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x17 + 0x1
alu_result = 0x18
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x17, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x17, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x17
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x18, mem_result: 0x17, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x17, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x17
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d1
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x18, mem_result: 0x17, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x17, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x17
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x17, in_data: 0x18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x18, mem_result: 0x17, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 18MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d2
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x17
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x17, in_data: 0x18, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x18, mem_result: 0x17, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x18
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x17
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x17, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x17, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x17
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 18
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d3
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x18
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x18, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x17, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x17
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x18, FWD for src2: 0x1 , d: 0x18
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x18, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x18, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x18
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d4
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ac2
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x18
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x18, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x18? The answer is: 0x1, ALU_RESULT: 0x6
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d5
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x18? The answer is: 0x1, ALU_RESULT: 0x6
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x6, mem_result: 0x1e, in_data: 0x18, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d6
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x6, mem_result: 0x1e, in_data: 0x18, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x6, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d7
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x6, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 452f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d8
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x452f, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x452f, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x452f, FWD for src2: 0x1 , d: 0x452f
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x452f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x452f, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x452f
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 6ff1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1d9
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x18
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x452f, FWD for src2: 0x1 , d: 0x6ff1
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x452f, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x452f
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb520
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb520
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xb520
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x452f + 0x6ff1
alu_result = 0xb520
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1da
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb520
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb520
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xb520
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x452f + 0x6ff1
alu_result = 0xb520
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x6ff1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb520, mem_result: 0x6ff1, in_data: 0x6ff1, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1db
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb520, mem_result: 0x6ff1, in_data: 0x6ff1, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6ff1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x6ff1, in_data: 0xb520, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb520, mem_result: 0x6ff1, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xb520
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: b520MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1dc
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x6ff1, in_data: 0xb520, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb520, mem_result: 0x6ff1, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xb520
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6ff1
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6ff1
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x6ff1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x6ff1, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 6ff1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1dd
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6ff1
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6ff1
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x6ff1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x6ff1, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x6ff1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1de
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x6ff1
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x6ff1, in_data: 0x6ff1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6ff1
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 6ff1MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1df
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x6ff1, in_data: 0x6ff1, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x6ff1, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x6ff1
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x6ff1
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x6ff1
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x6ff1
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x6ff1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x6ff1, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: b520
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e0
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb520
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb520
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xb520
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xb520, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x6ff1, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x6ff1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xb520, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e1
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x6ff1
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xb520, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xb520
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xb520, in_data: 0xb520, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb520
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: b520MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e2
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xb520, in_data: 0xb520, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb520
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb520, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xb520, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 18
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e3
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x18, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x18, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xb520, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xb520
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x19
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x19
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x19
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x18 + 0x1
alu_result = 0x19
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x18, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e4
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x19
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x19
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x19
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x18 + 0x1
alu_result = 0x19
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x18, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x18, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x19, mem_result: 0x18, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x18
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e5
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x19, mem_result: 0x18, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x18, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x18
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x18, in_data: 0x19, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x19, mem_result: 0x18, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x19
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 19MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e6
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x18
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x18, in_data: 0x19, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x19, mem_result: 0x18, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x19
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x18
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x18, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x18, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x18
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 19
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e7
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x19
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x19, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x18, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x18
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x19, FWD for src2: 0x1 , d: 0x19
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x19, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x19, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x19
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e8
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x452f
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x19
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x19, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x19
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x19? The answer is: 0x1, ALU_RESULT: 0x5
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1e9
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x19? The answer is: 0x1, ALU_RESULT: 0x5
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x5, mem_result: 0x1e, in_data: 0x19, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ea
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x5, mem_result: 0x1e, in_data: 0x19, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x5, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1eb
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x5, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 6ff1
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ec
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x6ff1, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x6ff1, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x6ff1, FWD for src2: 0x1 , d: 0x6ff1
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x6ff1, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x6ff1, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x6ff1
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: b520
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ed
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x19
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x6ff1, FWD for src2: 0x1 , d: 0xb520
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x6ff1, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x6ff1
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12511
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12511
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x12511
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x6ff1 + 0xb520
alu_result = 0x12511
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ee
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12511
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12511
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x12511
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x6ff1 + 0xb520
alu_result = 0x12511
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0xb520
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x12511, mem_result: 0xb520, in_data: 0xb520, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ef
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x12511, mem_result: 0xb520, in_data: 0xb520, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb520
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xb520, in_data: 0x12511, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x12511, mem_result: 0xb520, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x12511
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 12511MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f0
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xb520, in_data: 0x12511, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x12511, mem_result: 0xb520, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x12511
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb520
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb520
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xb520
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xb520, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: b520
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f1
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb520
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb520
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0xb520
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0xb520, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0xb520
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f2
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0xb520
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xb520, in_data: 0xb520, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb520
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: b520MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f3
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xb520, in_data: 0xb520, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xb520, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xb520
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb520
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xb520
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xb520
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xb520, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xb520, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 12511
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f4
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12511
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12511
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x12511
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x12511, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0xb520, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0xb520
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x12511, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f5
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0xb520
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x12511, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x12511
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x12511, in_data: 0x12511, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12511
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 12511MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f6
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x12511, in_data: 0x12511, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12511
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x12511, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x12511, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 19
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f7
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x19, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x19, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x12511, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x12511
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1a
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x19 + 0x1
alu_result = 0x1a
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x19, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x19, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x19
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f8
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1a
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1a
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1a
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x19 + 0x1
alu_result = 0x1a
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x19, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x19, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x19
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1a, mem_result: 0x19, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x19, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x19
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1f9
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1a, mem_result: 0x19, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x19, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x19
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x19, in_data: 0x1a, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1a, mem_result: 0x19, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1a
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 1aMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1fa
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x19
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x19, in_data: 0x1a, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1a, mem_result: 0x19, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1a
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x19
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x19, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x19, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x19
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1a
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1fb
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1a
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1a, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x19, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x19
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1a, FWD for src2: 0x1 , d: 0x1a
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1a, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1a, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1a
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1fc
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x6ff1
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1a
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1a, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1a
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1a? The answer is: 0x1, ALU_RESULT: 0x4
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1fd
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1a? The answer is: 0x1, ALU_RESULT: 0x4
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x4, mem_result: 0x1e, in_data: 0x1a, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1fe
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x4, mem_result: 0x1e, in_data: 0x1a, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x4, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 1ff
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x4, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: b520
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 200
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xb520, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xb520, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xb520, FWD for src2: 0x1 , d: 0xb520
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0xb520, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xb520, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xb520
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 12511
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 201
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1a
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0xb520, FWD for src2: 0x1 , d: 0x12511
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0xb520, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0xb520
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1da31
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1da31
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1da31
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xb520 + 0x12511
alu_result = 0x1da31
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 202
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1da31
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1da31
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x1da31
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0xb520 + 0x12511
alu_result = 0x1da31
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x12511
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1da31, mem_result: 0x12511, in_data: 0x12511, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 203
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1da31, mem_result: 0x12511, in_data: 0x12511, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12511
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x12511, in_data: 0x1da31, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1da31, mem_result: 0x12511, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1da31
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 1da31MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 204
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x12511, in_data: 0x1da31, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1da31, mem_result: 0x12511, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x1da31
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12511
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12511
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x12511
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x12511, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 12511
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 205
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12511
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12511
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x12511
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x12511, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x12511
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 206
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x12511
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x12511, in_data: 0x12511, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12511
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 12511MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 207
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x12511, in_data: 0x12511, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x12511, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x12511
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x12511
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x12511
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x12511
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x12511, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x12511, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 1da31
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 208
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1da31
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1da31
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1da31
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1da31, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x12511, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x12511
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1da31, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 209
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x12511
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1da31, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x1da31
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1da31, in_data: 0x1da31, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1da31
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 1da31MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20a
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1da31, in_data: 0x1da31, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1da31
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1da31, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1da31, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1a
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20b
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1a, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1a, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x1da31, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x1da31
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1b
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1b
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1b
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1a + 0x1
alu_result = 0x1b
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1a, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1a
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20c
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1b
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1b
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1b
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1a + 0x1
alu_result = 0x1b
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1a, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1a
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1b, mem_result: 0x1a, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20d
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1b, mem_result: 0x1a, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1a, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1a
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1a, in_data: 0x1b, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1b, mem_result: 0x1a, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1b
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 1bMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20e
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1a
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1a, in_data: 0x1b, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1b, mem_result: 0x1a, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1b
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1a
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1a, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1a, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1a
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1b
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 20f
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1b
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1b, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1a, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1a
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1b, FWD for src2: 0x1 , d: 0x1b
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1b, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1b, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1b
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 210
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0xb520
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1b
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1b, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1b
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1b? The answer is: 0x1, ALU_RESULT: 0x3
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 211
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1b? The answer is: 0x1, ALU_RESULT: 0x3
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x3, mem_result: 0x1e, in_data: 0x1b, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 212
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x3, mem_result: 0x1e, in_data: 0x1b, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x3, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 213
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x3, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 12511
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 214
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x12511, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x12511, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x12511, FWD for src2: 0x1 , d: 0x12511
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x12511, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x12511, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x12511
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1da31
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 215
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1b
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x12511, FWD for src2: 0x1 , d: 0x1da31
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x12511, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x12511
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ff42
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ff42
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x2ff42
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x12511 + 0x1da31
alu_result = 0x2ff42
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 216
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ff42
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ff42
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x2ff42
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x12511 + 0x1da31
alu_result = 0x2ff42
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x1da31
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2ff42, mem_result: 0x1da31, in_data: 0x1da31, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 217
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x2ff42, mem_result: 0x1da31, in_data: 0x1da31, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1da31
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1da31, in_data: 0x2ff42, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2ff42, mem_result: 0x1da31, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x2ff42
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 2ff42MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 218
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1da31, in_data: 0x2ff42, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x2ff42, mem_result: 0x1da31, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x2ff42
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1da31
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1da31
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1da31
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1da31, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 1da31
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 219
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1da31
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1da31
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x1da31
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x1da31, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x1da31
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21a
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x1da31
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1da31, in_data: 0x1da31, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1da31
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 1da31MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21b
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1da31, in_data: 0x1da31, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1da31, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1da31
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1da31
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1da31
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x1da31
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1da31, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1da31, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 2ff42
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21c
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ff42
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ff42
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x2ff42
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ff42, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x1da31, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x1da31
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ff42, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21d
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1da31
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ff42, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x2ff42
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ff42, in_data: 0x2ff42, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ff42
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 2ff42MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21e
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ff42, in_data: 0x2ff42, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ff42
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x2ff42, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ff42, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1b
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 21f
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1b, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1b, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x2ff42, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x2ff42
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1c
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1c
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1c
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1b + 0x1
alu_result = 0x1c
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1b, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1b, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1b
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 220
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1c
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1c
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1c
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1b + 0x1
alu_result = 0x1c
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1b, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1b, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1b
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1c, mem_result: 0x1b, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1b, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1b
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 221
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1c, mem_result: 0x1b, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1b, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1b
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1b, in_data: 0x1c, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1c, mem_result: 0x1b, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1c
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 1cMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 222
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1b
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1b, in_data: 0x1c, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1c, mem_result: 0x1b, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1c
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1b
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1b, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1b, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1b
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1c
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 223
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1c
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1c, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1b, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1b
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1c, FWD for src2: 0x1 , d: 0x1c
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1c, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1c, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1c
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 224
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x12511
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1c
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1c, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1c
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1c? The answer is: 0x1, ALU_RESULT: 0x2
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 225
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1c? The answer is: 0x1, ALU_RESULT: 0x2
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x2, mem_result: 0x1e, in_data: 0x1c, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 226
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x2, mem_result: 0x1e, in_data: 0x1c, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x2, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 227
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x2, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 1da31
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 228
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1da31, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1da31, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1da31, FWD for src2: 0x1 , d: 0x1da31
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x1da31, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1da31, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1da31
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 2ff42
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 229
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1c
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1da31, FWD for src2: 0x1 , d: 0x2ff42
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1da31, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x1da31
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4d973
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4d973
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x4d973
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1da31 + 0x2ff42
alu_result = 0x4d973
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22a
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4d973
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4d973
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x4d973
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x1da31 + 0x2ff42
alu_result = 0x4d973
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x2ff42
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x4d973, mem_result: 0x2ff42, in_data: 0x2ff42, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22b
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x4d973, mem_result: 0x2ff42, in_data: 0x2ff42, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ff42
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ff42, in_data: 0x4d973, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x4d973, mem_result: 0x2ff42, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x4d973
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 4d973MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22c
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ff42, in_data: 0x4d973, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x4d973, mem_result: 0x2ff42, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x4d973
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ff42
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ff42
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x2ff42
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ff42, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 2ff42
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22d
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ff42
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ff42
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x2ff42
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x2ff42, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x2ff42
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22e
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x2ff42
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ff42, in_data: 0x2ff42, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ff42
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 2ff42MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 22f
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ff42, in_data: 0x2ff42, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x2ff42, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x2ff42
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x2ff42
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x2ff42
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x2ff42
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x2ff42, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ff42, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 4d973
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 230
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4d973
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4d973
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x4d973
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x4d973, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x2ff42, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x2ff42
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x4d973, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 231
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x2ff42
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x4d973, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x4d973
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x4d973, in_data: 0x4d973, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4d973
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 4d973MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 232
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x4d973, in_data: 0x4d973, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4d973
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x4d973, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x4d973, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1c
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 233
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1c, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1c, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x4d973, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x4d973
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1d
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1d
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1d
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1c + 0x1
alu_result = 0x1d
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1c, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1c, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1c
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 234
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1d
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1d
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1d
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1c + 0x1
alu_result = 0x1d
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1c, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1c, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1c
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1d, mem_result: 0x1c, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1c, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1c
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 235
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1d, mem_result: 0x1c, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1c, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1c
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1c, in_data: 0x1d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1d, mem_result: 0x1c, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 1dMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 236
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1c
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1c, in_data: 0x1d, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1d, mem_result: 0x1c, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1d
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1c
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1c, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1c, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1c
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 237
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1d
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1d, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1c, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1c
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1d, FWD for src2: 0x1 , d: 0x1d
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1d, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1d, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1d
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 238
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1da31
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1d
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1d, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1d? The answer is: 0x1, ALU_RESULT: 0x1
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 239
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1d? The answer is: 0x1, ALU_RESULT: 0x1
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1, mem_result: 0x1e, in_data: 0x1d, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23a
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x1, mem_result: 0x1e, in_data: 0x1d, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23b
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x1, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 2ff42
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23c
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2ff42, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2ff42, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2ff42, FWD for src2: 0x1 , d: 0x2ff42
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x2ff42, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2ff42, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x2ff42
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 4d973
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23d
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1d
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x2ff42, FWD for src2: 0x1 , d: 0x4d973
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x2ff42, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x2ff42
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7d8b5
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x7d8b5
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x2ff42 + 0x4d973
alu_result = 0x7d8b5
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23e
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7d8b5
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0x7d8b5
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x2ff42 + 0x4d973
alu_result = 0x7d8b5
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x4d973
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x7d8b5, mem_result: 0x4d973, in_data: 0x4d973, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 23f
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x7d8b5, mem_result: 0x4d973, in_data: 0x4d973, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4d973
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x4d973, in_data: 0x7d8b5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x7d8b5, mem_result: 0x4d973, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x7d8b5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: 7d8b5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 240
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x4d973, in_data: 0x7d8b5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x7d8b5, mem_result: 0x4d973, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0x7d8b5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4d973
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4d973
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x4d973
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x4d973, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 4d973
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 241
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4d973
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4d973
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x4d973
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x4d973, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x4d973
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 242
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x4d973
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x4d973, in_data: 0x4d973, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4d973
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 4d973MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 243
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x4d973, in_data: 0x4d973, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x4d973, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x4d973
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x4d973
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x4d973
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x4d973
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x4d973, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x4d973, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: 7d8b5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 244
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7d8b5
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x7d8b5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x7d8b5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x4d973, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x4d973
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x7d8b5, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 245
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x4d973
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x7d8b5, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0x7d8b5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x7d8b5, in_data: 0x7d8b5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7d8b5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: 7d8b5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 246
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x7d8b5, in_data: 0x7d8b5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7d8b5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x7d8b5, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x7d8b5, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1d
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 247
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1d, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1d, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0x7d8b5, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0x7d8b5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1e
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1e
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1e
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1d + 0x1
alu_result = 0x1e
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1d, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 248
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1e
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1e
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1e
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1d + 0x1
alu_result = 0x1e
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1d, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1d, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1e, mem_result: 0x1d, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1d
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 249
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1e, mem_result: 0x1d, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1d, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1d
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1d, in_data: 0x1e, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1e, mem_result: 0x1d, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 1eMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24a
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1d
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1d, in_data: 0x1e, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1e, mem_result: 0x1d, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1d
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1d, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1d, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1d
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24b
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1e
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1d, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1d
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1e
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1e, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24c
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x2ff42
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1e
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1e, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1e? The answer is: 0x1, ALU_RESULT: 0x0
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24d
new_PC: 103d8
new_PC: 103d8  inst_going_in: fe842703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1e? The answer is: 0x1, ALU_RESULT: 0x0
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x0, mem_result: 0x1e, in_data: 0x1e, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24e
new_PC: 103dc
new_PC: 103dc  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe842703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xd0
src1: 0x8, src2: 0x8, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0x0, mem_result: 0x1e, in_data: 0x1e, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 24f
new_PC: 103e0
new_PC: 103e0  inst_going_in: f707b3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x1e, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2e
Reading ---> Address: 2e    Data: 4d973
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 250
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x4d973, FWD for src2: 0x1 , d: 0xb4
src1: 0xe, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x4d973, in_data: 0xd0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x4d973, FWD for src2: 0x1 , d: 0x4d973
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x4d973, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x4d973, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x4d973
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 7d8b5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 251
new_PC: 103e4
new_PC: 103e4  inst_going_in: fef42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1e
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xf707b3 , FWD for src1: 0x1 d: 0x4d973, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0xe, src2: 0xf, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb8, mem_result: 0x4d973, PC_next: 0x103dc, WB: 0x2
rd: 0xe, write+data: 0x4d973
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xcb228
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xcb228
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xcb228
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x4d973 + 0x7d8b5
alu_result = 0xcb228
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 252
new_PC: 103e8
new_PC: 103e8  inst_going_in: fe442783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfef42623 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xcb228
src1: 0x8, src2: 0xf, rd: 0xc

S_TYPE INST: 0xfef42623
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xcb228
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xbc with value 0xcb228
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0xe
Adding 0x4d973 + 0x7d8b5
alu_result = 0xcb228
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, PC_next: 0x103e0, WB: 0x2
rd: 0xf, write+data: 0x7d8b5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xcb228, mem_result: 0x7d8b5, in_data: 0x7d8b5, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 253
new_PC: 103ec
new_PC: 103ec  inst_going_in: fef42423
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfe442783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x4, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xcb228, mem_result: 0x7d8b5, in_data: 0x7d8b5, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7d8b5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x7d8b5, in_data: 0xcb228, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xcb228, mem_result: 0x7d8b5, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xcb228
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2f
Writing ---> Address: 2f    Data: cb228MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 254
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xb4
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x7d8b5, in_data: 0xcb228, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xcb228, mem_result: 0x7d8b5, PC_next: 0x103e4, WB: 0x1
rd: 0xf, write+data: 0xcb228
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7d8b5
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x7d8b5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x7d8b5, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2d
Reading ---> Address: 2d    Data: 7d8b5
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 255
new_PC: 103f0
new_PC: 103f0  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfef42423 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0x8, src2: 0xf, rd: 0x8

S_TYPE INST: 0xfef42423
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7d8b5
S_TYPE IMMEDIATE: 0xfe8
Will store @ : 0xb8 with value 0x7d8b5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xc, alu_result: 0xbc, mem_result: 0x7d8b5, PC_next: 0x103e8, WB: 0x0
rd: 0xc, write+data: 0x7d8b5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 256
new_PC: 103f4
new_PC: 103f4  inst_going_in: fef42223
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe8, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe8
alu_result = 0xb8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb4, mem_result: 0x7d8b5, PC_next: 0x103ec, WB: 0x2
rd: 0xf, write+data: 0x7d8b5
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x7d8b5, in_data: 0x7d8b5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7d8b5
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2e
Writing ---> Address: 2e    Data: 7d8b5MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 257
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xbc
src1: 0x8, src2: 0xf, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x7d8b5, in_data: 0x7d8b5, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x7d8b5, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x7d8b5
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x7d8b5
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x7d8b5
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0x7d8b5
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x7d8b5, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x7d8b5, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x7d8b5
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: cb228
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 258
new_PC: 103f8
new_PC: 103f8  inst_going_in: fe042783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfef42223 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0xcb228
src1: 0x8, src2: 0xf, rd: 0x4

S_TYPE INST: 0xfef42223
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0xcb228
S_TYPE IMMEDIATE: 0xfe4
Will store @ : 0xb4 with value 0xcb228
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xcb228, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x8, alu_result: 0xb8, mem_result: 0x7d8b5, PC_next: 0x103f0, WB: 0x0
rd: 0x8, write+data: 0x7d8b5
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xcb228, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xcb228
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 259
new_PC: 103fc
new_PC: 103fc  inst_going_in: 178793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x7d8b5
****************
DECODE
****************
Curr_inst: 0xfe042783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe4, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe4
alu_result = 0xb4
Going to DEST: 0x4
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xcb228, PC_next: 0x103f4, WB: 0x2
rd: 0xf, write+data: 0xcb228
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xcb228, in_data: 0xcb228, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xcb228
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2d
Writing ---> Address: 2d    Data: cb228MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25a
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xb0, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xcb228, in_data: 0xcb228, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xcb228
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0xcb228, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xcb228, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xcb228
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25b
new_PC: 10400
new_PC: 10400  inst_going_in: fef42023
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x178793 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x0 , d: 0x10394
src1: 0xf, src2: 0x1, rd: 0xf
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x4, alu_result: 0xb4, mem_result: 0xcb228, PC_next: 0x103f8, WB: 0x0
rd: 0x4, write+data: 0xcb228
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1f
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1f
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1f
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1e + 0x1
alu_result = 0x1f
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1e, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25c
new_PC: 10404
new_PC: 10404  inst_going_in: fe042703
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfef42023 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x1 , d: 0x1f
src1: 0x8, src2: 0xf, rd: 0x0

S_TYPE INST: 0xfef42023
S_TYPE rs1: 0x8	rs2: 0xf
S_TYPE rd1: 0xd0	rd2: 0x1f
S_TYPE IMMEDIATE: 0xfe0
Will store @ : 0xb0 with value 0x1f
****************
EXECUTE
****************
ADD_int: Immediate: 0x1, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x1e + 0x1
alu_result = 0x1f
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xb0, mem_result: 0x1e, PC_next: 0x103fc, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1f, mem_result: 0x1e, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25d
new_PC: 10408
new_PC: 10408  inst_going_in: fdc42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfe042703 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x8, src2: 0x0, rd: 0xe
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x1f, mem_result: 0x1e, in_data: 0x10394, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1e, in_data: 0x1f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1f, mem_result: 0x1e, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1f
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 2c
Writing ---> Address: 2c    Data: 1fMEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25e
new_PC: 1040c
new_PC: 1040c  inst_going_in: fce7d6e3
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfdc42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0x1c, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfe0, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffe0
alu_result = 0xb0
Going to DEST: 0xe
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1e, in_data: 0x1f, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x1f, mem_result: 0x1e, PC_next: 0x10400, WB: 0x1
rd: 0xf, write+data: 0x1f
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1f
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1e
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1e, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2c
Reading ---> Address: 2c    Data: 1f
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 25f
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1f
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0xac, FWD for src2: 0x1 , d: 0x1f
src1: 0xf, src2: 0xe, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfdc, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffdc
alu_result = 0xac
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1f, in_data: 0x0, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0xb0, mem_result: 0x1e, PC_next: 0x10404, WB: 0x0
rd: 0x0, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1f
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1f, FWD for src2: 0x1 , d: 0x1f
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1f, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1f, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1f
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2b
Reading ---> Address: 2b    Data: 1e
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 260
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x4d973
Reg 15: 0x1f
****************
DECODE
****************
Curr_inst: 0xfce7d6e3 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x1 , d: 0x1f
src1: 0xf, src2: 0xe, rd: 0xd
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xe, alu_result: 0xb0, mem_result: 0x1f, PC_next: 0x10408, WB: 0x2
rd: 0xe, write+data: 0x1f
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1f
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1f? The answer is: 0x0, ALU_RESULT: 0xffffffff
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 261
new_PC: 10410
new_PC: 10410  inst_going_in: fec42783
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1f
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
BGT_int
BRANCH: sr1 0xf, src2: 0xe
BRANCH: is 0x1e > 0x1f? The answer is: 0x0, ALU_RESULT: 0xffffffff
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xac, mem_result: 0x1e, PC_next: 0x1040c, WB: 0x2
rd: 0xf, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xffffffff, mem_result: 0x1e, in_data: 0x1f, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 262
new_PC: 10414
new_PC: 10414  inst_going_in: 78513
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0xfec42783 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x8, src2: 0xc, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0xd, alu_result: 0xffffffff, mem_result: 0x1e, in_data: 0x1f, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0x1e
STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x78513 , FWD for src1: 0x1 d: 0xbc, FWD for src2: 0x0 , d: 0x0
src1: 0xf, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xffffffff, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
###############FWD STALL
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 263
new_PC: 10418
new_PC: 10418  inst_going_in: 2c12403
------------------------------------------



STALLING F_D_Register
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x78513 , FWD for src1: 0x1 d: 0xbc, FWD for src2: 0x0 , d: 0x0
src1: 0xf, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xd0 + 0xffffffec
alu_result = 0xbc
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xd, alu_result: 0xffffffff, mem_result: 0x1e, PC_next: 0x10410, WB: 0x0
rd: 0xd, write+data: 0x1e
###############FWD STALL
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x78513 , FWD for src1: 0x1 d: 0x1e, FWD for src2: 0x0 , d: 0x0
src1: 0xf, src2: 0x0, rd: 0xa
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0x1e, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 2f
Reading ---> Address: 2f    Data: cb228
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 264
new_PC: 10418
new_PC: 10418  inst_going_in: 2c12403
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x78513 , FWD for src1: 0x1 d: 0xcb228, FWD for src2: 0x0 , d: 0x0
src1: 0xf, src2: 0x0, rd: 0xa
****************
EXECUTE
****************
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xcb228, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0x1e, PC_next: 0x10414, WB: 0x0
rd: 0x0, write+data: 0x1e
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x2c12403 , FWD for src1: 0x0 d: 0xa0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0xc, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xcb228 + 0x0
alu_result = 0xcb228
Going to DEST: 0xa
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xcb228, PC_next: 0x10414, WB: 0x2
rd: 0xf, write+data: 0xcb228
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 265
new_PC: 1041c
new_PC: 1041c  inst_going_in: 3010113
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0x1e
****************
DECODE
****************
Curr_inst: 0x2c12403 , FWD for src1: 0x0 d: 0xa0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0xc, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0xcb228 + 0x0
alu_result = 0xcb228
Going to DEST: 0xa
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0xbc, mem_result: 0xcb228, PC_next: 0x10414, WB: 0x2
rd: 0xf, write+data: 0xcb228
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x3010113 , FWD for src1: 0x0 d: 0xa0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x10, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x2c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x2c
alu_result = 0xcc
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0xa, alu_result: 0xcb228, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xcb228
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 266
new_PC: 10420
new_PC: 10420  inst_going_in: 8067
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x3010113 , FWD for src1: 0x0 d: 0xa0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x10, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x2c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x2c
alu_result = 0xcc
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0xa, alu_result: 0xcb228, mem_result: 0xcb228, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xcb228, PC_next: 0x0, WB: 0x0
rd: 0x0, write+data: 0xcb228
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x8067 , FWD for src1: 0x0 d: 0x10394, FWD for src2: 0x0 , d: 0x0
src1: 0x1, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x30, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x30
alu_result = 0xd0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xcc, mem_result: 0xcb228, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xa, alu_result: 0xcb228, mem_result: 0xcb228, PC_next: 0x10418, WB: 0x1
rd: 0xa, write+data: 0xcb228
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 33
Reading ---> Address: 33    Data: f0
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 267
new_PC: 10394
new_PC: 10394  inst_going_in: fea42623
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x8067 , FWD for src1: 0x0 d: 0x10394, FWD for src2: 0x0 , d: 0x0
src1: 0x1, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x30, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xa0 + 0x30
alu_result = 0xd0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xcc, mem_result: 0xf0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xa, alu_result: 0xcb228, mem_result: 0xcb228, PC_next: 0x10418, WB: 0x1
rd: 0xa, write+data: 0xcb228
Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfea42623 , FWD for src1: 0x1 d: 0xf0, FWD for src2: 0x0 , d: 0xcb228
src1: 0x8, src2: 0xa, rd: 0xc

S_TYPE INST: 0xfea42623
S_TYPE rs1: 0x8	rs2: 0xa
S_TYPE rd1: 0xf0	rd2: 0xcb228
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xdc with value 0xcb228
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x1
Adding 0x10394 + 0x0
alu_result = 0x10394
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0xf0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xcc, mem_result: 0xf0, PC_next: 0x1041c, WB: 0x2
rd: 0x8, write+data: 0xf0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 268
new_PC: 10398
new_PC: 10398  inst_going_in: 793
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xd0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0xfea42623 , FWD for src1: 0x1 d: 0xf0, FWD for src2: 0x0 , d: 0xcb228
src1: 0x8, src2: 0xa, rd: 0xc

S_TYPE INST: 0xfea42623
S_TYPE rs1: 0x8	rs2: 0xa
S_TYPE rd1: 0xf0	rd2: 0xcb228
S_TYPE IMMEDIATE: 0xfec
Will store @ : 0xdc with value 0xcb228
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x1
Adding 0x10394 + 0x0
alu_result = 0x10394
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0xf0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xcc, mem_result: 0xf0, PC_next: 0x1041c, WB: 0x2
rd: 0x8, write+data: 0xf0
Reg 2: 0xa0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffec
alu_result = 0xdc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x10394, mem_result: 0xf0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0xf0, PC_next: 0x10420, WB: 0x1
rd: 0x2, write+data: 0xd0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 269
new_PC: 1039c
new_PC: 1039c  inst_going_in: 78513
------------------------------------------



Reg 2: 0xa0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x793 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0xf
****************
EXECUTE
****************
ADD_int: Immediate: 0xfec, RS2_SRC: 0x1, rs1_reg#: 0x8
Adding 0xf0 + 0xffffffec
alu_result = 0xdc
Going to DEST: 0xc
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x10394, mem_result: 0xf0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xd0, mem_result: 0xf0, PC_next: 0x10420, WB: 0x1
rd: 0x2, write+data: 0xd0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x78513 , FWD for src1: 0x1 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0xf, src2: 0x0, rd: 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xdc, mem_result: 0xf0, in_data: 0xcb228, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x10394, mem_result: 0xf0, PC_next: 0x10424, WB: 0x3
rd: 0x0, write+data: 0x10424
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
ABOUT TO WRITE ADDRESS: 37
Writing ---> Address: 37    Data: cb228MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26a
new_PC: 103a0
new_PC: 103a0  inst_going_in: 1c12083
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x78513 , FWD for src1: 0x1 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0xf, src2: 0x0, rd: 0xa
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x1, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0xf
NO_B_int
****************
MEMORY
****************
rd: 0xc, alu_result: 0xdc, mem_result: 0xf0, in_data: 0xcb228, mem_write: 0x2, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x10394, mem_result: 0xf0, PC_next: 0x10424, WB: 0x3
rd: 0x0, write+data: 0x10424
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x1c12083 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x1c, rd: 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0xa
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x0, mem_result: 0xf0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xc, alu_result: 0xdc, mem_result: 0xf0, PC_next: 0x10398, WB: 0x0
rd: 0xc, write+data: 0xf0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26b
new_PC: 103a4
new_PC: 103a4  inst_going_in: 1812403
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x1c12083 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x1c, rd: 0x1
****************
EXECUTE
****************
ADD_int: Immediate: 0x0, RS2_SRC: 0x1, rs1_reg#: 0xf
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0xa
NO_B_int
****************
MEMORY
****************
rd: 0xf, alu_result: 0x0, mem_result: 0xf0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xc, alu_result: 0xdc, mem_result: 0xf0, PC_next: 0x10398, WB: 0x0
rd: 0xc, write+data: 0xf0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x1812403 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x18, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x1c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x1c
alu_result = 0xec
Going to DEST: 0x1
NO_B_int
****************
MEMORY
****************
rd: 0xa, alu_result: 0x0, mem_result: 0xf0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x0, mem_result: 0xf0, PC_next: 0x1039c, WB: 0x1
rd: 0xf, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26c
new_PC: 103a8
new_PC: 103a8  inst_going_in: 2010113
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0xcb228
****************
DECODE
****************
Curr_inst: 0x1812403 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0xdeadbeef
src1: 0x2, src2: 0x18, rd: 0x8
****************
EXECUTE
****************
ADD_int: Immediate: 0x1c, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x1c
alu_result = 0xec
Going to DEST: 0x1
NO_B_int
****************
MEMORY
****************
rd: 0xa, alu_result: 0x0, mem_result: 0xf0, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0xf, alu_result: 0x0, mem_result: 0xf0, PC_next: 0x1039c, WB: 0x1
rd: 0xf, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x2010113 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x2, src2: 0x0, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x18, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x18
alu_result = 0xe8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x1, alu_result: 0xec, mem_result: 0xf0, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xa, alu_result: 0x0, mem_result: 0xf0, PC_next: 0x103a0, WB: 0x1
rd: 0xa, write+data: 0x0
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 3b
Reading ---> Address: 3b    Data: deadbeef
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26d
new_PC: 103ac
new_PC: 103ac  inst_going_in: 8067
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x2010113 , FWD for src1: 0x0 d: 0xd0, FWD for src2: 0x0 , d: 0x0
src1: 0x2, src2: 0x0, rd: 0x2
****************
EXECUTE
****************
ADD_int: Immediate: 0x18, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x18
alu_result = 0xe8
Going to DEST: 0x8
NO_B_int
****************
MEMORY
****************
rd: 0x1, alu_result: 0xec, mem_result: 0xdeadbeef, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0xa, alu_result: 0x0, mem_result: 0xf0, PC_next: 0x103a0, WB: 0x1
rd: 0xa, write+data: 0x0
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x8067 , FWD for src1: 0x1 d: 0xdeadbeef, FWD for src2: 0x0 , d: 0x0
src1: 0x1, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x20, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x20
alu_result = 0xf0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xe8, mem_result: 0xdeadbeef, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x1, alu_result: 0xec, mem_result: 0xdeadbeef, PC_next: 0x103a4, WB: 0x2
rd: 0x1, write+data: 0xdeadbeef
******************
CACHE MODULE
******************
finished getting variables
ABOUT TO READ ADDRESS: 3a
Reading ---> Address: 3a    Data: deadbeef
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26e
new_PC: deadbeef
shutting down! PC: deadbeef
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x8067 , FWD for src1: 0x1 d: 0xdeadbeef, FWD for src2: 0x0 , d: 0x0
src1: 0x1, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x20, RS2_SRC: 0x1, rs1_reg#: 0x2
Adding 0xd0 + 0x20
alu_result = 0xf0
Going to DEST: 0x2
NO_B_int
****************
MEMORY
****************
rd: 0x8, alu_result: 0xe8, mem_result: 0xdeadbeef, in_data: 0xdeadbeef, mem_write: 0x7, mem_read: 0x2
****************
Write Back
****************
rd: 0x1, alu_result: 0xec, mem_result: 0xdeadbeef, PC_next: 0x103a4, WB: 0x2
rd: 0x1, write+data: 0xdeadbeef
Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x1
Adding 0xdeadbeef + 0x0
alu_result = 0xdeadbeef
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xe8, mem_result: 0xdeadbeef, PC_next: 0x103a8, WB: 0x2
rd: 0x8, write+data: 0xdeadbeef
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 26f
new_PC: deadbef3
shutting down! PC: deadbef3
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xf0
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x1
Adding 0xdeadbeef + 0x0
alu_result = 0xdeadbeef
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x8, alu_result: 0xe8, mem_result: 0xdeadbeef, PC_next: 0x103a8, WB: 0x2
rd: 0x8, write+data: 0xdeadbeef
Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xdeadbeef, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0xdeadbeef, PC_next: 0x103ac, WB: 0x1
rd: 0x2, write+data: 0xf0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 270
new_PC: deadbef7
shutting down! PC: deadbef7
------------------------------------------



Reg 2: 0xd0
Reg 8: 0xdeadbeef
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0xdeadbeef, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x2, alu_result: 0xf0, mem_result: 0xdeadbeef, PC_next: 0x103ac, WB: 0x1
rd: 0x2, write+data: 0xf0
Reg 2: 0xf0
Reg 8: 0xdeadbeef
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0xdeadbeef, mem_result: 0xdeadbeef, PC_next: 0x103b0, WB: 0x3
rd: 0x0, write+data: 0x103b0
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 271
new_PC: deadbefb
shutting down! PC: deadbefb
------------------------------------------



Reg 2: 0xf0
Reg 8: 0xdeadbeef
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0xdeadbeef, mem_result: 0xdeadbeef, PC_next: 0x103b0, WB: 0x3
rd: 0x0, write+data: 0x103b0
Reg 2: 0xf0
Reg 8: 0xdeadbeef
Reg 14: 0x1f
Reg 15: 0x0
****************
DECODE
****************
Curr_inst: 0x0 , FWD for src1: 0x0 d: 0x0, FWD for src2: 0x0 , d: 0x0
src1: 0x0, src2: 0x0, rd: 0x0
****************
EXECUTE
****************
ADD_int: Immediate: 0x7b, RS2_SRC: 0x0, rs1_reg#: 0x0
Adding 0x0 + 0x0
alu_result = 0x0
Going to DEST: 0x0
NO_B_int
****************
MEMORY
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xdeadbeef, in_data: 0x0, mem_write: 0x7, mem_read: 0x7
****************
Write Back
****************
rd: 0x0, alu_result: 0x0, mem_result: 0xdeadbeef, PC_next: 0xdeadbef3, WB: 0x0
rd: 0x0, write+data: 0xdeadbeef
******************
CACHE MODULE
******************
finished getting variables
Reading ---> N/A
FINISHED READING PART
Writing ---> N/A
MEM_VALUE @ 0x35: 22
******************
END CACHE MODULE
******************

Step: 272
new_PC: deadbeff
shutting down! PC: deadbeff
------------------------------------------



# Static Instructions:	1389
# Dynamic Instructions:	620
# of total cycles:	626
CPI:	1.00968
