{
  "module_name": "rt712-sdca-dmic.h",
  "hash_id": "2c605bed570dd358281a1cad838e3997c5f0fffda04bee73fa77c8efdf459dd8",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt712-sdca-dmic.h",
  "human_readable_source": " \n \n\n#ifndef __RT712_SDW_DMIC_H__\n#define __RT712_SDW_DMIC_H__\n\n#include <linux/regmap.h>\n#include <linux/soundwire/sdw_registers.h>\n\nstruct  rt712_sdca_dmic_priv {\n\tstruct regmap *regmap;\n\tstruct regmap *mbq_regmap;\n\tstruct snd_soc_component *component;\n\tstruct sdw_slave *slave;\n\tstruct sdw_bus_params params;\n\tbool hw_init;\n\tbool first_hw_init;\n\tbool fu1e_dapm_mute;\n\tbool fu1e_mixer_mute[4];\n};\n\nstruct rt712_sdca_dmic_kctrl_priv {\n\tunsigned int reg_base;\n\tunsigned int count;\n\tunsigned int max;\n\tunsigned int invert;\n};\n\n \n#define CH_01\t0x01\n#define CH_02\t0x02\n#define CH_03\t0x03\n#define CH_04\t0x04\n\nstatic const struct reg_default rt712_sdca_dmic_reg_defaults[] = {\n\t{ 0x201a, 0x00 },\n\t{ 0x201b, 0x00 },\n\t{ 0x201c, 0x00 },\n\t{ 0x201d, 0x00 },\n\t{ 0x201e, 0x00 },\n\t{ 0x201f, 0x00 },\n\t{ 0x2029, 0x00 },\n\t{ 0x202a, 0x00 },\n\t{ 0x202d, 0x00 },\n\t{ 0x202e, 0x00 },\n\t{ 0x202f, 0x00 },\n\t{ 0x2030, 0x00 },\n\t{ 0x2031, 0x00 },\n\t{ 0x2032, 0x00 },\n\t{ 0x2033, 0x00 },\n\t{ 0x2034, 0x00 },\n\t{ 0x2230, 0x00 },\n\t{ 0x2231, 0x2f },\n\t{ 0x2232, 0x80 },\n\t{ 0x2f01, 0x00 },\n\t{ 0x2f02, 0x09 },\n\t{ 0x2f03, 0x00 },\n\t{ 0x2f04, 0x00 },\n\t{ 0x2f05, 0x0b },\n\t{ 0x2f06, 0x01 },\n\t{ 0x2f08, 0x00 },\n\t{ 0x2f09, 0x00 },\n\t{ 0x2f0a, 0x01 },\n\t{ 0x2f35, 0x02 },\n\t{ 0x2f36, 0xcf },\n\t{ 0x2f52, 0x08 },\n\t{ 0x2f58, 0x07 },\n\t{ 0x2f59, 0x07 },\n\t{ 0x3201, 0x01 },\n\t{ 0x320c, 0x00 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_IT26, RT712_SDCA_CTL_VENDOR_DEF, 0), 0x00 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_MUTE, CH_01), 0x01 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_MUTE, CH_02), 0x01 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_MUTE, CH_03), 0x01 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_MUTE, CH_04), 0x01 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_CS1F, RT712_SDCA_CTL_SAMPLE_FREQ_INDEX, 0), 0x09 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_CS1C, RT712_SDCA_CTL_SAMPLE_FREQ_INDEX, 0), 0x09 },\n};\n\nstatic const struct reg_default rt712_sdca_dmic_mbq_defaults[] = {\n\t{ 0x0590001e, 0x0020 },\n\t{ 0x06100000, 0x0010 },\n\t{ 0x06100006, 0x0055 },\n\t{ 0x06100010, 0x2630 },\n\t{ 0x06100011, 0x152f },\n\t{ 0x06100013, 0x0102 },\n\t{ 0x06100015, 0x2219 },\n\t{ 0x06100018, 0x0102 },\n\t{ 0x06100026, 0x2c29 },\n\t{ 0x06100027, 0x2d2b },\n\t{ 0x0610002b, 0x2a32 },\n\t{ 0x0610002f, 0x3355 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_PLATFORM_FU15, RT712_SDCA_CTL_FU_CH_GAIN, CH_01), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_PLATFORM_FU15, RT712_SDCA_CTL_FU_CH_GAIN, CH_02), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_PLATFORM_FU15, RT712_SDCA_CTL_FU_CH_GAIN, CH_03), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_PLATFORM_FU15, RT712_SDCA_CTL_FU_CH_GAIN, CH_04), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_VOLUME, CH_01), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_VOLUME, CH_02), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_VOLUME, CH_03), 0x0000 },\n\t{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_VOLUME, CH_04), 0x0000 },\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}