// Seed: 2300179376
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6
);
  initial begin
    id_5 = id_1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    input wand id_7,
    output tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12
);
  wire id_14;
  nor (id_6, id_14, id_11, id_4, id_10, id_7, id_1, id_3, id_12, id_9, id_2);
  module_0(
      id_3, id_10, id_12, id_0, id_9, id_8, id_11
  );
endmodule
