
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.47

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: done$_DFFE_PN0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.00    0.39    0.29    0.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.39    0.00    0.49 ^ done$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: z_in[15] (input port clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v z_in[15] (in)
                                         z_in[15] (net)
                  0.00    0.00    0.20 v _1589_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.09    0.29 ^ _1589_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _0207_ (net)
                  0.13    0.00    0.29 ^ _1590_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.08    0.07    0.36 v _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.08    0.00    0.36 v z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: done$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.00    0.39    0.29    0.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.39    0.00    0.49 ^ done$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  9.55   slack (MET)


Startpoint: iteration[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.23    0.52    0.52 ^ iteration[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[0] (net)
                  0.23    0.00    0.52 ^ _0895_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.12    0.14    0.20    0.72 ^ _0895_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0244_ (net)
                  0.14    0.00    0.72 ^ _0896_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.21    0.16    0.89 v _0896_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0245_ (net)
                  0.21    0.00    0.89 v _0897_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    13    0.14    0.22    0.31    1.20 v _0897_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _0730_ (net)
                  0.22    0.00    1.20 v _1654_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.05    0.37    0.55    1.75 ^ _1654_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0733_ (net)
                  0.37    0.00    1.75 ^ _0911_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.18    1.93 ^ _0911_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0258_ (net)
                  0.07    0.00    1.93 ^ _0912_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.16    0.22    2.15 ^ _0912_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0259_ (net)
                  0.16    0.00    2.15 ^ _0915_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.07    0.05    2.20 v _0915_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0262_ (net)
                  0.07    0.00    2.20 v _0916_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.13    0.24    2.44 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.13    0.00    2.44 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.09    2.53 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.13    0.00    2.53 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.03    0.19    0.11    2.64 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.19    0.00    2.64 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.34    2.98 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.06    0.00    2.98 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.16    0.37    3.35 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.16    0.00    3.35 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    3.51 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.05    0.00    3.51 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.13    0.24    3.74 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.13    0.00    3.74 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.17    3.91 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.24    0.00    3.91 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.18    0.13    4.04 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.18    0.00    4.04 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.14    0.38    4.42 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.14    0.00    4.42 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    4.65 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    4.65 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.28    0.21    4.86 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.28    0.00    4.86 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.31    5.17 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.09    0.00    5.17 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.19    5.36 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.31    0.00    5.36 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                  4.47   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: done$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    1.00    0.39    0.29    0.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.39    0.00    0.49 ^ done$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  9.55   slack (MET)


Startpoint: iteration[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: z[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iteration[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.23    0.52    0.52 ^ iteration[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iteration[0] (net)
                  0.23    0.00    0.52 ^ _0895_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.12    0.14    0.20    0.72 ^ _0895_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0244_ (net)
                  0.14    0.00    0.72 ^ _0896_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.21    0.16    0.89 v _0896_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0245_ (net)
                  0.21    0.00    0.89 v _0897_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    13    0.14    0.22    0.31    1.20 v _0897_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _0730_ (net)
                  0.22    0.00    1.20 v _1654_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.05    0.37    0.55    1.75 ^ _1654_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0733_ (net)
                  0.37    0.00    1.75 ^ _0911_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.18    1.93 ^ _0911_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0258_ (net)
                  0.07    0.00    1.93 ^ _0912_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.16    0.22    2.15 ^ _0912_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0259_ (net)
                  0.16    0.00    2.15 ^ _0915_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.07    0.05    2.20 v _0915_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _0262_ (net)
                  0.07    0.00    2.20 v _0916_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.13    0.24    2.44 v _0916_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0263_ (net)
                  0.13    0.00    2.44 v _1157_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.09    2.53 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0467_ (net)
                  0.13    0.00    2.53 ^ _1158_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.03    0.19    0.11    2.64 v _1158_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0468_ (net)
                  0.19    0.00    2.64 v _1161_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.34    2.98 ^ _1161_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0757_ (net)
                  0.06    0.00    2.98 ^ _1665_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.16    0.37    3.35 v _1665_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0759_ (net)
                  0.16    0.00    3.35 v _1541_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    3.51 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0164_ (net)
                  0.05    0.00    3.51 v _1542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.13    0.24    3.74 v _1542_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0165_ (net)
                  0.13    0.00    3.74 v _1557_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.17    3.91 ^ _1557_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0179_ (net)
                  0.24    0.00    3.91 ^ _1558_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.18    0.13    4.04 v _1558_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0180_ (net)
                  0.18    0.00    4.04 v _1570_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.14    0.38    4.42 v _1570_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0190_ (net)
                  0.14    0.00    4.42 v _1584_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    4.65 v _1584_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0202_ (net)
                  0.09    0.00    4.65 v _1585_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.28    0.21    4.86 ^ _1585_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.28    0.00    4.86 ^ _1588_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.31    5.17 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0206_ (net)
                  0.09    0.00    5.17 v _1590_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.19    5.36 ^ _1590_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0077_ (net)
                  0.31    0.00    5.36 ^ z[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ z[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                  4.47   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.43e-02   3.37e-03   6.18e-08   2.77e-02  11.7%
Combinational          1.45e-01   6.43e-02   1.96e-07   2.10e-01  88.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-01   6.77e-02   2.58e-07   2.37e-01 100.0%
                          71.5%      28.5%       0.0%
