Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun May 26 22:41:56 2019
| Host             : DESKTOP-UC8P8VC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.754       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 11.593       |
| Device Static (W)        | 0.161        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 43.8         |
| Junction Temperature (C) | 81.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     2.309 |     1242 |       --- |             --- |
|   LUT as Logic |     1.952 |      526 |     20800 |            2.53 |
|   CARRY4       |     0.188 |      118 |      8150 |            1.45 |
|   Register     |     0.135 |      443 |     41600 |            1.06 |
|   BUFG         |     0.035 |        6 |        32 |           18.75 |
|   Others       |     0.000 |       72 |       --- |             --- |
| Signals        |     2.222 |      869 |       --- |             --- |
| I/O            |     7.062 |       38 |       210 |           18.10 |
| Static Power   |     0.161 |          |           |                 |
| Total          |    11.754 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.641 |       4.559 |      0.082 |
| Vccaux    |       1.800 |     0.279 |       0.258 |      0.021 |
| Vcco33    |       3.300 |     1.992 |       1.991 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| design_1_wrapper |    11.593 |
|   design_1_i     |     4.430 |
|     amount_0     |     0.341 |
|       inst       |     0.341 |
|         a_reg    |     0.006 |
|         b_reg    |     0.006 |
|         c_reg    |     0.006 |
|         d_reg    |     0.007 |
|         e_reg    |     0.006 |
|         f_reg    |     0.006 |
|     clock_10_1   |     0.346 |
|       inst       |     0.346 |
|         a_reg    |     0.006 |
|         b_reg    |     0.006 |
|         c_reg    |     0.005 |
|         d_reg    |     0.008 |
|         e_reg    |     0.007 |
|         f_reg    |     0.007 |
|     clock_5_0    |     0.312 |
|       inst       |     0.312 |
|         c_reg    |     0.008 |
|         d_reg    |     0.007 |
|         e_reg    |     0.006 |
|         f_reg    |     0.006 |
|         h_reg    |     0.007 |
|     cnt_0        |     0.532 |
|       inst       |     0.532 |
|     cnt_1        |     0.531 |
|       inst       |     0.531 |
|     cnt_2        |     0.522 |
|       inst       |     0.522 |
|     cnt_3        |     0.536 |
|       inst       |     0.536 |
|     compar_0     |     0.152 |
|       inst       |     0.152 |
|     huo2_0       |    <0.001 |
|       inst       |    <0.001 |
|     huo2_1       |     0.001 |
|       inst       |     0.001 |
|     huo2_2       |     0.002 |
|       inst       |     0.002 |
|     huo2_3       |     0.000 |
|       inst       |     0.000 |
|     huo2_4       |     0.002 |
|       inst       |     0.002 |
|     huo2_5       |     0.002 |
|       inst       |     0.002 |
|     huo2_6       |     0.002 |
|       inst       |     0.002 |
|     huo4_0       |     0.000 |
|       inst       |     0.000 |
|     huo4_1       |     0.000 |
|       inst       |     0.000 |
|     huo4_2       |     0.000 |
|       inst       |     0.000 |
|     huo4_3       |     0.000 |
|       inst       |     0.000 |
|     huo4_4       |     0.000 |
|       inst       |     0.000 |
|     huo4_5       |     0.000 |
|       inst       |     0.000 |
|     huo4_6       |     0.000 |
|       inst       |     0.000 |
|     huotwo_0     |     0.000 |
|     jiepai_0     |     0.381 |
|       inst       |     0.381 |
|     xishi2_0     |     0.508 |
|       inst       |     0.508 |
|     xishi_0      |     0.258 |
|       inst       |     0.258 |
|     yu4_0        |    <0.001 |
|       inst       |    <0.001 |
+------------------+-----------+


