0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab7/lab7_1_3/lab7_1_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_1_3/lab7_1_3.srcs/sources_1/new/mux4to1.v,1585091500,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_1_3/lab7_1_3.srcs/sources_1/new/testbench7_1_3.v,,mux4to1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_1_3/lab7_1_3.srcs/sources_1/new/testbench7_1_3.v,1585091577,verilog,,,,testbench7_1_3,,,,,,,,
