
---------- Begin Simulation Statistics ----------
final_tick                               163583172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 564520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682940                       # Number of bytes of host memory used
host_op_rate                                   565629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   177.14                       # Real time elapsed on the host
host_tick_rate                              923459931                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163583                       # Number of seconds simulated
sim_ticks                                163583172000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103700                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478274                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.635832                       # CPI: cycles per instruction
system.cpu.discardedOps                        190822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610666                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403355                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001632                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31020640                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.611310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163583172                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132562532                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       207237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        418976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       627845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1256620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12616                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158947                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48268                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137683                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137683                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       630737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 630737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47450624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47450624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            211761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  211761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              211761                       # Request fanout histogram
system.membus.respLayer1.occupancy         1998392750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1690552000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       726356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          120412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276078                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1885395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    153057664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              153111552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          218925                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20345344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           847701                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121751                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 834974     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12717      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             847701                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3526256000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3141779995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               416995                       # number of demand (read+write) hits
system.l2.demand_hits::total                   417010                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              416995                       # number of overall hits
system.l2.overall_hits::total                  417010                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             211361                       # number of demand (read+write) misses
system.l2.demand_misses::total                 211766                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            211361                       # number of overall misses
system.l2.overall_misses::total                211766                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24132390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24175905000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24132390000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24175905000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.336371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.336371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114176.172520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114163.298169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114176.172520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114163.298169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              158948                       # number of writebacks
system.l2.writebacks::total                    158948                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        211356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            211761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       211356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           211761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19904833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19940248000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19904833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19940248000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.336363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336783                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.336363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336783                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87444.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94176.805958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94163.930091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87444.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94176.805958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94163.930091                       # average overall mshr miss latency
system.l2.replacements                         218925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       567408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           567408                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       567408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       567408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          908                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           908                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            138396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138396                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137683                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15934812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15934812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.498709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.498709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115735.508378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115735.508378                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13181152000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13181152000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.498709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.498709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95735.508378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95735.508378                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107444.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107444.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87444.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87444.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        278599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8197578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8197578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.209148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.209148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111262.222102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111262.222102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6723681000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6723681000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.209134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.209134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91263.841570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91263.841570                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4042.960628                       # Cycle average of tags in use
system.l2.tags.total_refs                     1255597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223021                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.629950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.923532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.539878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3965.497217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987051                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2736041                       # Number of tag accesses
system.l2.tags.data_accesses                  2736041                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27053568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27105408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20345216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20345216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          211356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              211761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       158947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             158947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            316903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         165381119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165698022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       316903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           316903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124372304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124372304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124372304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           316903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        165381119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            290070326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    317884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    420881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008490607500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              815779                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             299841                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      211761                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158947                       # Number of write requests accepted
system.mem_ctrls.readBursts                    423522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   317894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1831                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19990                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9113407000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2108455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17020113250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21611.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40361.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   298679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  213844                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                423522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               317894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  199163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       227014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.487864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.926653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.866318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12783      5.63%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       173937     76.62%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17254      7.60%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3714      1.64%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1383      0.61%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1270      0.56%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          975      0.43%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          788      0.35%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14910      6.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       227014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.914244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.582482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.947761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18171     98.75%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           80      0.43%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           87      0.47%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           16      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.273898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.228259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.273764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8009     43.52%     43.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              416      2.26%     45.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8426     45.79%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              314      1.71%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1088      5.91%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.34%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               36      0.20%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26988224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  117184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20342848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27105408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20345216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163583078000                       # Total gap between requests
system.mem_ctrls.avgGap                     441272.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26936384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20342848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 316903.012493241054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 164664761.482923209667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124357828.200079157948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       422712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       317894                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27199500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16992913750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3779930988750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33579.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40199.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11890538.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            779245320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            414155940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1466798760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          804067920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12912971760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34258322970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33966824160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84602386830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.182702                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87942926500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5462340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70177905500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            841713180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            447362190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1544074980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          855145620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12912971760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34584519150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33692132640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84877919520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.867060                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87226914000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5462340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70893918000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050756                       # number of overall hits
system.cpu.icache.overall_hits::total         8050756                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45963000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45963000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45963000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45963000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109435.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109435.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109435.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109435.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45123000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45123000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45123000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107435.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107435.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107435.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107435.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050756                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109435.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109435.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45123000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107435.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107435.714286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           354.623732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051176                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19169.466667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   354.623732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.346312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.346312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.409180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205124                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51409581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51409581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51410178                       # number of overall hits
system.cpu.dcache.overall_hits::total        51410178                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       656565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       664387                       # number of overall misses
system.cpu.dcache.overall_misses::total        664387                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38565415000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38565415000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38565415000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38565415000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066146                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52074565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52074565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58738.152354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58738.152354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58046.612893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58046.612893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       567408                       # number of writebacks
system.cpu.dcache.writebacks::total            567408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628356                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34414150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34414150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34826389000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34826389000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012066                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55115.462659                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55115.462659                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55424.614391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55424.614391                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627843                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40765138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40765138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15549127000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15549127000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44310.111252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44310.111252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14732090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14732090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42294.457427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42294.457427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10644443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10644443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23016288000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23016288000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027913                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027913                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75303.004427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75303.004427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19682060000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19682060000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71291.405721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71291.405721                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    412239000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    412239000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104232.364096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104232.364096                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.906191                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52038609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628355                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.817212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.906191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208926919                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208926919                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163583172000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
