read_verilog -sv top.v
synth -top test
sat -verify -prove-asserts -show-ports -prove b 32'hffffffff

