Warning (10268): Verilog HDL information at intro1.v(7): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v Line: 7
