EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Auto-Intern_LT4275AIDDPBF-LT4275AIDDPBF
#
DEF Auto-Intern_LT4275AIDDPBF-LT4275AIDDPBF U 0 40 Y Y 1 L N
F0 "U" 1416 360 50 H V L BNN
F1 "Auto-Intern_LT4275AIDDPBF-LT4275AIDDPBF" 1390 259 50 H V L BNN
F2 "DFN-10_DD" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "lt4275aidd#pbf" 0 0 50 H I L BNN "MANUFACTURER_PART_NUMBER"
F5 "Linear Technology" 0 0 50 H I L BNN "VENDOR"
DRAW
P 2 0 0 6 300 -700 2900 -700 N
P 2 0 0 6 300 200 300 -700 N
P 2 0 0 6 2900 -700 2900 200 N
P 2 0 0 6 2900 200 300 200 N
X *IEEEUVLO 1 0 0 300 R 40 40 0 0 P
X VPORT 10 3200 -100 300 L 40 40 0 0 P
X EPAD 11 3200 0 300 L 40 40 0 0 P
X AUX 2 0 -100 300 R 40 40 0 0 I
X RCLASS 3 0 -200 300 R 40 40 0 0 P
X RCLASS++/NC 4 0 -300 300 R 40 40 0 0 P
X GND 5 0 -400 300 R 40 40 0 0 W
X *T2P/NC 6 3200 -500 300 L 40 40 0 0 P
X PWRGD 7 3200 -400 300 L 40 40 0 0 P
X HSSRC 8 3200 -300 300 L 40 40 0 0 P
X HSGATE 9 3200 -200 300 L 40 40 0 0 P
ENDDRAW
ENDDEF
#
# Device_C_Small
#
DEF Device_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "Device_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R_Small
#
DEF Device_R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "Device_R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 50 50 1 1 P
X ~ 2 0 -100 30 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_FET_PSMN5R2-60YL
#
DEF Transistor_FET_PSMN5R2-60YL Q 0 20 Y N 1 F N
F0 "Q" 250 100 50 H V C CNN
F1 "Transistor_FET_PSMN5R2-60YL" 500 0 50 H V C CNN
F2 "Package_TO_SOT_SMD:LFPAK56" 150 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 LFPAK56*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X S 1 100 -200 100 U 50 50 1 1 P
X S 2 100 -200 100 U 50 50 1 1 P N
X S 3 100 -200 100 U 50 50 1 1 P N
X G 4 -200 0 100 R 50 50 1 1 P
X D 5 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# put_on_edge_013_PoE_rectified
#
DEF put_on_edge_013_PoE_rectified J 0 40 Y Y 1 F N
F0 "J" -100 550 50 H V C CNN
F1 "put_on_edge_013_PoE_rectified" 350 550 50 H V C CNN
F2 "" 300 650 50 H I C CNN
F3 "" 300 650 50 H I C CNN
DRAW
S -350 500 300 -450 0 1 0 f
X GND 1 -50 -550 100 U 50 50 1 1 W
X GND 2 50 -550 100 U 50 50 1 1 W
X 48V 3 -450 200 100 R 50 50 1 1 B
X 48V 4 -450 100 100 R 50 50 1 1 B
X GND 5 150 -550 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# put_on_edge_014_PoE_controlled
#
DEF put_on_edge_014_PoE_controlled J 0 40 Y Y 1 F N
F0 "J" -100 550 50 H V C CNN
F1 "put_on_edge_014_PoE_controlled" 350 550 50 H V C CNN
F2 "" 300 650 50 H I C CNN
F3 "" 300 650 50 H I C CNN
DRAW
S -350 500 300 -450 0 1 0 f
X GND 1 -50 -550 100 U 50 50 1 1 W
X GND 2 50 -550 100 U 50 50 1 1 W
X 48V 3 -450 200 100 R 50 50 1 1 B
X 48V 4 -450 100 100 R 50 50 1 1 B
X GND 5 150 -550 100 U 50 50 1 1 W
X PG 6 -450 -100 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
