Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Feb  2 16:40:12 2026
| Host         : work-dev running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cyan_top_control_sets_placed.rpt
| Design       : cyan_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   966 |
|    Minimum number of control sets                        |   885 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    81 |
| Unused register locations in slices containing registers |  1554 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   966 |
| >= 0 to < 4        |   122 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    15 |
| >= 16              |   663 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1481 |          435 |
| No           | No                    | Yes                    |            4087 |         1165 |
| No           | Yes                   | No                     |            1300 |          449 |
| Yes          | No                    | No                     |            4653 |         1590 |
| Yes          | No                    | Yes                    |            5566 |         1693 |
| Yes          | Yes                   | No                     |            1487 |          452 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                    Clock Signal                                                                                                                   |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1__2_n_0                                  | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_1                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/s_lut_wr_addr_reg_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/s_lut_wr_addr_reg_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | init_inst/counter1[24]_i_2_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/sync_blk/u_packet_tranfr_dn_ppi_clk_sensr_clk_i_1_n_0                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | read_data_mux_inst/s_dummy_valid0                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  gen_ti_roic_top[5].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg[4]_i_1_n_0                                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg[4]_i_1_n_0                                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg[4]_i_1_n_0                                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  seq_fsm_inst/s_lut_wr_addr_reg_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/s_lut_wr_addr_reg_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1__1_n_0                                  | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM3_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1_n_0                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM2_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM3_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1__0_n_0                                  | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  fclk_out_12                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  seq_fsm_inst/s_lut_wr_addr_reg_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/s_lut_wr_addr_reg_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fclk_out_14                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  fclk_out_15                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                   |                1 |              1 |         1.00 |
|  seq_fsm_inst/s_lut_wr_addr_reg_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/s_lut_wr_addr_reg_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/s_lut_wr_addr_reg_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  gen_ti_roic_top[5].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[5].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__4_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset_repN                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                         | ti_roic_spi_inst/wordCounter[4]_i_1_n_0                                                                                                                                                                                                                                                  | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/rst_sync_blk/u_reset_sych_ppi_clk/reset_pol                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[9].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/rst_sync_blk/u_reset_sych_esc_clk/reset_pol                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[7].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[7].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[8].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[8].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/rst_sync_blk/u_reset_sych_axis/reset_pol                                                                                                                                          |                1 |              2 |         2.00 |
|  fclk_out_19                                                                                                                                                                                                                                      | gen_ti_roic_top[11].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__7_n_0                                                                                                                                                                                                                | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[3].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[2].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[2].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[1].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[4].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[3].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[1].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[10].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM2_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[10].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[4].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[9].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[6].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[1].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[0].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF1_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[0].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[11].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[11].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  gen_ti_roic_top[5].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  gen_ti_roic_top[5].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gen_ti_roic_top[6].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__1_n_0                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                           |                1 |              3 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__0_n_0                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                2 |              3 |         1.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                            |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  gen_ti_roic_top[1].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[1].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__0_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                              |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                     |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                              |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                              |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  fclk_out_19                                                                                                                                                                                                                                      | gen_ti_roic_top[11].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__7_n_0                                                                                                                                                                                                                | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1_n_0                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                2 |              3 |         1.50 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHS_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                              |                2 |              3 |         1.50 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__2_n_0                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              3 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/core_config0                                                                                                                                                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/current_state_reg[3]_i_1_n_0                                                                                                                                                                                                                                                | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                2 |              4 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_rst_clk_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF1_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF1_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3                                                                   |                2 |              4 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/byte_en_r0                                                                                                                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/byte_en_r[0]                                                                                                                        |                1 |              4 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                    |                2 |              4 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              4 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM1_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/str_clk_count0                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM1_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHS_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                          |                2 |              4 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              4 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/arststages_ff_reg[1]                                                                                           |                1 |              4 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/dl3_txrequesths_r                                                                                                                              | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/dl0_txrequesths_r_i_1_n_0                                                                                                           |                2 |              4 |         2.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/first_transfr_pulse_c                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/byte_en_r[0]                                                                                                                        |                1 |              4 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/rd_req0                                                                      | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |                1 |              5 |         5.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_wr_addr_reg[4]_i_1_n_0                                                                                                                                                                                                                                                | seq_fsm_inst/s_lut_addr_rst                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHS_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHS_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  fclk_out_16                                                                                                                                                                                                                                      | gen_ti_roic_top[3].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1_n_0                                                                                                                                                                                                                    | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  fclk_out_11                                                                                                                                                                                                                                      | gen_ti_roic_top[6].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__2_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  fclk_out_12                                                                                                                                                                                                                                      | gen_ti_roic_top[1].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__9_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  fclk_out_14                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  fclk_out_14                                                                                                                                                                                                                                      | gen_ti_roic_top[2].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__8_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  fclk_out_15                                                                                                                                                                                                                                      | gen_ti_roic_top[9].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__5_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  fclk_out_21                                                                                                                                                                                                                                      | gen_ti_roic_top[8].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__4_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  fclk_out_13                                                                                                                                                                                                                                      | gen_ti_roic_top[5].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__1_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  fclk_out_20                                                                                                                                                                                                                                      | gen_ti_roic_top[7].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__3_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  fclk_out_18                                                                                                                                                                                                                                      | gen_ti_roic_top[4].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__0_n_0                                                                                                                                                                                                                 | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  fclk_out                                                                                                                                                                                                                                         | gen_ti_roic_top[0].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__10_n_0                                                                                                                                                                                                                | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  fclk_out_17                                                                                                                                                                                                                                      | gen_ti_roic_top[10].ti_roic_top_inst/aligner/shift_int_wire[4]_i_1__6_n_0                                                                                                                                                                                                                | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk90_sync_i/s_level_out_d3                                                                 |                1 |              5 |         5.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                               |                3 |              5 |         1.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/isr_i[4]_i_1_n_0                                                                                                                                                          |                2 |              5 |         2.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/rd_req0                                                                                                                                                                              | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                1 |              5 |         5.00 |
|  fclk_out_13                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  fclk_out_19                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/TDEF_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF1_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_rst_clk_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | inst_mipi_csi2_tx/inst_rst_clk_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  fclk_out                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/wr_req_i_1_n_0                                                               | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |                3 |              6 |         2.00 |
|  fclk_out_17                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  fclk_out_18                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                           |                3 |              6 |         2.00 |
|  fclk_out_11                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  fclk_out_12                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/bitcnt[5]_i_1_n_0                                                                                                                                                                                                                                                           | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  fclk_out_20                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  fclk_out_15                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  fclk_out_16                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  fclk_out_21                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_align_start                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                6 |              6 |         1.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/wr_addr[6]_i_1_n_0                                                                                                                                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/ier0                                                                                                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                              |                1 |              6 |         6.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0                                             |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0                                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/u_tx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                   |                3 |              7 |         2.33 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | fsm_drv_rst                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHS_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM5_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  fclk_out                                                                                                                                                                                                                                         | gen_ti_roic_top[0].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_19                                                                                                                                                                                                                                      | gen_ti_roic_top[11].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                         | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_19                                                                                                                                                                                                                                      | gen_ti_roic_top[11].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                               | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/read_addr_reg[7]_i_1_n_0                                                                                                                                                                                                                                                    | seq_fsm_inst/s_lut_addr_rst                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  fclk_out_18                                                                                                                                                                                                                                      | gen_ti_roic_top[4].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_18                                                                                                                                                                                                                                      | gen_ti_roic_top[4].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                            |                3 |              8 |         2.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/TDEF_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  fclk_out_11                                                                                                                                                                                                                                      | gen_ti_roic_top[6].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_11                                                                                                                                                                                                                                      | gen_ti_roic_top[6].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fclk_out_20                                                                                                                                                                                                                                      | gen_ti_roic_top[7].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_21                                                                                                                                                                                                                                      | gen_ti_roic_top[8].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/TDEF_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  fclk_out_12                                                                                                                                                                                                                                      | gen_ti_roic_top[1].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_12                                                                                                                                                                                                                                      | gen_ti_roic_top[1].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fclk_out_20                                                                                                                                                                                                                                      | gen_ti_roic_top[7].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fclk_out_16                                                                                                                                                                                                                                      | gen_ti_roic_top[3].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                                                                                                                                                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                4 |              8 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                            |                3 |              8 |         2.67 |
|  fclk_out_14                                                                                                                                                                                                                                      | gen_ti_roic_top[2].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_14                                                                                                                                                                                                                                      | gen_ti_roic_top[2].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_13                                                                                                                                                                                                                                      | gen_ti_roic_top[5].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHS_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/en_cl_init_to_blk.init_to_cnt_level1[7]_i_1_n_0                           |                3 |              8 |         2.67 |
|  fclk_out_15                                                                                                                                                                                                                                      | gen_ti_roic_top[9].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_15                                                                                                                                                                                                                                      | gen_ti_roic_top[9].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                2 |              8 |         4.00 |
|  fclk_out_13                                                                                                                                                                                                                                      | gen_ti_roic_top[5].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_16                                                                                                                                                                                                                                      | gen_ti_roic_top[3].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF1_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF1_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  fclk_out_21                                                                                                                                                                                                                                      | gen_ti_roic_top[8].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/rst_assert_cntr_r[0]                                                                                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |              8 |         2.67 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM5_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM5_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                4 |              8 |         2.00 |
|  fclk_out_17                                                                                                                                                                                                                                      | gen_ti_roic_top[10].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                         | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out_17                                                                                                                                                                                                                                      | gen_ti_roic_top[10].ti_roic_top_inst/channel_detector/E[0]                                                                                                                                                                                                                               | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fclk_out                                                                                                                                                                                                                                         | gen_ti_roic_top[0].ti_roic_top_inst/channel_detector/detect_data_valid_reg_1[0]                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                         | ti_roic_spi_inst/wordCounter[4]_i_1_n_0                                                                                                                                                                                                                                                  | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM5_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/cl_tst_clk_out                                             |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2_n_0                                                      | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1_n_0                                           |                4 |              9 |         2.25 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__0_n_0                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__0_n_0                                        |                4 |              9 |         2.25 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__1_n_0                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__1_n_0                                        |                3 |              9 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/frm_blkng_en_r0                                                                                                                              | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/frm_blkng_cntr[8]_i_1_n_0                                                                                                         |                2 |              9 |         4.50 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__2_n_0                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__2_n_0                                        |                3 |              9 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1_n_0    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                2 |              9 |         4.50 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0_n_0 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                3 |              9 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1_n_0 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                3 |              9 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2_n_0 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                3 |              9 |         3.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__3_n_0        |                2 |             10 |         5.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_b[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/control_sync/s_level_out_bus_d3_reg[1]_0                          |                5 |             10 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/TDEF_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/sel                                                                                  | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/time_out_post_coreclk_sync_i/SR[0]                                        |                4 |             10 |         2.50 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_iterate_exit_flag1                                                                                                                                                                                                                                                        | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__0_n_0        |                2 |             10 |         5.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__1_n_0        |                3 |             10 |         3.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__2_n_0        |                2 |             10 |         5.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |             11 |         3.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/SHR_rise_a[0]                                                                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |                3 |             11 |         3.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |                3 |             11 |         3.67 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/p_0_in                                                                                                                              |                4 |             11 |         2.75 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                               |                3 |             11 |         3.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM1_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | read_data_mux_inst/hsync_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                  | read_data_mux_inst/hsync_gen[0].hsync_reg0                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | read_data_mux_inst/s_dummy_valid_reg_n_0                                                                                                                                                                                                                                                 | read_data_mux_inst/s_dummy_valid0                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/dl_tst_clk_out                                             |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_iterate_count_selected0                                                                                                                                                                                                                                                   | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_iterate_count[0]_i_1_n_0                                                                                                                                                                                                                                                  | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/zero_count[0]                               | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/time_out_zero0                   |                3 |             12 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM1_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__2_n_0                                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__2_n_0                                         |                4 |             13 |         3.25 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__1_n_0                                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__1_n_0                                         |                4 |             13 |         3.25 |
|  roic_tg_gen_int/sig_mclk                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/str_clk_count0                                                                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  fclk_out_11                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                3 |             13 |         4.33 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2_n_0                                                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1_n_0                                            |                4 |             13 |         3.25 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__0_n_0                                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__0_n_0                                         |                4 |             13 |         3.25 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM2_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                             |                6 |             14 |         2.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/reset_state_o_reg_0[0]                                                                                                                                                                                                                                                      | seq_fsm_inst/AR[0]                                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr[13]_i_1_n_0                                                                                                                                                                                                                                                      | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/en_cl_init_to_blk.init_to_cnt_level20                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/en_cl_init_to_blk.init_to_cnt_level2[0]_i_1_n_0                           |                4 |             14 |         3.50 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                5 |             14 |         2.80 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                4 |             14 |         3.50 |
|  gen_ti_roic_top[1].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/time_out_counter[0]_i_1_n_0                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                       |                4 |             14 |         3.50 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_1                                                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  fclk_out_14                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM2_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM3_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM3_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  gen_ti_roic_top[5].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_22[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_10[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_5[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_18[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_8[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_80[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_15[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_67[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_71[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_24[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_14[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_11[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_0[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_11[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_14[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_9[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_73[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_76[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_81[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_89[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_8[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_20[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_75[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_23[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_1[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_17[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_19[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_25[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_26[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_27[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_1[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_12[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_78[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_12[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_66[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_6[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_70[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_88[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_87[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_79[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_9[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_3[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_82[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_72[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_74[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_2[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_4[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_77[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_13[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_21[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_9[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_2[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[5]_3[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_10[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_13[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_68[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_5[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_5[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_53[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_22[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_54[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_55[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_56[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_57[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_58[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_38[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_59[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_12[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_21[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_18[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_27[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_52[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_6[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_60[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_8[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_9[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_10[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_13[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_26[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_28[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_31[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_39[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_43[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_0[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_2[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_16[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_20[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_29[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_17[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_19[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_30[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_32[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_33[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_11[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_3[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_36[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_6[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_1[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_14[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_34[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_41[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[6]_5[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_24[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_35[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_42[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_44[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_45[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_15[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_25[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_46[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_47[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_23[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_37[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_48[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_50[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_49[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_51[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[8]_1[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_8[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_30[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_32[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_33[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_31[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_34[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_35[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_36[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_15[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_27[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_37[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_10[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_18[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_29[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_11[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_14[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_19[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_21[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_26[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_0[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_12[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_13[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_16[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_1[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_17[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_2[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_20[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_22[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_23[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_24[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_25[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_28[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_3[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_61[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             16 |         1.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_78[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_60[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_66[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_49[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_82[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_48[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_75[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_85[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_9[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_55[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_40[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_74[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_46[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_52[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_6[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_54[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_67[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_42[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_64[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_70[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_41[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_79[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_8[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_5[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_65[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_39[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_38[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_72[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_57[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_59[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_7[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_68[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_41[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_77[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_80[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_44[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_56[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_51[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_58[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_63[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_45[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_50[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_76[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_53[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_81[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_83[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_84[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_86[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_62[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_69[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_4[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_43[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_71[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_47[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_44[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_45[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_15[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_47[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_46[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_48[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_49[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_10[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_35[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_42[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_5[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_11[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_2[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_25[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_50[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_51[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_12[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_1[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_18[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_20[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_28[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_3[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_16[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_34[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_14[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_23[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_19[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_24[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_27[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_17[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_21[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_29[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_30[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_31[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_33[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_36[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_37[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_22[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_32[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_38[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_39[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_26[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_40[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_13[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_41[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_43[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_58[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_6[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_60[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_56[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_59[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_55[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_54[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_57[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_9[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_52[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_8[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data_valid_reg_53[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                        | inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                        | inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/sys_rst_reg_73[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | read_data_mux_inst/s_axis_tvalid_1                                                                                                                                                                                                                                                       | read_data_mux_inst/s_h_count[0]_i_3_n_0                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/s_v_count[0]                                                                                                                                                                                                                                                           | read_data_mux_inst/s_h_count[0]_i_3_n_0                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/sync_fifo_rd_en_r1_reg[0]                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/arststages_ff_reg[1]_0[0]                                                                                      |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_read_index                                                                                                                                                                                                                                                            | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_12[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_16[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_20[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_25[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_27[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_3[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_33[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_18[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_37[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_23[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_39[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_4[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_40[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_42[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_43[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_26[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_34[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_45[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_1[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_47[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_48[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_49[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_19[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_17[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/s_hsync_en                                                                                                                                                                                                                                                               | roic_tg_gen_int/s_sync_rst                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM0_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_35[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_21[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM0_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_50[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_29[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_5[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_51[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_52[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_13[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_22[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_2[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_10[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_14[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_31[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_32[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_46[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_53[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM4_rise_b[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/DF_SM4_rise_a[0]                                                                                                                                                                                                                                                         | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/GATE_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/GATE_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/IRST_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/IRST_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF2_rise_a[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_44[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_15[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_30[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/LPF2_rise_b[0]                                                                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_36[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_38[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_28[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_24[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_82[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_69[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_85[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_88[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_7[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_89[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_66[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_65[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_70[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_71[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_57[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_87[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_9[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |               12 |             16 |         1.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_92[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_miso[0]                                                                                                                                                                                                                                                                   | host_if_inst/s_reset                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_73[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_56[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_54[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_61[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_78[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_91[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_93[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_6[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_64[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_84[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_62[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_8[0]                                                                                                                                                                                                                                                       | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_67[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_80[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_60[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_72[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_55[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_58[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_74[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_63[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/time_out_counter[0]                                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/reset_timer_r                                                                                                            |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_76[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_75[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_77[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_79[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  gen_ti_roic_top[11].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_59[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_68[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_83[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_90[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  gen_ti_roic_top[0].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_81[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_addr_valid_reg_86[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  gen_ti_roic_top[6].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_21[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_15[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  gen_ti_roic_top[9].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  gen_ti_roic_top[10].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_28[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_3[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_25[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_14[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_10[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_30[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  gen_ti_roic_top[2].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_18[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_14[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  gen_ti_roic_top[3].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_26[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_29[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  gen_ti_roic_top[4].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_23[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_20[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_13[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_23[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_24[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_27[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_29[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_11[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_31[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  gen_ti_roic_top[7].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  gen_ti_roic_top[8].ti_roic_top_inst/bit_clock_gen/clk_div_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_5[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_22[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_24[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_16[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_20[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_27[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_17[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_21[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_28[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_9[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[2]_10[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_32[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_19[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_5[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_30[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_33[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_6[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_12[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_31[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_6[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_8[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_9[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[7]_40[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_26[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_8[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[1]_25[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_22[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[2]_14[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[0]_19[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_27[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_33[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_41[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_35[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_42[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_21[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_11[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_40[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_60[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_62[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[2]_7[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_26[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_34[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_14[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_25[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_4[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_19[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[2]_8[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_22[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_45[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_39[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_3[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_5[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_13[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_51[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_52[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_54[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_55[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_59[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_30[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_50[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_57[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_6[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_53[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_20[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_58[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_16[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_23[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_61[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_63[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_24[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_65[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[2]_6[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_64[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_28[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_29[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[2]_9[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_10[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_37[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_43[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_47[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_12[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_48[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_31[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_38[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_44[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_46[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_49[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_36[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_32[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_4_str0                                                                                                                                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_4_str[15]_i_1_n_0                                                                                                                                             |                4 |             16 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_r0[0]_i_1_n_0                                                                                                                                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_4_str[15]_i_1_n_0                                                                                                                                             |                4 |             16 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/crc_data_vld_r                                                                                                                                             | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/rst_crc_r                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_18[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_56[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_15[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_17[0]                                                                                                                                                                                                                                                     | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_69[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[3]_83[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_6[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/s_reg_addr_reg[4]_7[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  fclk_out_13                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN                                                                                                                                                                                                                                  |                4 |             17 |         4.25 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                 |                8 |             18 |         2.25 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             18 |         1.64 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/data_length_timer[18]_i_1_n_0                                                                                                                                                                                                                                               | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |                9 |             19 |         2.11 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                         | ti_roic_spi_inst/wordCounter[4]_i_1_n_0                                                                                                                                                                                                                                                  | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |                3 |             19 |         6.33 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                               | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                             |                5 |             20 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                             |                7 |             20 |         2.86 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | s_gen_sync_start_rise                                                                                                                                                                                                                                                                    | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |                7 |             21 |         3.00 |
|  gen_ti_roic_top[1].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[1].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__0_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  gen_ti_roic_top[5].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[5].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__4_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                7 |             23 |         3.29 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | init_inst/counter1[24]_i_2_n_0                                                                                                                                                                                                                                                           | init_inst/counter1[24]_i_1_n_0                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  gen_ti_roic_top[2].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[2].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__1_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_rdata_r[23]_i_2_n_0                                                                                                                                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_rdata_r[23]_i_1_n_0                                                                                                                                                 |                8 |             24 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/gsp_rd_en_r                                                                                                                                                                        | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/arststages_ff_reg[1]                                                                                                              |                5 |             24 |         4.80 |
|  gen_ti_roic_top[11].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                       | gen_ti_roic_top[11].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__10_n_0                                                                                                                                                                                                           | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  gen_ti_roic_top[9].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[9].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__8_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                5 |             24 |         4.80 |
|  gen_ti_roic_top[3].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[3].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__2_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                5 |             24 |         4.80 |
|  gen_ti_roic_top[4].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[4].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__3_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  gen_ti_roic_top[6].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[6].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__5_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  gen_ti_roic_top[10].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                       | gen_ti_roic_top[10].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__9_n_0                                                                                                                                                                                                            | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  gen_ti_roic_top[0].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[0].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1_n_0                                                                                                                                                                                                                | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  gen_ti_roic_top[8].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[8].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__7_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/gsp_wr_data_r[0]                                                                                                                                                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/gsp_wr_data_r[23]_i_1_n_0                                                                                                                                                 |                5 |             24 |         4.80 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  gen_ti_roic_top[7].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                        | gen_ti_roic_top[7].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__6_n_0                                                                                                                                                                                                             | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | init_inst/counter2[24]_i_2_n_0                                                                                                                                                                                                                                                           | init_inst/counter2[24]_i_1_n_0                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN_5                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/sync_blk/ulps_start_end_r_i_2_n_0                                                                                                                                                 |               11 |             26 |         2.36 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                 |                9 |             26 |         2.89 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                     |                8 |             27 |         3.38 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/E[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_reset_repN_7                                                                                                                                                                                                                                |                7 |             30 |         4.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |               13 |             32 |         2.46 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | s_gen_sync_start_rise                                                                                                                                                                                                                                                                    | reg_map_refact_inst/ti_roic_deser_reset_repN_2                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                                               | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |               10 |             32 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                                        | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                                   |                8 |             32 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/gen_regs.gen_timeout_debug_regs.axi_rdata[31]_i_1_n_0                        | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               13 |             32 |         2.46 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/start_clkzero_byteclk_sync_i/prepare_zero_cnt[0]                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/start_clkzero_byteclk_sync_i/clear                                        |                8 |             32 |         4.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/clk_pre_cnt[0]_i_2_n_0                                                               | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/clk_pre_cnt[0]_i_1_n_0                                                    |                8 |             32 |         4.00 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/zero_count[31]_i_1_n_0                                                               | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                       |               10 |             32 |         3.20 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/E[0]                                                                                                                      | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/SR[0]                                                                                                          |               14 |             32 |         2.29 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/post_count[0]_i_2_n_0                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk90_sync_i/s_level_out_d3_reg_0                                                           |                8 |             32 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                              | inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |               12 |             32 |         2.67 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/init_value_axi[0]                                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               19 |             32 |         1.68 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                              | inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |               13 |             32 |         2.46 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_trail_reg_axi_8[0]                                                        | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/load_data_10                                                                                                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/p_0_in                                                                                                                              |                7 |             32 |         4.57 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_prepare_reg_axi_7[0]                                                      | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/load_data_20                                                                                                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/p_0_in                                                                                                                              |                7 |             32 |         4.57 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/AR[0]                                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/esc_timeout_axi_4[0]                                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_tx_timeout_axi_6[0]                                                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_zero_reg_axi_3[0]                                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               19 |             32 |         1.68 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_zero_reg_axi_10[0]                                                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               11 |             32 |         2.91 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_exit_reg_axi_5[0]                                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               16 |             32 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0[0]                                                                                                                                                      | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                9 |             32 |         3.56 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_trail_reg_axi_0[0]                                                       | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               14 |             32 |         2.29 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                8 |             32 |         4.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_prepare_reg_axi_1[0]                                                     | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               13 |             32 |         2.46 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_pre_reg_axi_2[0]                                                         | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               18 |             32 |         1.78 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_post_reg_axi_9[0]                                                        | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               19 |             32 |         1.68 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/active_repeat_count[31]_i_1_n_0                                                                                                                                                                                                                                             | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/cdf_rd_en_r1                                                                                                                                                                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/arststages_ff_reg[1]                                                                                                                            |                5 |             33 |         6.60 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                               |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                7 |             35 |         5.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/csi_mask_o_i_1_n_0                                                                                                                                                                                                                                                          | seq_fsm_inst/fsm_rst                                                                                                                                                                                                                                                          |               20 |             40 |         2.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                 |               12 |             40 |         3.33 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                     |               12 |             43 |         3.58 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/SR[0]                                                                                                          |               18 |             45 |         2.50 |
|  fclk_out_15                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               13 |             45 |         3.46 |
|  fclk_out_16                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                9 |             45 |         5.00 |
|  fclk_out_21                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                9 |             45 |         5.00 |
|  fclk_out_18                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               10 |             45 |         4.50 |
|  fclk_out_19                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               10 |             45 |         4.50 |
|  fclk_out_17                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               10 |             45 |         4.50 |
|  fclk_out_11                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               13 |             45 |         3.46 |
|  fclk_out_13                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               11 |             45 |         4.09 |
|  fclk_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               10 |             45 |         4.50 |
|  fclk_out_12                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |                9 |             45 |         5.00 |
|  fclk_out_20                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               15 |             45 |         3.00 |
|  fclk_out_14                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               10 |             45 |         4.50 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                                                   | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                               |                9 |             47 |         5.22 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/s_iterate_count_index[0]                                                                                                                                                                                                                                                    | seq_fsm_inst/AR[0]                                                                                                                                                                                                                                                            |                8 |             48 |         6.00 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/sync_fifo_rd_en_r0                                                                                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/SR[0]                                                                                                          |               13 |             50 |         3.85 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/E[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_reset_repN_6                                                                                                                                                                                                                                |               13 |             56 |         4.31 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/E[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_reset_repN_3                                                                                                                                                                                                                                |               13 |             58 |         4.46 |
|  fclk_out_12                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             60 |         6.00 |
|  fclk_out_15                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             60 |         5.00 |
|  fclk_out_16                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             60 |         6.67 |
|  fclk_out_21                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             60 |         6.67 |
|  fclk_out_13                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             60 |         6.67 |
|  fclk_out_20                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             60 |         6.00 |
|  fclk_out_18                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             60 |         6.00 |
|  fclk_out_11                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             60 |         6.00 |
|  fclk_out_14                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             60 |         6.67 |
|  fclk_out_19                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             60 |         6.67 |
|  fclk_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             60 |         6.00 |
|  fclk_out_17                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             60 |         6.00 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | roic_tg_gen_int/fifo_sync_inst/E[0]                                                                                                                                                                                                                                                      | reg_map_refact_inst/ti_roic_deser_reset_repN_4                                                                                                                                                                                                                                |               15 |             64 |         4.27 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |               35 |             64 |         1.83 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               25 |             66 |         2.64 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/ls_le_vc_cr0                                                                                                                                 | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/arststages_ff_reg[1]                                                                                                              |               22 |             66 |         3.00 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/crc_data_en_r[0]                                                                                                                                           | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/arststages_ff_reg[1]                                                                                                                            |               20 |             67 |         3.35 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/seq_table_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_0_2_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             70 |         3.89 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/seq_table_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               18 |             70 |         3.89 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/seq_table_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_0_2_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             70 |         3.89 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                | seq_fsm_inst/seq_table_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               18 |             70 |         3.89 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/arststages_ff_reg[1]                                                                                                              |               27 |             73 |         2.70 |
|  fclk_out_13                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               25 |             93 |         3.72 |
|  fclk_out_14                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               24 |             95 |         3.96 |
|  fclk_out_11                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               23 |             97 |         4.22 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                | host_if_inst/wr_data[15]_i_1_n_0                                                                                                                                                                                                                                                         | host_if_inst/s_reset                                                                                                                                                                                                                                                          |               29 |             97 |         3.34 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | read_data_mux_inst/hsync_gen[0].hsync_reg0                                                                                                                                                                                                                                    |               41 |            102 |         2.49 |
|  fclk_out_15                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               32 |            109 |         3.41 |
|  fclk_out_12                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               33 |            109 |         3.30 |
|  fclk_out_19                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  fclk_out_20                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  fclk_out_18                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               25 |            110 |         4.40 |
|  fclk_out_21                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               28 |            110 |         3.93 |
|  fclk_out_17                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               26 |            110 |         4.23 |
|  fclk_out_16                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               17 |            110 |         6.47 |
|  fclk_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset                                                                                                                                                                                                                                       |               34 |            113 |         3.32 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |              120 |            126 |         1.05 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/arststages_ff_reg[1]                                                                                                                            |               37 |            143 |         3.86 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | host_if_inst/s_reset                                                                                                                                                                                                                                                          |               71 |            162 |         2.28 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/ti_roic_deser_reset_repN                                                                                                                                                                                                                                  |               70 |            198 |         2.83 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                       |               61 |            201 |         3.30 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          | roic_tg_gen_int/fifo_sync_inst/rstb                                                                                                                                                                                                                                           |               54 |            204 |         3.78 |
|  inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               56 |            204 |         3.64 |
|  clk_inst0/inst/c1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | seq_fsm_inst/AR[0]                                                                                                                                                                                                                                                            |               62 |            269 |         4.34 |
|  clk_inst0/inst/dphy_clk                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               75 |            298 |         3.97 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |              119 |            558 |         4.69 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          | reg_map_refact_inst/hsync_gen[0].hsync_reg1                                                                                                                                                                                                                                   |              157 |            596 |         3.80 |
|  clk_inst0/inst/c0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |              254 |            932 |         3.67 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


