module RAM78 (CLK,A,Q);
    input CLK;
    input [6:0] A;
    output [7:0] Q;
    reg [7:0] Q;
    reg [7:0] mem[255:0] /* synthesis ram_init_file="LZ_music.mif" */;
    always @(posedge CLK)
        Q<=mem[A];
endmodule