// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2024-08-02)
 * ... from this input file:
 *       noc2axi.rdl
 * ... using this as the target address space:
 *       noc2axi_local_a
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

#ifndef NOC2AXI_LOCAL_A_REG_H
#define NOC2AXI_LOCAL_A_REG_H

#include <stdint.h>

//==============================================================================
// Addresses for Address Map: noc2axi_local_a
//==============================================================================

#define NOC2AXI_LOCAL_A_REG_MAP_BASE_ADDR (0x02001000)
#define NOC2AXI_LOCAL_A_REG_MAP_SIZE (0x00000144)

#define NOC2AXI_LOCAL_A_MST_WR_MEM_FULL_THRESH_REG_OFFSET (0x00000000)
#define NOC2AXI_LOCAL_A_MST_WR_MEM_FULL_THRESH_REG_ADDR (0x02001000)
#define NOC2AXI_LOCAL_A_MST_RD_MEM_FULL_THRESH_REG_OFFSET (0x00000004)
#define NOC2AXI_LOCAL_A_MST_RD_MEM_FULL_THRESH_REG_ADDR (0x02001004)
#define NOC2AXI_LOCAL_A_MST_WR_DISABLE_BYTE_ENABLE_REG_OFFSET (0x00000008)
#define NOC2AXI_LOCAL_A_MST_WR_DISABLE_BYTE_ENABLE_REG_ADDR (0x02001008)
#define NOC2AXI_LOCAL_A_SCRATCH_0__REG_OFFSET (0x00000010)
#define NOC2AXI_LOCAL_A_SCRATCH_0__REG_ADDR (0x02001010)
#define NOC2AXI_LOCAL_A_SCRATCH_1__REG_OFFSET (0x00000014)
#define NOC2AXI_LOCAL_A_SCRATCH_1__REG_ADDR (0x02001014)
#define NOC2AXI_LOCAL_A_SCRATCH_2__REG_OFFSET (0x00000018)
#define NOC2AXI_LOCAL_A_SCRATCH_2__REG_ADDR (0x02001018)
#define NOC2AXI_LOCAL_A_SCRATCH_3__REG_OFFSET (0x0000001C)
#define NOC2AXI_LOCAL_A_SCRATCH_3__REG_ADDR (0x0200101C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_0_REG_OFFSET (0x00000020)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_0_REG_ADDR (0x02001020)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_0_REG_OFFSET (0x00000024)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_0_REG_ADDR (0x02001024)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_0_REG_OFFSET (0x00000028)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_0_REG_ADDR (0x02001028)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_0_REG_OFFSET (0x0000002C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_0_REG_ADDR (0x0200102C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_1_REG_OFFSET (0x00000030)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_1_REG_ADDR (0x02001030)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_1_REG_OFFSET (0x00000034)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_1_REG_ADDR (0x02001034)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_1_REG_OFFSET (0x00000038)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_1_REG_ADDR (0x02001038)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_1_REG_OFFSET (0x0000003C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_1_REG_ADDR (0x0200103C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_2_REG_OFFSET (0x00000040)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_2_REG_ADDR (0x02001040)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_2_REG_OFFSET (0x00000044)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_2_REG_ADDR (0x02001044)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_2_REG_OFFSET (0x00000048)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_2_REG_ADDR (0x02001048)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_2_REG_OFFSET (0x0000004C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_2_REG_ADDR (0x0200104C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_3_REG_OFFSET (0x00000050)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_3_REG_ADDR (0x02001050)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_3_REG_OFFSET (0x00000054)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_3_REG_ADDR (0x02001054)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_3_REG_OFFSET (0x00000058)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_3_REG_ADDR (0x02001058)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_3_REG_OFFSET (0x0000005C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_3_REG_ADDR (0x0200105C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_4_REG_OFFSET (0x00000060)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_4_REG_ADDR (0x02001060)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_4_REG_OFFSET (0x00000064)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_4_REG_ADDR (0x02001064)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_4_REG_OFFSET (0x00000068)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_4_REG_ADDR (0x02001068)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_4_REG_OFFSET (0x0000006C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_4_REG_ADDR (0x0200106C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_5_REG_OFFSET (0x00000070)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_5_REG_ADDR (0x02001070)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_5_REG_OFFSET (0x00000074)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_5_REG_ADDR (0x02001074)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_5_REG_OFFSET (0x00000078)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_5_REG_ADDR (0x02001078)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_5_REG_OFFSET (0x0000007C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_5_REG_ADDR (0x0200107C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_6_REG_OFFSET (0x00000080)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_6_REG_ADDR (0x02001080)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_6_REG_OFFSET (0x00000084)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_6_REG_ADDR (0x02001084)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_6_REG_OFFSET (0x00000088)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_6_REG_ADDR (0x02001088)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_6_REG_OFFSET (0x0000008C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_6_REG_ADDR (0x0200108C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_7_REG_OFFSET (0x00000090)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_7_REG_ADDR (0x02001090)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_7_REG_OFFSET (0x00000094)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_7_REG_ADDR (0x02001094)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_7_REG_OFFSET (0x00000098)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_7_REG_ADDR (0x02001098)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_7_REG_OFFSET (0x0000009C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_7_REG_ADDR (0x0200109C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_8_REG_OFFSET (0x000000A0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_8_REG_ADDR (0x020010A0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_8_REG_OFFSET (0x000000A4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_8_REG_ADDR (0x020010A4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_8_REG_OFFSET (0x000000A8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_8_REG_ADDR (0x020010A8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_8_REG_OFFSET (0x000000AC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_8_REG_ADDR (0x020010AC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_9_REG_OFFSET (0x000000B0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_9_REG_ADDR (0x020010B0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_9_REG_OFFSET (0x000000B4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_9_REG_ADDR (0x020010B4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_9_REG_OFFSET (0x000000B8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_9_REG_ADDR (0x020010B8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_9_REG_OFFSET (0x000000BC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_9_REG_ADDR (0x020010BC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_10_REG_OFFSET (0x000000C0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_10_REG_ADDR (0x020010C0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_10_REG_OFFSET (0x000000C4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_10_REG_ADDR (0x020010C4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_10_REG_OFFSET (0x000000C8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_10_REG_ADDR (0x020010C8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_10_REG_OFFSET (0x000000CC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_10_REG_ADDR (0x020010CC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_11_REG_OFFSET (0x000000D0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_11_REG_ADDR (0x020010D0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_11_REG_OFFSET (0x000000D4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_11_REG_ADDR (0x020010D4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_11_REG_OFFSET (0x000000D8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_11_REG_ADDR (0x020010D8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_11_REG_OFFSET (0x000000DC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_11_REG_ADDR (0x020010DC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_12_REG_OFFSET (0x000000E0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_12_REG_ADDR (0x020010E0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_12_REG_OFFSET (0x000000E4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_12_REG_ADDR (0x020010E4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_12_REG_OFFSET (0x000000E8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_12_REG_ADDR (0x020010E8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_12_REG_OFFSET (0x000000EC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_12_REG_ADDR (0x020010EC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_13_REG_OFFSET (0x000000F0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_13_REG_ADDR (0x020010F0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_13_REG_OFFSET (0x000000F4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_13_REG_ADDR (0x020010F4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_13_REG_OFFSET (0x000000F8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_13_REG_ADDR (0x020010F8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_13_REG_OFFSET (0x000000FC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_13_REG_ADDR (0x020010FC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_14_REG_OFFSET (0x00000100)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_14_REG_ADDR (0x02001100)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_14_REG_OFFSET (0x00000104)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_14_REG_ADDR (0x02001104)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_14_REG_OFFSET (0x00000108)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_14_REG_ADDR (0x02001108)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_14_REG_OFFSET (0x0000010C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_14_REG_ADDR (0x0200110C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_15_REG_OFFSET (0x00000110)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_15_REG_ADDR (0x02001110)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_15_REG_OFFSET (0x00000114)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_15_REG_ADDR (0x02001114)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_15_REG_OFFSET (0x00000118)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_15_REG_ADDR (0x02001118)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_15_REG_OFFSET (0x0000011C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_15_REG_ADDR (0x0200111C)
#define NOC2AXI_LOCAL_A_CHICKEN_REG_REG_OFFSET (0x00000120)
#define NOC2AXI_LOCAL_A_CHICKEN_REG_REG_ADDR (0x02001120)
#define NOC2AXI_LOCAL_A_DISABLE_AUTOINLINE_REG_OFFSET (0x00000124)
#define NOC2AXI_LOCAL_A_DISABLE_AUTOINLINE_REG_ADDR (0x02001124)
#define NOC2AXI_LOCAL_A_DISABLE_SLV_RD_MEM_CHECK_REG_OFFSET (0x00000128)
#define NOC2AXI_LOCAL_A_DISABLE_SLV_RD_MEM_CHECK_REG_ADDR (0x02001128)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LO_REG_OFFSET (0x0000012C)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LO_REG_ADDR (0x0200112C)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_HI_REG_OFFSET (0x00000130)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_HI_REG_ADDR (0x02001130)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_LO_REG_OFFSET (0x00000134)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_LO_REG_ADDR (0x02001134)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HI_REG_OFFSET (0x00000138)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HI_REG_ADDR (0x02001138)
#define NOC2AXI_LOCAL_A_ENABLE_AXI_ERR_REG_OFFSET (0x0000013C)
#define NOC2AXI_LOCAL_A_ENABLE_AXI_ERR_REG_ADDR (0x0200113C)
#define NOC2AXI_LOCAL_A_CNT_POSTED_TIME_OUT_LIMIT_REG_OFFSET (0x00000140)
#define NOC2AXI_LOCAL_A_CNT_POSTED_TIME_OUT_LIMIT_REG_ADDR (0x02001140)

//==============================================================================
// Structs for Address Map: noc2axi_local_a
//==============================================================================

typedef struct {
    uint32_t mst_wr_mem_thresh : 12;
} NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_t f;
} NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_u;

#define NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_REG_DEFAULT (0x00000010)

typedef struct {
    uint32_t mst_rd_mem_thresh : 12;
} NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_t f;
} NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_u;

#define NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_REG_DEFAULT (0x00000010)

typedef struct {
    uint32_t mst_wr_disable_byte_enable : 1;
} NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_t f;
} NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_u;

#define NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t scratch : 32;
} NOC2AXI_LOCAL_SCRATCH_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_SCRATCH_reg_t f;
} NOC2AXI_LOCAL_SCRATCH_reg_u;

#define NOC2AXI_LOCAL_SCRATCH_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t start_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t end_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t start_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t end_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_axi_resps : 1;
    uint32_t detected_rdata_is_magic_num : 1;
} NOC2AXI_LOCAL_CHICKEN_REG_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_CHICKEN_REG_reg_t f;
} NOC2AXI_LOCAL_CHICKEN_REG_reg_u;

#define NOC2AXI_LOCAL_CHICKEN_REG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_autoinline_wr_req : 1;
    uint32_t disable_autoinline_rd_resp : 1;
} NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_t f;
} NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_u;

#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_slv_rd_mem_check : 1;
} NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_t f;
} NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_u;

#define NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t low_addr_boundary : 32;
} NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t high_addr_boundary : 32;
} NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t enable_axi_err : 1;
} NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_t f;
} NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_u;

#define NOC2AXI_LOCAL_ENABLE_AXI_ERR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t cnt_posted_time_out_limit : 16;
} NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_t f;
} NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_u;

#define NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_REG_DEFAULT (0x0000000F)

typedef struct {
    NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_u mst_wr_mem_full_thresh;
    NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_u mst_rd_mem_full_thresh;
    NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_u mst_wr_disable_byte_enable;
    NOC2AXI_LOCAL_SCRATCH_reg_u scratch[4];
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_u axi2noc_header_tlb_start_addr_lo_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_u axi2noc_header_tlb_start_addr_hi_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_u axi2noc_header_tlb_end_addr_lo_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_u axi2noc_header_tlb_end_addr_hi_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_lo_15;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u axi2noc_header_tlb_start_addr_hi_15;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_lo_15;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u axi2noc_header_tlb_end_addr_hi_15;
    NOC2AXI_LOCAL_CHICKEN_REG_reg_u chicken_reg;
    NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_u disable_autoinline;
    NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_u disable_slv_rd_mem_check;
    NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_u axi2noc_mst_low_boundary_addr_lo;
    NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_u axi2noc_mst_low_boundary_addr_hi;
    NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_u axi2noc_mst_high_boundary_addr_lo;
    NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_u axi2noc_mst_high_boundary_addr_hi;
    NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_u enable_axi_err;
    NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_u cnt_posted_time_out_limit;
} noc2axi_local_a_regmap_t;

//==============================================================================
// Bit Fields for Address Map: noc2axi_local_a
//==============================================================================

#define NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_MST_WR_MEM_THRESH_MASK 0xFFF
#define NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_MST_WR_MEM_THRESH_SHIFT 0

#define NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_MST_RD_MEM_THRESH_MASK 0xFFF
#define NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_MST_RD_MEM_THRESH_SHIFT 0

#define NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_MST_WR_DISABLE_BYTE_ENABLE_MASK 0x1
#define NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_MST_WR_DISABLE_BYTE_ENABLE_SHIFT 0

#define NOC2AXI_LOCAL_SCRATCH_SCRATCH_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_SCRATCH_SCRATCH_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_START_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_START_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_END_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_END_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_START_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_END_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_CHICKEN_REG_DISABLE_AXI_RESPS_MASK 0x1
#define NOC2AXI_LOCAL_CHICKEN_REG_DISABLE_AXI_RESPS_SHIFT 0

#define NOC2AXI_LOCAL_CHICKEN_REG_DETECTED_RDATA_IS_MAGIC_NUM_MASK 0x2
#define NOC2AXI_LOCAL_CHICKEN_REG_DETECTED_RDATA_IS_MAGIC_NUM_SHIFT 1

#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_WR_REQ_MASK 0x1
#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_WR_REQ_SHIFT 0

#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_RD_RESP_MASK 0x2
#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_RD_RESP_SHIFT 1

#define NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_DISABLE_SLV_RD_MEM_CHECK_MASK 0x1
#define NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_DISABLE_SLV_RD_MEM_CHECK_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LOW_ADDR_BOUNDARY_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LOW_ADDR_BOUNDARY_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HIGH_ADDR_BOUNDARY_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HIGH_ADDR_BOUNDARY_SHIFT 0

#define NOC2AXI_LOCAL_ENABLE_AXI_ERR_ENABLE_AXI_ERR_MASK 0x1
#define NOC2AXI_LOCAL_ENABLE_AXI_ERR_ENABLE_AXI_ERR_SHIFT 0

#define NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_CNT_POSTED_TIME_OUT_LIMIT_MASK 0xFFFF
#define NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_CNT_POSTED_TIME_OUT_LIMIT_SHIFT 0

#endif
