INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/IF_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Instruction_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_RegWrite, assumed default net type wire [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/TOP.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/WB_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sim_1/new/test_bench_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_TOP
