//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep 21 19:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_35
.address_size 64

	.file	1 "/tmp/tmpxft_00005ff7_00000000-9_pi.w2c.cpp3.i"
	.file	2 "/opt/cuda/5.0/bin/../include/cuda_device_runtime_api.h"
	.file	3 "/home/rengan/openacc/uh_libopenacc/benchmarks/estimatePi/pi.w2c.cu"
	.file	4 "/opt/cuda/5.0/bin/../include/device_functions.h"

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry __accrg_main_1_1(
	.param .u64 __accrg_main_1_1_param_0,
	.param .u64 __accrg_main_1_1_param_1
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<17>;
	.reg .s64 	%rd<9>;
	.reg .f64 	%fd<14>;


	ld.param.u64 	%rd2, [__accrg_main_1_1_param_0];
	ld.param.u64 	%rd3, [__accrg_main_1_1_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	.loc 3 26 1
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %tid.y;
	add.s32 	%r7, %r5, %r6;
	.loc 3 25 1
	mov.u32 	%r8, %nctaid.x;
	mov.u32 	%r9, %ntid.x;
	mul.lo.s32 	%r1, %r8, %r9;
	.loc 3 27 1
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r12, %r1, %r7, %r11;
	.loc 3 28 1
	mad.lo.s32 	%r13, %r9, %r10, %r12;
	.loc 3 29 1
	mul.wide.s32 	%rd5, %r13, 8;
	add.s64 	%rd1, %rd4, %rd5;
	mov.u64 	%rd6, 0;
	.loc 3 29 1
	st.global.u64 	[%rd1], %rd6;
	.loc 3 31 1
	mad.lo.s32 	%r16, %r9, %r10, %r11;
	.loc 3 33 1
	cvt.s64.s32 	%rd7, %r16;
	setp.ge.s64 	%p1, %rd7, %rd2;
	@%p1 bra 	BB2_5;

	.loc 3 37 1
	cvt.rn.f64.s64 	%fd1, %rd2;
	mov.f64 	%fd13, 0d0000000000000000;

BB2_2:
	.loc 3 35 1
	setp.lt.s32 	%p2, %r16, 0;
	@%p2 bra 	BB2_4;

	.loc 3 37 1
	cvt.rn.f64.s32 	%fd6, %r16;
	add.rn.f64 	%fd7, %fd6, 0d3FE0000000000000;
	.loc 4 2416 3
	div.rn.f64 	%fd8, %fd7, %fd1;
	.loc 3 38 1
	mul.rn.f64 	%fd9, %fd8, %fd8;
	add.rn.f64 	%fd10, %fd9, 0d3FF0000000000000;
	mov.f64 	%fd11, 0d4010000000000000;
	.loc 4 2416 3
	div.rn.f64 	%fd12, %fd11, %fd10;
	.loc 3 38 1
	add.rn.f64 	%fd13, %fd13, %fd12;
	st.global.f64 	[%rd1], %fd13;

BB2_4:
	.loc 3 40 1
	add.s32 	%r16, %r16, %r1;
	.loc 3 33 1
	cvt.s64.s32 	%rd8, %r16;
	setp.lt.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	BB2_2;

BB2_5:
	.loc 3 42 2
	ret;
}


