

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_70_6'
================================================================
* Date:           Sat May 17 11:11:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_6  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      47|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      43|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      55|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      55|     126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------------+---------+----+---+----+-----+
    |      Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+--------------+---------+----+---+----+-----+
    |mux_83_3_1_1_U298  |mux_83_3_1_1  |        0|   0|  0|  43|    0|
    +-------------------+--------------+---------+----+---+----+-----+
    |Total              |              |        0|   0|  0|  43|    0|
    +-------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_218_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln841_fu_282_p2    |         +|   0|  0|  10|           3|           2|
    |icmp_ln1035_fu_276_p2  |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln70_fu_212_p2    |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  47|          25|          16|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    9|         18|
    |i_1_fu_64                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  1|   0|    1|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |i_1_fu_64                   |  9|   0|    9|          0|
    |ref_timer_V_1_addr_reg_312  |  5|   0|    5|          0|
    |ref_timer_V_2_addr_reg_318  |  5|   0|    5|          0|
    |ref_timer_V_3_addr_reg_324  |  5|   0|    5|          0|
    |ref_timer_V_4_addr_reg_330  |  5|   0|    5|          0|
    |ref_timer_V_5_addr_reg_336  |  5|   0|    5|          0|
    |ref_timer_V_6_addr_reg_342  |  5|   0|    5|          0|
    |ref_timer_V_7_addr_reg_348  |  5|   0|    5|          0|
    |ref_timer_V_addr_reg_306    |  5|   0|    5|          0|
    |trunc_ln1035_reg_354        |  3|   0|    3|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 55|   0|   55|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_70_6|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_70_6|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_70_6|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_70_6|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_70_6|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  spiking_binam_Pipeline_VITIS_LOOP_70_6|  return value|
|ref_timer_V_7_address0  |  out|    5|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_ce0       |  out|    1|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_we0       |  out|    1|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_d0        |  out|    3|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_address1  |  out|    5|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_ce1       |  out|    1|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_7_q1        |   in|    3|   ap_memory|                           ref_timer_V_7|         array|
|ref_timer_V_6_address0  |  out|    5|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_ce0       |  out|    1|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_we0       |  out|    1|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_d0        |  out|    3|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_address1  |  out|    5|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_ce1       |  out|    1|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_6_q1        |   in|    3|   ap_memory|                           ref_timer_V_6|         array|
|ref_timer_V_5_address0  |  out|    5|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_ce0       |  out|    1|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_we0       |  out|    1|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_d0        |  out|    3|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_address1  |  out|    5|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_ce1       |  out|    1|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_5_q1        |   in|    3|   ap_memory|                           ref_timer_V_5|         array|
|ref_timer_V_4_address0  |  out|    5|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_ce0       |  out|    1|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_we0       |  out|    1|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_d0        |  out|    3|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_address1  |  out|    5|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_ce1       |  out|    1|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_4_q1        |   in|    3|   ap_memory|                           ref_timer_V_4|         array|
|ref_timer_V_3_address0  |  out|    5|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_ce0       |  out|    1|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_we0       |  out|    1|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_d0        |  out|    3|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_address1  |  out|    5|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_ce1       |  out|    1|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_3_q1        |   in|    3|   ap_memory|                           ref_timer_V_3|         array|
|ref_timer_V_2_address0  |  out|    5|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_ce0       |  out|    1|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_we0       |  out|    1|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_d0        |  out|    3|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_address1  |  out|    5|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_ce1       |  out|    1|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_2_q1        |   in|    3|   ap_memory|                           ref_timer_V_2|         array|
|ref_timer_V_1_address0  |  out|    5|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_ce0       |  out|    1|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_we0       |  out|    1|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_d0        |  out|    3|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_address1  |  out|    5|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_ce1       |  out|    1|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_1_q1        |   in|    3|   ap_memory|                           ref_timer_V_1|         array|
|ref_timer_V_address0    |  out|    5|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_ce0         |  out|    1|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_we0         |  out|    1|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_d0          |  out|    3|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_address1    |  out|    5|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_ce1         |  out|    1|   ap_memory|                             ref_timer_V|         array|
|ref_timer_V_q1          |   in|    3|   ap_memory|                             ref_timer_V|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

