// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_forward_layer_4_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        output_0,
        output_0_ap_vld,
        output_1,
        output_1_ap_vld,
        LUT_B0_address0,
        LUT_B0_ce0,
        LUT_B0_q0,
        LUT_B1_address0,
        LUT_B1_ce0,
        LUT_B1_q0,
        LUT_B2_address0,
        LUT_B2_ce0,
        LUT_B2_q0,
        LUT_B3_address0,
        LUT_B3_ce0,
        LUT_B3_q0,
        p_ZL1P_0_0_0_address0,
        p_ZL1P_0_0_0_ce0,
        p_ZL1P_0_0_0_q0,
        p_ZL1P_0_0_0_address1,
        p_ZL1P_0_0_0_ce1,
        p_ZL1P_0_0_0_q1,
        p_ZL1P_0_0_1_address0,
        p_ZL1P_0_0_1_ce0,
        p_ZL1P_0_0_1_q0,
        p_ZL1P_0_0_1_address1,
        p_ZL1P_0_0_1_ce1,
        p_ZL1P_0_0_1_q1,
        p_ZL1P_0_0_2_address0,
        p_ZL1P_0_0_2_ce0,
        p_ZL1P_0_0_2_q0,
        p_ZL1P_0_0_2_address1,
        p_ZL1P_0_0_2_ce1,
        p_ZL1P_0_0_2_q1,
        p_ZL1P_0_0_3_address0,
        p_ZL1P_0_0_3_ce0,
        p_ZL1P_0_0_3_q0,
        p_ZL1P_0_0_3_address1,
        p_ZL1P_0_0_3_ce1,
        p_ZL1P_0_0_3_q1,
        p_ZL1P_1_0_0_address0,
        p_ZL1P_1_0_0_ce0,
        p_ZL1P_1_0_0_q0,
        p_ZL1P_1_0_0_address1,
        p_ZL1P_1_0_0_ce1,
        p_ZL1P_1_0_0_q1,
        p_ZL1P_1_0_1_address0,
        p_ZL1P_1_0_1_ce0,
        p_ZL1P_1_0_1_q0,
        p_ZL1P_1_0_1_address1,
        p_ZL1P_1_0_1_ce1,
        p_ZL1P_1_0_1_q1,
        p_ZL1P_1_0_2_address0,
        p_ZL1P_1_0_2_ce0,
        p_ZL1P_1_0_2_q0,
        p_ZL1P_1_0_2_address1,
        p_ZL1P_1_0_2_ce1,
        p_ZL1P_1_0_2_q1,
        p_ZL1P_1_0_3_address0,
        p_ZL1P_1_0_3_ce0,
        p_ZL1P_1_0_3_q0,
        p_ZL1P_1_0_3_address1,
        p_ZL1P_1_0_3_ce1,
        p_ZL1P_1_0_3_q1,
        p_ZL1P_0_1_0_address0,
        p_ZL1P_0_1_0_ce0,
        p_ZL1P_0_1_0_q0,
        p_ZL1P_0_1_0_address1,
        p_ZL1P_0_1_0_ce1,
        p_ZL1P_0_1_0_q1,
        p_ZL1P_0_1_1_address0,
        p_ZL1P_0_1_1_ce0,
        p_ZL1P_0_1_1_q0,
        p_ZL1P_0_1_1_address1,
        p_ZL1P_0_1_1_ce1,
        p_ZL1P_0_1_1_q1,
        p_ZL1P_0_1_2_address0,
        p_ZL1P_0_1_2_ce0,
        p_ZL1P_0_1_2_q0,
        p_ZL1P_0_1_2_address1,
        p_ZL1P_0_1_2_ce1,
        p_ZL1P_0_1_2_q1,
        p_ZL1P_0_1_3_address0,
        p_ZL1P_0_1_3_ce0,
        p_ZL1P_0_1_3_q0,
        p_ZL1P_0_1_3_address1,
        p_ZL1P_0_1_3_ce1,
        p_ZL1P_0_1_3_q1,
        p_ZL1P_1_1_0_address0,
        p_ZL1P_1_1_0_ce0,
        p_ZL1P_1_1_0_q0,
        p_ZL1P_1_1_0_address1,
        p_ZL1P_1_1_0_ce1,
        p_ZL1P_1_1_0_q1,
        p_ZL1P_1_1_1_address0,
        p_ZL1P_1_1_1_ce0,
        p_ZL1P_1_1_1_q0,
        p_ZL1P_1_1_1_address1,
        p_ZL1P_1_1_1_ce1,
        p_ZL1P_1_1_1_q1,
        p_ZL1P_1_1_2_address0,
        p_ZL1P_1_1_2_ce0,
        p_ZL1P_1_1_2_q0,
        p_ZL1P_1_1_2_address1,
        p_ZL1P_1_1_2_ce1,
        p_ZL1P_1_1_2_q1,
        p_ZL1P_1_1_3_address0,
        p_ZL1P_1_1_3_ce0,
        p_ZL1P_1_1_3_q0,
        p_ZL1P_1_1_3_address1,
        p_ZL1P_1_1_3_ce1,
        p_ZL1P_1_1_3_q1,
        p_ZL1P_0_2_0_address0,
        p_ZL1P_0_2_0_ce0,
        p_ZL1P_0_2_0_q0,
        p_ZL1P_0_2_0_address1,
        p_ZL1P_0_2_0_ce1,
        p_ZL1P_0_2_0_q1,
        p_ZL1P_0_2_1_address0,
        p_ZL1P_0_2_1_ce0,
        p_ZL1P_0_2_1_q0,
        p_ZL1P_0_2_1_address1,
        p_ZL1P_0_2_1_ce1,
        p_ZL1P_0_2_1_q1,
        p_ZL1P_0_2_2_address0,
        p_ZL1P_0_2_2_ce0,
        p_ZL1P_0_2_2_q0,
        p_ZL1P_0_2_2_address1,
        p_ZL1P_0_2_2_ce1,
        p_ZL1P_0_2_2_q1,
        p_ZL1P_0_2_3_address0,
        p_ZL1P_0_2_3_ce0,
        p_ZL1P_0_2_3_q0,
        p_ZL1P_0_2_3_address1,
        p_ZL1P_0_2_3_ce1,
        p_ZL1P_0_2_3_q1,
        p_ZL1P_1_2_0_address0,
        p_ZL1P_1_2_0_ce0,
        p_ZL1P_1_2_0_q0,
        p_ZL1P_1_2_0_address1,
        p_ZL1P_1_2_0_ce1,
        p_ZL1P_1_2_0_q1,
        p_ZL1P_1_2_1_address0,
        p_ZL1P_1_2_1_ce0,
        p_ZL1P_1_2_1_q0,
        p_ZL1P_1_2_1_address1,
        p_ZL1P_1_2_1_ce1,
        p_ZL1P_1_2_1_q1,
        p_ZL1P_1_2_2_address0,
        p_ZL1P_1_2_2_ce0,
        p_ZL1P_1_2_2_q0,
        p_ZL1P_1_2_2_address1,
        p_ZL1P_1_2_2_ce1,
        p_ZL1P_1_2_2_q1,
        p_ZL1P_1_2_3_address0,
        p_ZL1P_1_2_3_ce0,
        p_ZL1P_1_2_3_q0,
        p_ZL1P_1_2_3_address1,
        p_ZL1P_1_2_3_ce1,
        p_ZL1P_1_2_3_q1,
        p_ZL1P_0_3_0_address0,
        p_ZL1P_0_3_0_ce0,
        p_ZL1P_0_3_0_q0,
        p_ZL1P_0_3_0_address1,
        p_ZL1P_0_3_0_ce1,
        p_ZL1P_0_3_0_q1,
        p_ZL1P_0_3_1_address0,
        p_ZL1P_0_3_1_ce0,
        p_ZL1P_0_3_1_q0,
        p_ZL1P_0_3_1_address1,
        p_ZL1P_0_3_1_ce1,
        p_ZL1P_0_3_1_q1,
        p_ZL1P_0_3_2_address0,
        p_ZL1P_0_3_2_ce0,
        p_ZL1P_0_3_2_q0,
        p_ZL1P_0_3_2_address1,
        p_ZL1P_0_3_2_ce1,
        p_ZL1P_0_3_2_q1,
        p_ZL1P_0_3_3_address0,
        p_ZL1P_0_3_3_ce0,
        p_ZL1P_0_3_3_q0,
        p_ZL1P_0_3_3_address1,
        p_ZL1P_0_3_3_ce1,
        p_ZL1P_0_3_3_q1,
        p_ZL1P_1_3_0_address0,
        p_ZL1P_1_3_0_ce0,
        p_ZL1P_1_3_0_q0,
        p_ZL1P_1_3_0_address1,
        p_ZL1P_1_3_0_ce1,
        p_ZL1P_1_3_0_q1,
        p_ZL1P_1_3_1_address0,
        p_ZL1P_1_3_1_ce0,
        p_ZL1P_1_3_1_q0,
        p_ZL1P_1_3_1_address1,
        p_ZL1P_1_3_1_ce1,
        p_ZL1P_1_3_1_q1,
        p_ZL1P_1_3_2_address0,
        p_ZL1P_1_3_2_ce0,
        p_ZL1P_1_3_2_q0,
        p_ZL1P_1_3_2_address1,
        p_ZL1P_1_3_2_ce1,
        p_ZL1P_1_3_2_q1,
        p_ZL1P_1_3_3_address0,
        p_ZL1P_1_3_3_ce0,
        p_ZL1P_1_3_3_q0,
        p_ZL1P_1_3_3_address1,
        p_ZL1P_1_3_3_ce1,
        p_ZL1P_1_3_3_q1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld,
        grp_fu_486_p_din0,
        grp_fu_486_p_din1,
        grp_fu_486_p_opcode,
        grp_fu_486_p_dout0,
        grp_fu_486_p_ce,
        grp_fu_490_p_din0,
        grp_fu_490_p_din1,
        grp_fu_490_p_dout0,
        grp_fu_490_p_ce,
        grp_fu_494_p_din0,
        grp_fu_494_p_din1,
        grp_fu_494_p_opcode,
        grp_fu_494_p_dout0,
        grp_fu_494_p_ce,
        grp_fu_498_p_din0,
        grp_fu_498_p_din1,
        grp_fu_498_p_opcode,
        grp_fu_498_p_dout0,
        grp_fu_498_p_ce,
        grp_fu_502_p_din0,
        grp_fu_502_p_din1,
        grp_fu_502_p_opcode,
        grp_fu_502_p_dout0,
        grp_fu_502_p_ce,
        grp_fu_506_p_din0,
        grp_fu_506_p_din1,
        grp_fu_506_p_opcode,
        grp_fu_506_p_dout0,
        grp_fu_506_p_ce,
        grp_fu_510_p_din0,
        grp_fu_510_p_din1,
        grp_fu_510_p_opcode,
        grp_fu_510_p_dout0,
        grp_fu_510_p_ce,
        grp_fu_514_p_din0,
        grp_fu_514_p_din1,
        grp_fu_514_p_opcode,
        grp_fu_514_p_dout0,
        grp_fu_514_p_ce,
        grp_fu_518_p_din0,
        grp_fu_518_p_din1,
        grp_fu_518_p_opcode,
        grp_fu_518_p_dout0,
        grp_fu_518_p_ce,
        grp_fu_522_p_din0,
        grp_fu_522_p_din1,
        grp_fu_522_p_opcode,
        grp_fu_522_p_dout0,
        grp_fu_522_p_ce,
        grp_fu_526_p_din0,
        grp_fu_526_p_din1,
        grp_fu_526_p_opcode,
        grp_fu_526_p_dout0,
        grp_fu_526_p_ce,
        grp_fu_530_p_din0,
        grp_fu_530_p_din1,
        grp_fu_530_p_opcode,
        grp_fu_530_p_dout0,
        grp_fu_530_p_ce,
        grp_fu_534_p_din0,
        grp_fu_534_p_din1,
        grp_fu_534_p_opcode,
        grp_fu_534_p_dout0,
        grp_fu_534_p_ce,
        grp_fu_538_p_din0,
        grp_fu_538_p_din1,
        grp_fu_538_p_opcode,
        grp_fu_538_p_dout0,
        grp_fu_538_p_ce,
        grp_fu_542_p_din0,
        grp_fu_542_p_din1,
        grp_fu_542_p_opcode,
        grp_fu_542_p_dout0,
        grp_fu_542_p_ce,
        grp_fu_546_p_din0,
        grp_fu_546_p_din1,
        grp_fu_546_p_opcode,
        grp_fu_546_p_dout0,
        grp_fu_546_p_ce,
        grp_fu_550_p_din0,
        grp_fu_550_p_din1,
        grp_fu_550_p_opcode,
        grp_fu_550_p_dout0,
        grp_fu_550_p_ce,
        grp_fu_554_p_din0,
        grp_fu_554_p_din1,
        grp_fu_554_p_dout0,
        grp_fu_554_p_ce,
        grp_fu_558_p_din0,
        grp_fu_558_p_din1,
        grp_fu_558_p_dout0,
        grp_fu_558_p_ce,
        grp_fu_562_p_din0,
        grp_fu_562_p_din1,
        grp_fu_562_p_dout0,
        grp_fu_562_p_ce,
        grp_fu_566_p_din0,
        grp_fu_566_p_din1,
        grp_fu_566_p_dout0,
        grp_fu_566_p_ce,
        grp_fu_570_p_din0,
        grp_fu_570_p_din1,
        grp_fu_570_p_dout0,
        grp_fu_570_p_ce,
        grp_fu_574_p_din0,
        grp_fu_574_p_din1,
        grp_fu_574_p_dout0,
        grp_fu_574_p_ce,
        grp_fu_578_p_din0,
        grp_fu_578_p_din1,
        grp_fu_578_p_dout0,
        grp_fu_578_p_ce,
        grp_fu_582_p_din0,
        grp_fu_582_p_din1,
        grp_fu_582_p_dout0,
        grp_fu_582_p_ce,
        grp_fu_586_p_din0,
        grp_fu_586_p_din1,
        grp_fu_586_p_dout0,
        grp_fu_586_p_ce,
        grp_fu_590_p_din0,
        grp_fu_590_p_din1,
        grp_fu_590_p_dout0,
        grp_fu_590_p_ce,
        grp_fu_594_p_din0,
        grp_fu_594_p_din1,
        grp_fu_594_p_dout0,
        grp_fu_594_p_ce,
        grp_fu_598_p_din0,
        grp_fu_598_p_din1,
        grp_fu_598_p_dout0,
        grp_fu_598_p_ce,
        grp_fu_602_p_din0,
        grp_fu_602_p_din1,
        grp_fu_602_p_dout0,
        grp_fu_602_p_ce,
        grp_fu_606_p_din0,
        grp_fu_606_p_din1,
        grp_fu_606_p_dout0,
        grp_fu_606_p_ce,
        grp_fu_610_p_din0,
        grp_fu_610_p_din1,
        grp_fu_610_p_dout0,
        grp_fu_610_p_ce
);

parameter    ap_ST_fsm_state1 = 122'd1;
parameter    ap_ST_fsm_state2 = 122'd2;
parameter    ap_ST_fsm_state3 = 122'd4;
parameter    ap_ST_fsm_state4 = 122'd8;
parameter    ap_ST_fsm_state5 = 122'd16;
parameter    ap_ST_fsm_state6 = 122'd32;
parameter    ap_ST_fsm_state7 = 122'd64;
parameter    ap_ST_fsm_state8 = 122'd128;
parameter    ap_ST_fsm_state9 = 122'd256;
parameter    ap_ST_fsm_state10 = 122'd512;
parameter    ap_ST_fsm_state11 = 122'd1024;
parameter    ap_ST_fsm_state12 = 122'd2048;
parameter    ap_ST_fsm_state13 = 122'd4096;
parameter    ap_ST_fsm_state14 = 122'd8192;
parameter    ap_ST_fsm_state15 = 122'd16384;
parameter    ap_ST_fsm_state16 = 122'd32768;
parameter    ap_ST_fsm_state17 = 122'd65536;
parameter    ap_ST_fsm_state18 = 122'd131072;
parameter    ap_ST_fsm_state19 = 122'd262144;
parameter    ap_ST_fsm_state20 = 122'd524288;
parameter    ap_ST_fsm_state21 = 122'd1048576;
parameter    ap_ST_fsm_state22 = 122'd2097152;
parameter    ap_ST_fsm_state23 = 122'd4194304;
parameter    ap_ST_fsm_state24 = 122'd8388608;
parameter    ap_ST_fsm_state25 = 122'd16777216;
parameter    ap_ST_fsm_state26 = 122'd33554432;
parameter    ap_ST_fsm_state27 = 122'd67108864;
parameter    ap_ST_fsm_state28 = 122'd134217728;
parameter    ap_ST_fsm_state29 = 122'd268435456;
parameter    ap_ST_fsm_state30 = 122'd536870912;
parameter    ap_ST_fsm_state31 = 122'd1073741824;
parameter    ap_ST_fsm_state32 = 122'd2147483648;
parameter    ap_ST_fsm_state33 = 122'd4294967296;
parameter    ap_ST_fsm_state34 = 122'd8589934592;
parameter    ap_ST_fsm_state35 = 122'd17179869184;
parameter    ap_ST_fsm_state36 = 122'd34359738368;
parameter    ap_ST_fsm_state37 = 122'd68719476736;
parameter    ap_ST_fsm_state38 = 122'd137438953472;
parameter    ap_ST_fsm_state39 = 122'd274877906944;
parameter    ap_ST_fsm_state40 = 122'd549755813888;
parameter    ap_ST_fsm_state41 = 122'd1099511627776;
parameter    ap_ST_fsm_state42 = 122'd2199023255552;
parameter    ap_ST_fsm_state43 = 122'd4398046511104;
parameter    ap_ST_fsm_state44 = 122'd8796093022208;
parameter    ap_ST_fsm_state45 = 122'd17592186044416;
parameter    ap_ST_fsm_state46 = 122'd35184372088832;
parameter    ap_ST_fsm_state47 = 122'd70368744177664;
parameter    ap_ST_fsm_state48 = 122'd140737488355328;
parameter    ap_ST_fsm_state49 = 122'd281474976710656;
parameter    ap_ST_fsm_state50 = 122'd562949953421312;
parameter    ap_ST_fsm_state51 = 122'd1125899906842624;
parameter    ap_ST_fsm_state52 = 122'd2251799813685248;
parameter    ap_ST_fsm_state53 = 122'd4503599627370496;
parameter    ap_ST_fsm_state54 = 122'd9007199254740992;
parameter    ap_ST_fsm_state55 = 122'd18014398509481984;
parameter    ap_ST_fsm_state56 = 122'd36028797018963968;
parameter    ap_ST_fsm_state57 = 122'd72057594037927936;
parameter    ap_ST_fsm_state58 = 122'd144115188075855872;
parameter    ap_ST_fsm_state59 = 122'd288230376151711744;
parameter    ap_ST_fsm_state60 = 122'd576460752303423488;
parameter    ap_ST_fsm_state61 = 122'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 122'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 122'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 122'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 122'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 122'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 122'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 122'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 122'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 122'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 122'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 122'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 122'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 122'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 122'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 122'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 122'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 122'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 122'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 122'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 122'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 122'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 122'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 122'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 122'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 122'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 122'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 122'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 122'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 122'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 122'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 122'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 122'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 122'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 122'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 122'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 122'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 122'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 122'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 122'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 122'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 122'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 122'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 122'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 122'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 122'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 122'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 122'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 122'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 122'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 122'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 122'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 122'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 122'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 122'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 122'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 122'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 122'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 122'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 122'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 122'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 122'd2658455991569831745807614120560689152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] x_0_val;
input  [31:0] x_1_val;
input  [31:0] x_2_val;
input  [31:0] x_3_val;
output  [31:0] output_0;
output   output_0_ap_vld;
output  [31:0] output_1;
output   output_1_ap_vld;
output  [7:0] LUT_B0_address0;
output   LUT_B0_ce0;
input  [31:0] LUT_B0_q0;
output  [7:0] LUT_B1_address0;
output   LUT_B1_ce0;
input  [31:0] LUT_B1_q0;
output  [7:0] LUT_B2_address0;
output   LUT_B2_ce0;
input  [31:0] LUT_B2_q0;
output  [7:0] LUT_B3_address0;
output   LUT_B3_ce0;
input  [31:0] LUT_B3_q0;
output  [0:0] p_ZL1P_0_0_0_address0;
output   p_ZL1P_0_0_0_ce0;
input  [31:0] p_ZL1P_0_0_0_q0;
output  [0:0] p_ZL1P_0_0_0_address1;
output   p_ZL1P_0_0_0_ce1;
input  [31:0] p_ZL1P_0_0_0_q1;
output  [0:0] p_ZL1P_0_0_1_address0;
output   p_ZL1P_0_0_1_ce0;
input  [31:0] p_ZL1P_0_0_1_q0;
output  [0:0] p_ZL1P_0_0_1_address1;
output   p_ZL1P_0_0_1_ce1;
input  [31:0] p_ZL1P_0_0_1_q1;
output  [0:0] p_ZL1P_0_0_2_address0;
output   p_ZL1P_0_0_2_ce0;
input  [31:0] p_ZL1P_0_0_2_q0;
output  [0:0] p_ZL1P_0_0_2_address1;
output   p_ZL1P_0_0_2_ce1;
input  [31:0] p_ZL1P_0_0_2_q1;
output  [0:0] p_ZL1P_0_0_3_address0;
output   p_ZL1P_0_0_3_ce0;
input  [31:0] p_ZL1P_0_0_3_q0;
output  [0:0] p_ZL1P_0_0_3_address1;
output   p_ZL1P_0_0_3_ce1;
input  [31:0] p_ZL1P_0_0_3_q1;
output  [0:0] p_ZL1P_1_0_0_address0;
output   p_ZL1P_1_0_0_ce0;
input  [31:0] p_ZL1P_1_0_0_q0;
output  [0:0] p_ZL1P_1_0_0_address1;
output   p_ZL1P_1_0_0_ce1;
input  [31:0] p_ZL1P_1_0_0_q1;
output  [0:0] p_ZL1P_1_0_1_address0;
output   p_ZL1P_1_0_1_ce0;
input  [31:0] p_ZL1P_1_0_1_q0;
output  [0:0] p_ZL1P_1_0_1_address1;
output   p_ZL1P_1_0_1_ce1;
input  [31:0] p_ZL1P_1_0_1_q1;
output  [0:0] p_ZL1P_1_0_2_address0;
output   p_ZL1P_1_0_2_ce0;
input  [31:0] p_ZL1P_1_0_2_q0;
output  [0:0] p_ZL1P_1_0_2_address1;
output   p_ZL1P_1_0_2_ce1;
input  [31:0] p_ZL1P_1_0_2_q1;
output  [0:0] p_ZL1P_1_0_3_address0;
output   p_ZL1P_1_0_3_ce0;
input  [31:0] p_ZL1P_1_0_3_q0;
output  [0:0] p_ZL1P_1_0_3_address1;
output   p_ZL1P_1_0_3_ce1;
input  [31:0] p_ZL1P_1_0_3_q1;
output  [0:0] p_ZL1P_0_1_0_address0;
output   p_ZL1P_0_1_0_ce0;
input  [31:0] p_ZL1P_0_1_0_q0;
output  [0:0] p_ZL1P_0_1_0_address1;
output   p_ZL1P_0_1_0_ce1;
input  [31:0] p_ZL1P_0_1_0_q1;
output  [0:0] p_ZL1P_0_1_1_address0;
output   p_ZL1P_0_1_1_ce0;
input  [31:0] p_ZL1P_0_1_1_q0;
output  [0:0] p_ZL1P_0_1_1_address1;
output   p_ZL1P_0_1_1_ce1;
input  [31:0] p_ZL1P_0_1_1_q1;
output  [0:0] p_ZL1P_0_1_2_address0;
output   p_ZL1P_0_1_2_ce0;
input  [31:0] p_ZL1P_0_1_2_q0;
output  [0:0] p_ZL1P_0_1_2_address1;
output   p_ZL1P_0_1_2_ce1;
input  [31:0] p_ZL1P_0_1_2_q1;
output  [0:0] p_ZL1P_0_1_3_address0;
output   p_ZL1P_0_1_3_ce0;
input  [31:0] p_ZL1P_0_1_3_q0;
output  [0:0] p_ZL1P_0_1_3_address1;
output   p_ZL1P_0_1_3_ce1;
input  [31:0] p_ZL1P_0_1_3_q1;
output  [0:0] p_ZL1P_1_1_0_address0;
output   p_ZL1P_1_1_0_ce0;
input  [31:0] p_ZL1P_1_1_0_q0;
output  [0:0] p_ZL1P_1_1_0_address1;
output   p_ZL1P_1_1_0_ce1;
input  [31:0] p_ZL1P_1_1_0_q1;
output  [0:0] p_ZL1P_1_1_1_address0;
output   p_ZL1P_1_1_1_ce0;
input  [31:0] p_ZL1P_1_1_1_q0;
output  [0:0] p_ZL1P_1_1_1_address1;
output   p_ZL1P_1_1_1_ce1;
input  [31:0] p_ZL1P_1_1_1_q1;
output  [0:0] p_ZL1P_1_1_2_address0;
output   p_ZL1P_1_1_2_ce0;
input  [31:0] p_ZL1P_1_1_2_q0;
output  [0:0] p_ZL1P_1_1_2_address1;
output   p_ZL1P_1_1_2_ce1;
input  [31:0] p_ZL1P_1_1_2_q1;
output  [0:0] p_ZL1P_1_1_3_address0;
output   p_ZL1P_1_1_3_ce0;
input  [31:0] p_ZL1P_1_1_3_q0;
output  [0:0] p_ZL1P_1_1_3_address1;
output   p_ZL1P_1_1_3_ce1;
input  [31:0] p_ZL1P_1_1_3_q1;
output  [0:0] p_ZL1P_0_2_0_address0;
output   p_ZL1P_0_2_0_ce0;
input  [31:0] p_ZL1P_0_2_0_q0;
output  [0:0] p_ZL1P_0_2_0_address1;
output   p_ZL1P_0_2_0_ce1;
input  [31:0] p_ZL1P_0_2_0_q1;
output  [0:0] p_ZL1P_0_2_1_address0;
output   p_ZL1P_0_2_1_ce0;
input  [31:0] p_ZL1P_0_2_1_q0;
output  [0:0] p_ZL1P_0_2_1_address1;
output   p_ZL1P_0_2_1_ce1;
input  [31:0] p_ZL1P_0_2_1_q1;
output  [0:0] p_ZL1P_0_2_2_address0;
output   p_ZL1P_0_2_2_ce0;
input  [31:0] p_ZL1P_0_2_2_q0;
output  [0:0] p_ZL1P_0_2_2_address1;
output   p_ZL1P_0_2_2_ce1;
input  [31:0] p_ZL1P_0_2_2_q1;
output  [0:0] p_ZL1P_0_2_3_address0;
output   p_ZL1P_0_2_3_ce0;
input  [31:0] p_ZL1P_0_2_3_q0;
output  [0:0] p_ZL1P_0_2_3_address1;
output   p_ZL1P_0_2_3_ce1;
input  [31:0] p_ZL1P_0_2_3_q1;
output  [0:0] p_ZL1P_1_2_0_address0;
output   p_ZL1P_1_2_0_ce0;
input  [31:0] p_ZL1P_1_2_0_q0;
output  [0:0] p_ZL1P_1_2_0_address1;
output   p_ZL1P_1_2_0_ce1;
input  [31:0] p_ZL1P_1_2_0_q1;
output  [0:0] p_ZL1P_1_2_1_address0;
output   p_ZL1P_1_2_1_ce0;
input  [31:0] p_ZL1P_1_2_1_q0;
output  [0:0] p_ZL1P_1_2_1_address1;
output   p_ZL1P_1_2_1_ce1;
input  [31:0] p_ZL1P_1_2_1_q1;
output  [0:0] p_ZL1P_1_2_2_address0;
output   p_ZL1P_1_2_2_ce0;
input  [31:0] p_ZL1P_1_2_2_q0;
output  [0:0] p_ZL1P_1_2_2_address1;
output   p_ZL1P_1_2_2_ce1;
input  [31:0] p_ZL1P_1_2_2_q1;
output  [0:0] p_ZL1P_1_2_3_address0;
output   p_ZL1P_1_2_3_ce0;
input  [31:0] p_ZL1P_1_2_3_q0;
output  [0:0] p_ZL1P_1_2_3_address1;
output   p_ZL1P_1_2_3_ce1;
input  [31:0] p_ZL1P_1_2_3_q1;
output  [0:0] p_ZL1P_0_3_0_address0;
output   p_ZL1P_0_3_0_ce0;
input  [31:0] p_ZL1P_0_3_0_q0;
output  [0:0] p_ZL1P_0_3_0_address1;
output   p_ZL1P_0_3_0_ce1;
input  [31:0] p_ZL1P_0_3_0_q1;
output  [0:0] p_ZL1P_0_3_1_address0;
output   p_ZL1P_0_3_1_ce0;
input  [31:0] p_ZL1P_0_3_1_q0;
output  [0:0] p_ZL1P_0_3_1_address1;
output   p_ZL1P_0_3_1_ce1;
input  [31:0] p_ZL1P_0_3_1_q1;
output  [0:0] p_ZL1P_0_3_2_address0;
output   p_ZL1P_0_3_2_ce0;
input  [31:0] p_ZL1P_0_3_2_q0;
output  [0:0] p_ZL1P_0_3_2_address1;
output   p_ZL1P_0_3_2_ce1;
input  [31:0] p_ZL1P_0_3_2_q1;
output  [0:0] p_ZL1P_0_3_3_address0;
output   p_ZL1P_0_3_3_ce0;
input  [31:0] p_ZL1P_0_3_3_q0;
output  [0:0] p_ZL1P_0_3_3_address1;
output   p_ZL1P_0_3_3_ce1;
input  [31:0] p_ZL1P_0_3_3_q1;
output  [0:0] p_ZL1P_1_3_0_address0;
output   p_ZL1P_1_3_0_ce0;
input  [31:0] p_ZL1P_1_3_0_q0;
output  [0:0] p_ZL1P_1_3_0_address1;
output   p_ZL1P_1_3_0_ce1;
input  [31:0] p_ZL1P_1_3_0_q1;
output  [0:0] p_ZL1P_1_3_1_address0;
output   p_ZL1P_1_3_1_ce0;
input  [31:0] p_ZL1P_1_3_1_q0;
output  [0:0] p_ZL1P_1_3_1_address1;
output   p_ZL1P_1_3_1_ce1;
input  [31:0] p_ZL1P_1_3_1_q1;
output  [0:0] p_ZL1P_1_3_2_address0;
output   p_ZL1P_1_3_2_ce0;
input  [31:0] p_ZL1P_1_3_2_q0;
output  [0:0] p_ZL1P_1_3_2_address1;
output   p_ZL1P_1_3_2_ce1;
input  [31:0] p_ZL1P_1_3_2_q1;
output  [0:0] p_ZL1P_1_3_3_address0;
output   p_ZL1P_1_3_3_ce0;
input  [31:0] p_ZL1P_1_3_3_q0;
output  [0:0] p_ZL1P_1_3_3_address1;
output   p_ZL1P_1_3_3_ce1;
input  [31:0] p_ZL1P_1_3_3_q1;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld;
output  [31:0] grp_fu_486_p_din0;
output  [31:0] grp_fu_486_p_din1;
output  [1:0] grp_fu_486_p_opcode;
input  [31:0] grp_fu_486_p_dout0;
output   grp_fu_486_p_ce;
output  [31:0] grp_fu_490_p_din0;
output  [31:0] grp_fu_490_p_din1;
input  [31:0] grp_fu_490_p_dout0;
output   grp_fu_490_p_ce;
output  [31:0] grp_fu_494_p_din0;
output  [31:0] grp_fu_494_p_din1;
output  [0:0] grp_fu_494_p_opcode;
input  [31:0] grp_fu_494_p_dout0;
output   grp_fu_494_p_ce;
output  [31:0] grp_fu_498_p_din0;
output  [31:0] grp_fu_498_p_din1;
output  [0:0] grp_fu_498_p_opcode;
input  [31:0] grp_fu_498_p_dout0;
output   grp_fu_498_p_ce;
output  [31:0] grp_fu_502_p_din0;
output  [31:0] grp_fu_502_p_din1;
output  [0:0] grp_fu_502_p_opcode;
input  [31:0] grp_fu_502_p_dout0;
output   grp_fu_502_p_ce;
output  [31:0] grp_fu_506_p_din0;
output  [31:0] grp_fu_506_p_din1;
output  [0:0] grp_fu_506_p_opcode;
input  [31:0] grp_fu_506_p_dout0;
output   grp_fu_506_p_ce;
output  [31:0] grp_fu_510_p_din0;
output  [31:0] grp_fu_510_p_din1;
output  [0:0] grp_fu_510_p_opcode;
input  [31:0] grp_fu_510_p_dout0;
output   grp_fu_510_p_ce;
output  [31:0] grp_fu_514_p_din0;
output  [31:0] grp_fu_514_p_din1;
output  [0:0] grp_fu_514_p_opcode;
input  [31:0] grp_fu_514_p_dout0;
output   grp_fu_514_p_ce;
output  [31:0] grp_fu_518_p_din0;
output  [31:0] grp_fu_518_p_din1;
output  [0:0] grp_fu_518_p_opcode;
input  [31:0] grp_fu_518_p_dout0;
output   grp_fu_518_p_ce;
output  [31:0] grp_fu_522_p_din0;
output  [31:0] grp_fu_522_p_din1;
output  [0:0] grp_fu_522_p_opcode;
input  [31:0] grp_fu_522_p_dout0;
output   grp_fu_522_p_ce;
output  [31:0] grp_fu_526_p_din0;
output  [31:0] grp_fu_526_p_din1;
output  [0:0] grp_fu_526_p_opcode;
input  [31:0] grp_fu_526_p_dout0;
output   grp_fu_526_p_ce;
output  [31:0] grp_fu_530_p_din0;
output  [31:0] grp_fu_530_p_din1;
output  [0:0] grp_fu_530_p_opcode;
input  [31:0] grp_fu_530_p_dout0;
output   grp_fu_530_p_ce;
output  [31:0] grp_fu_534_p_din0;
output  [31:0] grp_fu_534_p_din1;
output  [0:0] grp_fu_534_p_opcode;
input  [31:0] grp_fu_534_p_dout0;
output   grp_fu_534_p_ce;
output  [31:0] grp_fu_538_p_din0;
output  [31:0] grp_fu_538_p_din1;
output  [0:0] grp_fu_538_p_opcode;
input  [31:0] grp_fu_538_p_dout0;
output   grp_fu_538_p_ce;
output  [31:0] grp_fu_542_p_din0;
output  [31:0] grp_fu_542_p_din1;
output  [0:0] grp_fu_542_p_opcode;
input  [31:0] grp_fu_542_p_dout0;
output   grp_fu_542_p_ce;
output  [31:0] grp_fu_546_p_din0;
output  [31:0] grp_fu_546_p_din1;
output  [0:0] grp_fu_546_p_opcode;
input  [31:0] grp_fu_546_p_dout0;
output   grp_fu_546_p_ce;
output  [31:0] grp_fu_550_p_din0;
output  [31:0] grp_fu_550_p_din1;
output  [0:0] grp_fu_550_p_opcode;
input  [31:0] grp_fu_550_p_dout0;
output   grp_fu_550_p_ce;
output  [31:0] grp_fu_554_p_din0;
output  [31:0] grp_fu_554_p_din1;
input  [31:0] grp_fu_554_p_dout0;
output   grp_fu_554_p_ce;
output  [31:0] grp_fu_558_p_din0;
output  [31:0] grp_fu_558_p_din1;
input  [31:0] grp_fu_558_p_dout0;
output   grp_fu_558_p_ce;
output  [31:0] grp_fu_562_p_din0;
output  [31:0] grp_fu_562_p_din1;
input  [31:0] grp_fu_562_p_dout0;
output   grp_fu_562_p_ce;
output  [31:0] grp_fu_566_p_din0;
output  [31:0] grp_fu_566_p_din1;
input  [31:0] grp_fu_566_p_dout0;
output   grp_fu_566_p_ce;
output  [31:0] grp_fu_570_p_din0;
output  [31:0] grp_fu_570_p_din1;
input  [31:0] grp_fu_570_p_dout0;
output   grp_fu_570_p_ce;
output  [31:0] grp_fu_574_p_din0;
output  [31:0] grp_fu_574_p_din1;
input  [31:0] grp_fu_574_p_dout0;
output   grp_fu_574_p_ce;
output  [31:0] grp_fu_578_p_din0;
output  [31:0] grp_fu_578_p_din1;
input  [31:0] grp_fu_578_p_dout0;
output   grp_fu_578_p_ce;
output  [31:0] grp_fu_582_p_din0;
output  [31:0] grp_fu_582_p_din1;
input  [31:0] grp_fu_582_p_dout0;
output   grp_fu_582_p_ce;
output  [31:0] grp_fu_586_p_din0;
output  [31:0] grp_fu_586_p_din1;
input  [31:0] grp_fu_586_p_dout0;
output   grp_fu_586_p_ce;
output  [31:0] grp_fu_590_p_din0;
output  [31:0] grp_fu_590_p_din1;
input  [31:0] grp_fu_590_p_dout0;
output   grp_fu_590_p_ce;
output  [31:0] grp_fu_594_p_din0;
output  [31:0] grp_fu_594_p_din1;
input  [31:0] grp_fu_594_p_dout0;
output   grp_fu_594_p_ce;
output  [31:0] grp_fu_598_p_din0;
output  [31:0] grp_fu_598_p_din1;
input  [31:0] grp_fu_598_p_dout0;
output   grp_fu_598_p_ce;
output  [31:0] grp_fu_602_p_din0;
output  [31:0] grp_fu_602_p_din1;
input  [31:0] grp_fu_602_p_dout0;
output   grp_fu_602_p_ce;
output  [31:0] grp_fu_606_p_din0;
output  [31:0] grp_fu_606_p_din1;
input  [31:0] grp_fu_606_p_dout0;
output   grp_fu_606_p_ce;
output  [31:0] grp_fu_610_p_din0;
output  [31:0] grp_fu_610_p_din1;
input  [31:0] grp_fu_610_p_dout0;
output   grp_fu_610_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [121:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_1927;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state108;
reg   [31:0] reg_1934;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state112;
wire   [31:0] grp_p_hls_fptosi_float_i32_fu_1792_ap_return;
reg   [31:0] reg_1941;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state119;
wire   [31:0] grp_fu_1918_p1;
reg   [31:0] reg_1946;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state103;
reg   [31:0] reg_1951;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state117;
reg   [31:0] reg_1958;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state69;
reg   [31:0] reg_1963;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state11;
wire   [0:0] or_ln15_fu_1998_p2;
reg   [0:0] or_ln15_reg_3360;
wire   [0:0] and_ln15_fu_2004_p2;
reg   [0:0] and_ln15_reg_3365;
wire   [0:0] and_ln19_fu_2010_p2;
reg   [0:0] and_ln19_reg_3369;
wire    ap_CS_fsm_state12;
wire   [2:0] trunc_ln25_fu_2015_p1;
reg   [2:0] trunc_ln25_reg_3373;
wire   [1:0] trunc_ln46_fu_2019_p1;
reg   [1:0] trunc_ln46_reg_3378;
wire   [63:0] zext_ln46_fu_2031_p1;
reg   [63:0] zext_ln46_reg_3390;
wire   [7:0] trunc_ln8_fu_2035_p1;
reg   [7:0] trunc_ln8_reg_3402;
wire   [0:0] or_ln15_1_fu_2069_p2;
reg   [0:0] or_ln15_1_reg_3407;
wire   [0:0] and_ln15_1_fu_2075_p2;
reg   [0:0] and_ln15_1_reg_3412;
wire   [0:0] and_ln19_1_fu_2081_p2;
reg   [0:0] and_ln19_1_reg_3416;
wire    ap_CS_fsm_state41;
wire   [2:0] trunc_ln25_1_fu_2086_p1;
reg   [2:0] trunc_ln25_1_reg_3420;
wire   [1:0] trunc_ln46_1_fu_2090_p1;
reg   [1:0] trunc_ln46_1_reg_3425;
wire   [63:0] zext_ln46_1_fu_2102_p1;
reg   [63:0] zext_ln46_1_reg_3437;
wire   [7:0] trunc_ln8_1_fu_2106_p1;
reg   [7:0] trunc_ln8_1_reg_3449;
wire   [0:0] or_ln15_2_fu_2140_p2;
reg   [0:0] or_ln15_2_reg_3454;
wire   [0:0] and_ln15_2_fu_2146_p2;
reg   [0:0] and_ln15_2_reg_3459;
wire   [0:0] and_ln19_2_fu_2152_p2;
reg   [0:0] and_ln19_2_reg_3463;
wire    ap_CS_fsm_state70;
wire   [2:0] trunc_ln25_2_fu_2157_p1;
reg   [2:0] trunc_ln25_2_reg_3467;
wire   [1:0] trunc_ln46_2_fu_2161_p1;
reg   [1:0] trunc_ln46_2_reg_3472;
wire   [63:0] zext_ln46_2_fu_2173_p1;
reg   [63:0] zext_ln46_2_reg_3484;
wire   [7:0] trunc_ln8_2_fu_2177_p1;
reg   [7:0] trunc_ln8_2_reg_3496;
wire   [0:0] or_ln15_3_fu_2211_p2;
reg   [0:0] or_ln15_3_reg_3501;
wire   [0:0] and_ln15_3_fu_2217_p2;
reg   [0:0] and_ln15_3_reg_3506;
wire   [0:0] and_ln19_3_fu_2223_p2;
reg   [0:0] and_ln19_3_reg_3510;
wire    ap_CS_fsm_state99;
reg   [31:0] tmp_6_reg_3514;
wire    ap_CS_fsm_state100;
wire   [2:0] trunc_ln25_3_fu_2228_p1;
reg   [2:0] trunc_ln25_3_reg_3519;
wire   [1:0] trunc_ln46_3_fu_2240_p1;
reg   [1:0] trunc_ln46_3_reg_3664;
wire    ap_CS_fsm_state118;
reg   [31:0] LUT_B0_load_reg_3676;
reg   [31:0] LUT_B1_load_reg_3681;
reg   [31:0] LUT_B2_load_reg_3686;
reg   [31:0] LUT_B3_load_reg_3691;
wire   [31:0] tmp_8_fu_2376_p11;
reg   [31:0] tmp_8_reg_3916;
wire   [31:0] tmp_9_fu_2399_p11;
reg   [31:0] tmp_9_reg_3921;
wire   [31:0] tmp_11_fu_2422_p11;
reg   [31:0] tmp_11_reg_3926;
wire   [31:0] tmp_12_fu_2445_p11;
reg   [31:0] tmp_12_reg_3931;
wire   [31:0] tmp_19_fu_2468_p11;
reg   [31:0] tmp_19_reg_3936;
wire   [31:0] tmp_20_fu_2491_p11;
reg   [31:0] tmp_20_reg_3941;
wire   [7:0] empty_fu_2514_p1;
reg   [7:0] empty_reg_3946;
reg   [31:0] LUT_B0_load_1_reg_3951;
reg   [31:0] LUT_B1_load_1_reg_3956;
reg   [31:0] LUT_B2_load_1_reg_3961;
reg   [31:0] LUT_B3_load_1_reg_3966;
wire   [31:0] tmp_s_fu_2734_p11;
reg   [31:0] tmp_s_reg_4311;
wire   [31:0] tmp_1_fu_2757_p11;
reg   [31:0] tmp_1_reg_4316;
wire   [31:0] tmp_13_fu_2780_p11;
reg   [31:0] tmp_13_reg_4321;
wire   [31:0] tmp_14_fu_2803_p11;
reg   [31:0] tmp_14_reg_4326;
wire   [31:0] tmp_21_fu_2826_p11;
reg   [31:0] tmp_21_reg_4331;
wire   [31:0] tmp_22_fu_2849_p11;
reg   [31:0] tmp_22_reg_4336;
wire   [31:0] tmp_27_fu_2872_p11;
reg   [31:0] tmp_27_reg_4341;
wire   [31:0] tmp_28_fu_2895_p11;
reg   [31:0] tmp_28_reg_4346;
wire   [31:0] tmp_29_fu_2918_p11;
reg   [31:0] tmp_29_reg_4351;
wire   [31:0] tmp_30_fu_2941_p11;
reg   [31:0] tmp_30_reg_4356;
reg   [31:0] LUT_B0_load_2_reg_4361;
wire    ap_CS_fsm_state120;
reg   [31:0] LUT_B1_load_2_reg_4366;
reg   [31:0] LUT_B2_load_2_reg_4371;
reg   [31:0] LUT_B3_load_2_reg_4376;
wire   [31:0] tmp_3_fu_2972_p11;
reg   [31:0] tmp_3_reg_4401;
wire   [31:0] tmp_5_fu_2995_p11;
reg   [31:0] tmp_5_reg_4406;
wire   [31:0] tmp_7_fu_3018_p11;
reg   [31:0] tmp_7_reg_4411;
wire   [31:0] tmp_10_fu_3041_p11;
reg   [31:0] tmp_10_reg_4416;
wire   [31:0] tmp_15_fu_3064_p11;
reg   [31:0] tmp_15_reg_4421;
wire   [31:0] tmp_16_fu_3087_p11;
reg   [31:0] tmp_16_reg_4426;
wire   [31:0] tmp_17_fu_3110_p11;
reg   [31:0] tmp_17_reg_4431;
wire   [31:0] tmp_18_fu_3133_p11;
reg   [31:0] tmp_18_reg_4436;
wire   [31:0] tmp_23_fu_3156_p11;
reg   [31:0] tmp_23_reg_4441;
wire   [31:0] tmp_24_fu_3179_p11;
reg   [31:0] tmp_24_reg_4446;
wire   [31:0] tmp_25_fu_3202_p11;
reg   [31:0] tmp_25_reg_4451;
wire   [31:0] tmp_26_fu_3225_p11;
reg   [31:0] tmp_26_reg_4456;
wire   [31:0] tmp_31_fu_3248_p11;
reg   [31:0] tmp_31_reg_4461;
wire   [31:0] tmp_32_fu_3271_p11;
reg   [31:0] tmp_32_reg_4466;
wire   [31:0] tmp_33_fu_3294_p11;
reg   [31:0] tmp_33_reg_4471;
wire   [31:0] tmp_34_fu_3317_p11;
reg   [31:0] tmp_34_reg_4476;
reg   [31:0] LUT_B0_load_3_reg_4481;
wire    ap_CS_fsm_state121;
reg   [31:0] LUT_B1_load_3_reg_4486;
reg   [31:0] LUT_B2_load_3_reg_4491;
reg   [31:0] LUT_B3_load_3_reg_4496;
wire    grp_p_hls_fptosi_float_i32_fu_1792_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i32_fu_1792_x;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_done;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_idle;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_ready;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_0;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_0_ap_vld;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_1_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld;
wire   [2:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld;
wire   [7:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_din1;
wire   [0:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_opcode;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_ce;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_din0;
wire   [31:0] grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_din1;
wire    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_ce;
reg   [2:0] k_reg_1668;
reg   [31:0] phi_ln48_reg_1684;
reg   [2:0] k_1_reg_1699;
reg   [31:0] phi_ln48_1_reg_1715;
reg   [2:0] k_2_reg_1730;
reg   [31:0] phi_ln48_2_reg_1746;
reg   [2:0] k_3_reg_1761;
reg   [31:0] phi_ln48_3_reg_1777;
reg    grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start_reg;
wire    ap_CS_fsm_state122;
wire   [63:0] idxprom27_fu_2232_p1;
wire   [63:0] idxprom27_1_fu_2290_p1;
wire   [63:0] p_cast_fu_2278_p1;
wire   [63:0] p_cast5_fu_2312_p1;
wire   [63:0] p_cast9_fu_2338_p1;
wire   [63:0] zext_ln46_3_fu_2252_p1;
wire   [63:0] p_cast13_fu_2364_p1;
wire   [63:0] idxprom27_2_fu_2622_p1;
wire   [63:0] p_cast2_fu_2532_p1;
wire   [63:0] p_cast3_fu_2558_p1;
wire   [63:0] p_cast6_fu_2584_p1;
wire   [63:0] p_cast7_fu_2610_p1;
wire   [63:0] p_cast10_fu_2644_p1;
wire   [63:0] p_cast11_fu_2670_p1;
wire   [63:0] p_cast14_fu_2696_p1;
wire   [63:0] p_cast15_fu_2722_p1;
wire   [63:0] idxprom27_3_fu_2964_p1;
reg    LUT_B0_ce0_local;
reg   [7:0] LUT_B0_address0_local;
reg    LUT_B1_ce0_local;
reg   [7:0] LUT_B1_address0_local;
reg    LUT_B2_ce0_local;
reg   [7:0] LUT_B2_address0_local;
reg    LUT_B3_ce0_local;
reg   [7:0] LUT_B3_address0_local;
reg    p_ZL1P_0_0_0_ce0_local;
reg   [0:0] p_ZL1P_0_0_0_address0_local;
reg    p_ZL1P_0_0_0_ce1_local;
reg    p_ZL1P_0_0_1_ce0_local;
reg   [0:0] p_ZL1P_0_0_1_address0_local;
reg    p_ZL1P_0_0_1_ce1_local;
reg    p_ZL1P_0_0_2_ce0_local;
reg   [0:0] p_ZL1P_0_0_2_address0_local;
reg    p_ZL1P_0_0_2_ce1_local;
reg    p_ZL1P_0_0_3_ce0_local;
reg   [0:0] p_ZL1P_0_0_3_address0_local;
reg    p_ZL1P_0_0_3_ce1_local;
reg    p_ZL1P_1_0_0_ce0_local;
reg   [0:0] p_ZL1P_1_0_0_address0_local;
reg    p_ZL1P_1_0_0_ce1_local;
reg    p_ZL1P_1_0_1_ce0_local;
reg   [0:0] p_ZL1P_1_0_1_address0_local;
reg    p_ZL1P_1_0_1_ce1_local;
reg    p_ZL1P_1_0_2_ce0_local;
reg   [0:0] p_ZL1P_1_0_2_address0_local;
reg    p_ZL1P_1_0_2_ce1_local;
reg    p_ZL1P_1_0_3_ce0_local;
reg   [0:0] p_ZL1P_1_0_3_address0_local;
reg    p_ZL1P_1_0_3_ce1_local;
reg    p_ZL1P_0_1_0_ce0_local;
reg   [0:0] p_ZL1P_0_1_0_address0_local;
reg    p_ZL1P_0_1_0_ce1_local;
reg    p_ZL1P_0_1_1_ce0_local;
reg   [0:0] p_ZL1P_0_1_1_address0_local;
reg    p_ZL1P_0_1_1_ce1_local;
reg    p_ZL1P_0_1_2_ce0_local;
reg   [0:0] p_ZL1P_0_1_2_address0_local;
reg    p_ZL1P_0_1_2_ce1_local;
reg    p_ZL1P_0_1_3_ce0_local;
reg   [0:0] p_ZL1P_0_1_3_address0_local;
reg    p_ZL1P_0_1_3_ce1_local;
reg    p_ZL1P_1_1_0_ce0_local;
reg   [0:0] p_ZL1P_1_1_0_address0_local;
reg    p_ZL1P_1_1_0_ce1_local;
reg    p_ZL1P_1_1_1_ce0_local;
reg   [0:0] p_ZL1P_1_1_1_address0_local;
reg    p_ZL1P_1_1_1_ce1_local;
reg    p_ZL1P_1_1_2_ce0_local;
reg   [0:0] p_ZL1P_1_1_2_address0_local;
reg    p_ZL1P_1_1_2_ce1_local;
reg    p_ZL1P_1_1_3_ce0_local;
reg   [0:0] p_ZL1P_1_1_3_address0_local;
reg    p_ZL1P_1_1_3_ce1_local;
reg    p_ZL1P_0_2_0_ce0_local;
reg   [0:0] p_ZL1P_0_2_0_address0_local;
reg    p_ZL1P_0_2_0_ce1_local;
reg    p_ZL1P_0_2_1_ce0_local;
reg   [0:0] p_ZL1P_0_2_1_address0_local;
reg    p_ZL1P_0_2_1_ce1_local;
reg    p_ZL1P_0_2_2_ce0_local;
reg   [0:0] p_ZL1P_0_2_2_address0_local;
reg    p_ZL1P_0_2_2_ce1_local;
reg    p_ZL1P_0_2_3_ce0_local;
reg   [0:0] p_ZL1P_0_2_3_address0_local;
reg    p_ZL1P_0_2_3_ce1_local;
reg    p_ZL1P_1_2_0_ce0_local;
reg   [0:0] p_ZL1P_1_2_0_address0_local;
reg    p_ZL1P_1_2_0_ce1_local;
reg    p_ZL1P_1_2_1_ce0_local;
reg   [0:0] p_ZL1P_1_2_1_address0_local;
reg    p_ZL1P_1_2_1_ce1_local;
reg    p_ZL1P_1_2_2_ce0_local;
reg   [0:0] p_ZL1P_1_2_2_address0_local;
reg    p_ZL1P_1_2_2_ce1_local;
reg    p_ZL1P_1_2_3_ce0_local;
reg   [0:0] p_ZL1P_1_2_3_address0_local;
reg    p_ZL1P_1_2_3_ce1_local;
reg    p_ZL1P_0_3_0_ce1_local;
reg   [0:0] p_ZL1P_0_3_0_address1_local;
reg    p_ZL1P_0_3_0_ce0_local;
reg   [0:0] p_ZL1P_0_3_0_address0_local;
reg    p_ZL1P_0_3_1_ce1_local;
reg   [0:0] p_ZL1P_0_3_1_address1_local;
reg    p_ZL1P_0_3_1_ce0_local;
reg   [0:0] p_ZL1P_0_3_1_address0_local;
reg    p_ZL1P_0_3_2_ce1_local;
reg   [0:0] p_ZL1P_0_3_2_address1_local;
reg    p_ZL1P_0_3_2_ce0_local;
reg   [0:0] p_ZL1P_0_3_2_address0_local;
reg    p_ZL1P_0_3_3_ce1_local;
reg   [0:0] p_ZL1P_0_3_3_address1_local;
reg    p_ZL1P_0_3_3_ce0_local;
reg   [0:0] p_ZL1P_0_3_3_address0_local;
reg    p_ZL1P_1_3_0_ce1_local;
reg   [0:0] p_ZL1P_1_3_0_address1_local;
reg    p_ZL1P_1_3_0_ce0_local;
reg   [0:0] p_ZL1P_1_3_0_address0_local;
reg    p_ZL1P_1_3_1_ce1_local;
reg   [0:0] p_ZL1P_1_3_1_address1_local;
reg    p_ZL1P_1_3_1_ce0_local;
reg   [0:0] p_ZL1P_1_3_1_address0_local;
reg    p_ZL1P_1_3_2_ce1_local;
reg   [0:0] p_ZL1P_1_3_2_address1_local;
reg    p_ZL1P_1_3_2_ce0_local;
reg   [0:0] p_ZL1P_1_3_2_address0_local;
reg    p_ZL1P_1_3_3_ce1_local;
reg   [0:0] p_ZL1P_1_3_3_address1_local;
reg    p_ZL1P_1_3_3_ce0_local;
reg   [0:0] p_ZL1P_1_3_3_address0_local;
reg   [31:0] grp_fu_1905_p0;
reg   [31:0] grp_fu_1905_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state113;
reg   [31:0] grp_fu_1912_p0;
reg   [31:0] grp_fu_1912_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state109;
reg   [31:0] grp_fu_1918_p0;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state101;
reg   [31:0] grp_fu_1921_p1;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state97;
wire   [31:0] bitcast_ln15_fu_1968_p1;
wire   [7:0] tmp_35_fu_1972_p4;
wire   [22:0] trunc_ln15_fu_1982_p1;
wire   [0:0] icmp_ln15_1_fu_1992_p2;
wire   [0:0] icmp_ln15_fu_1986_p2;
wire   [0:0] grp_fu_1921_p2;
wire   [0:0] tmp_47_fu_2023_p3;
wire   [31:0] bitcast_ln15_1_fu_2039_p1;
wire   [7:0] tmp_38_fu_2043_p4;
wire   [22:0] trunc_ln15_1_fu_2053_p1;
wire   [0:0] icmp_ln15_3_fu_2063_p2;
wire   [0:0] icmp_ln15_2_fu_2057_p2;
wire   [0:0] tmp_48_fu_2094_p3;
wire   [31:0] bitcast_ln15_2_fu_2110_p1;
wire   [7:0] tmp_41_fu_2114_p4;
wire   [22:0] trunc_ln15_2_fu_2124_p1;
wire   [0:0] icmp_ln15_5_fu_2134_p2;
wire   [0:0] icmp_ln15_4_fu_2128_p2;
wire   [0:0] tmp_49_fu_2165_p3;
wire   [31:0] bitcast_ln15_3_fu_2181_p1;
wire   [7:0] tmp_44_fu_2185_p4;
wire   [22:0] trunc_ln15_3_fu_2195_p1;
wire   [0:0] icmp_ln15_7_fu_2205_p2;
wire   [0:0] icmp_ln15_6_fu_2199_p2;
wire   [0:0] tmp_50_fu_2244_p3;
wire   [2:0] add47_fu_2264_p2;
wire   [0:0] tmp_51_fu_2270_p3;
wire   [2:0] add47_1_fu_2298_p2;
wire   [0:0] tmp_54_fu_2304_p3;
wire   [2:0] add47_2_fu_2324_p2;
wire   [0:0] tmp_57_fu_2330_p3;
wire   [2:0] add47_3_fu_2350_p2;
wire   [0:0] tmp_60_fu_2356_p3;
wire   [31:0] tmp_8_fu_2376_p9;
wire   [31:0] tmp_9_fu_2399_p9;
wire   [31:0] tmp_11_fu_2422_p9;
wire   [31:0] tmp_12_fu_2445_p9;
wire   [31:0] tmp_19_fu_2468_p9;
wire   [31:0] tmp_20_fu_2491_p9;
wire   [2:0] add57_fu_2518_p2;
wire   [0:0] tmp_52_fu_2524_p3;
wire   [2:0] add67_fu_2544_p2;
wire   [0:0] tmp_53_fu_2550_p3;
wire   [2:0] add57_1_fu_2570_p2;
wire   [0:0] tmp_55_fu_2576_p3;
wire   [2:0] add67_1_fu_2596_p2;
wire   [0:0] tmp_56_fu_2602_p3;
wire   [2:0] add57_2_fu_2630_p2;
wire   [0:0] tmp_58_fu_2636_p3;
wire   [2:0] add67_2_fu_2656_p2;
wire   [0:0] tmp_59_fu_2662_p3;
wire   [2:0] add57_3_fu_2682_p2;
wire   [0:0] tmp_61_fu_2688_p3;
wire   [2:0] add67_3_fu_2708_p2;
wire   [0:0] tmp_62_fu_2714_p3;
wire   [31:0] tmp_s_fu_2734_p9;
wire   [31:0] tmp_1_fu_2757_p9;
wire   [31:0] tmp_13_fu_2780_p9;
wire   [31:0] tmp_14_fu_2803_p9;
wire   [31:0] tmp_21_fu_2826_p9;
wire   [31:0] tmp_22_fu_2849_p9;
wire   [31:0] tmp_27_fu_2872_p9;
wire   [31:0] tmp_28_fu_2895_p9;
wire   [31:0] tmp_29_fu_2918_p9;
wire   [31:0] tmp_30_fu_2941_p9;
wire   [31:0] tmp_3_fu_2972_p9;
wire   [31:0] tmp_5_fu_2995_p9;
wire   [31:0] tmp_7_fu_3018_p9;
wire   [31:0] tmp_10_fu_3041_p9;
wire   [31:0] tmp_15_fu_3064_p9;
wire   [31:0] tmp_16_fu_3087_p9;
wire   [31:0] tmp_17_fu_3110_p9;
wire   [31:0] tmp_18_fu_3133_p9;
wire   [31:0] tmp_23_fu_3156_p9;
wire   [31:0] tmp_24_fu_3179_p9;
wire   [31:0] tmp_25_fu_3202_p9;
wire   [31:0] tmp_26_fu_3225_p9;
wire   [31:0] tmp_31_fu_3248_p9;
wire   [31:0] tmp_32_fu_3271_p9;
wire   [31:0] tmp_33_fu_3294_p9;
wire   [31:0] tmp_34_fu_3317_p9;
reg   [1:0] grp_fu_1905_opcode;
reg    grp_fu_1905_ce;
reg    grp_fu_1912_ce;
reg   [4:0] grp_fu_1921_opcode;
reg    grp_fu_4501_ce;
reg    grp_fu_4505_ce;
reg    grp_fu_4509_ce;
reg    grp_fu_4513_ce;
reg    grp_fu_4517_ce;
reg    grp_fu_4521_ce;
reg    grp_fu_4525_ce;
reg    grp_fu_4529_ce;
reg    grp_fu_4533_ce;
reg    grp_fu_4537_ce;
reg    grp_fu_4541_ce;
reg    grp_fu_4545_ce;
reg    grp_fu_4549_ce;
reg    grp_fu_4553_ce;
reg    grp_fu_4557_ce;
reg    grp_fu_4561_ce;
reg    grp_fu_4565_ce;
reg    grp_fu_4569_ce;
reg    grp_fu_4573_ce;
reg    grp_fu_4577_ce;
reg    grp_fu_4581_ce;
reg    grp_fu_4585_ce;
reg    grp_fu_4589_ce;
reg    grp_fu_4593_ce;
reg    grp_fu_4597_ce;
reg    grp_fu_4601_ce;
reg    grp_fu_4605_ce;
reg    grp_fu_4609_ce;
reg    grp_fu_4613_ce;
reg    grp_fu_4617_ce;
reg   [121:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
reg    ap_ST_fsm_state122_blk;
wire   [1:0] tmp_8_fu_2376_p1;
wire   [1:0] tmp_8_fu_2376_p3;
wire  signed [1:0] tmp_8_fu_2376_p5;
wire  signed [1:0] tmp_8_fu_2376_p7;
wire   [1:0] tmp_9_fu_2399_p1;
wire   [1:0] tmp_9_fu_2399_p3;
wire  signed [1:0] tmp_9_fu_2399_p5;
wire  signed [1:0] tmp_9_fu_2399_p7;
wire   [1:0] tmp_11_fu_2422_p1;
wire   [1:0] tmp_11_fu_2422_p3;
wire  signed [1:0] tmp_11_fu_2422_p5;
wire  signed [1:0] tmp_11_fu_2422_p7;
wire   [1:0] tmp_12_fu_2445_p1;
wire   [1:0] tmp_12_fu_2445_p3;
wire  signed [1:0] tmp_12_fu_2445_p5;
wire  signed [1:0] tmp_12_fu_2445_p7;
wire   [1:0] tmp_19_fu_2468_p1;
wire   [1:0] tmp_19_fu_2468_p3;
wire  signed [1:0] tmp_19_fu_2468_p5;
wire  signed [1:0] tmp_19_fu_2468_p7;
wire   [1:0] tmp_20_fu_2491_p1;
wire   [1:0] tmp_20_fu_2491_p3;
wire  signed [1:0] tmp_20_fu_2491_p5;
wire  signed [1:0] tmp_20_fu_2491_p7;
wire  signed [1:0] tmp_s_fu_2734_p1;
wire   [1:0] tmp_s_fu_2734_p3;
wire   [1:0] tmp_s_fu_2734_p5;
wire  signed [1:0] tmp_s_fu_2734_p7;
wire  signed [1:0] tmp_1_fu_2757_p1;
wire   [1:0] tmp_1_fu_2757_p3;
wire   [1:0] tmp_1_fu_2757_p5;
wire  signed [1:0] tmp_1_fu_2757_p7;
wire  signed [1:0] tmp_13_fu_2780_p1;
wire   [1:0] tmp_13_fu_2780_p3;
wire   [1:0] tmp_13_fu_2780_p5;
wire  signed [1:0] tmp_13_fu_2780_p7;
wire  signed [1:0] tmp_14_fu_2803_p1;
wire   [1:0] tmp_14_fu_2803_p3;
wire   [1:0] tmp_14_fu_2803_p5;
wire  signed [1:0] tmp_14_fu_2803_p7;
wire  signed [1:0] tmp_21_fu_2826_p1;
wire   [1:0] tmp_21_fu_2826_p3;
wire   [1:0] tmp_21_fu_2826_p5;
wire  signed [1:0] tmp_21_fu_2826_p7;
wire  signed [1:0] tmp_22_fu_2849_p1;
wire   [1:0] tmp_22_fu_2849_p3;
wire   [1:0] tmp_22_fu_2849_p5;
wire  signed [1:0] tmp_22_fu_2849_p7;
wire   [1:0] tmp_27_fu_2872_p1;
wire   [1:0] tmp_27_fu_2872_p3;
wire  signed [1:0] tmp_27_fu_2872_p5;
wire  signed [1:0] tmp_27_fu_2872_p7;
wire   [1:0] tmp_28_fu_2895_p1;
wire   [1:0] tmp_28_fu_2895_p3;
wire  signed [1:0] tmp_28_fu_2895_p5;
wire  signed [1:0] tmp_28_fu_2895_p7;
wire  signed [1:0] tmp_29_fu_2918_p1;
wire   [1:0] tmp_29_fu_2918_p3;
wire   [1:0] tmp_29_fu_2918_p5;
wire  signed [1:0] tmp_29_fu_2918_p7;
wire  signed [1:0] tmp_30_fu_2941_p1;
wire   [1:0] tmp_30_fu_2941_p3;
wire   [1:0] tmp_30_fu_2941_p5;
wire  signed [1:0] tmp_30_fu_2941_p7;
wire  signed [1:0] tmp_3_fu_2972_p1;
wire  signed [1:0] tmp_3_fu_2972_p3;
wire   [1:0] tmp_3_fu_2972_p5;
wire   [1:0] tmp_3_fu_2972_p7;
wire  signed [1:0] tmp_5_fu_2995_p1;
wire  signed [1:0] tmp_5_fu_2995_p3;
wire   [1:0] tmp_5_fu_2995_p5;
wire   [1:0] tmp_5_fu_2995_p7;
wire   [1:0] tmp_7_fu_3018_p1;
wire  signed [1:0] tmp_7_fu_3018_p3;
wire  signed [1:0] tmp_7_fu_3018_p5;
wire   [1:0] tmp_7_fu_3018_p7;
wire   [1:0] tmp_10_fu_3041_p1;
wire  signed [1:0] tmp_10_fu_3041_p3;
wire  signed [1:0] tmp_10_fu_3041_p5;
wire   [1:0] tmp_10_fu_3041_p7;
wire  signed [1:0] tmp_15_fu_3064_p1;
wire  signed [1:0] tmp_15_fu_3064_p3;
wire   [1:0] tmp_15_fu_3064_p5;
wire   [1:0] tmp_15_fu_3064_p7;
wire  signed [1:0] tmp_16_fu_3087_p1;
wire  signed [1:0] tmp_16_fu_3087_p3;
wire   [1:0] tmp_16_fu_3087_p5;
wire   [1:0] tmp_16_fu_3087_p7;
wire   [1:0] tmp_17_fu_3110_p1;
wire  signed [1:0] tmp_17_fu_3110_p3;
wire  signed [1:0] tmp_17_fu_3110_p5;
wire   [1:0] tmp_17_fu_3110_p7;
wire   [1:0] tmp_18_fu_3133_p1;
wire  signed [1:0] tmp_18_fu_3133_p3;
wire  signed [1:0] tmp_18_fu_3133_p5;
wire   [1:0] tmp_18_fu_3133_p7;
wire  signed [1:0] tmp_23_fu_3156_p1;
wire  signed [1:0] tmp_23_fu_3156_p3;
wire   [1:0] tmp_23_fu_3156_p5;
wire   [1:0] tmp_23_fu_3156_p7;
wire  signed [1:0] tmp_24_fu_3179_p1;
wire  signed [1:0] tmp_24_fu_3179_p3;
wire   [1:0] tmp_24_fu_3179_p5;
wire   [1:0] tmp_24_fu_3179_p7;
wire   [1:0] tmp_25_fu_3202_p1;
wire  signed [1:0] tmp_25_fu_3202_p3;
wire  signed [1:0] tmp_25_fu_3202_p5;
wire   [1:0] tmp_25_fu_3202_p7;
wire   [1:0] tmp_26_fu_3225_p1;
wire  signed [1:0] tmp_26_fu_3225_p3;
wire  signed [1:0] tmp_26_fu_3225_p5;
wire   [1:0] tmp_26_fu_3225_p7;
wire  signed [1:0] tmp_31_fu_3248_p1;
wire  signed [1:0] tmp_31_fu_3248_p3;
wire   [1:0] tmp_31_fu_3248_p5;
wire   [1:0] tmp_31_fu_3248_p7;
wire  signed [1:0] tmp_32_fu_3271_p1;
wire  signed [1:0] tmp_32_fu_3271_p3;
wire   [1:0] tmp_32_fu_3271_p5;
wire   [1:0] tmp_32_fu_3271_p7;
wire   [1:0] tmp_33_fu_3294_p1;
wire  signed [1:0] tmp_33_fu_3294_p3;
wire  signed [1:0] tmp_33_fu_3294_p5;
wire   [1:0] tmp_33_fu_3294_p7;
wire   [1:0] tmp_34_fu_3317_p1;
wire  signed [1:0] tmp_34_fu_3317_p3;
wire  signed [1:0] tmp_34_fu_3317_p5;
wire   [1:0] tmp_34_fu_3317_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 122'd1;
#0 grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start_reg = 1'b0;
end

eclair_p_hls_fptosi_float_i32 grp_p_hls_fptosi_float_i32_fu_1792(
    .ap_ready(grp_p_hls_fptosi_float_i32_fu_1792_ap_ready),
    .x(grp_p_hls_fptosi_float_i32_fu_1792_x),
    .ap_return(grp_p_hls_fptosi_float_i32_fu_1792_ap_return),
    .ap_rst(ap_rst)
);

eclair_forward_layer_4_2_Pipeline_ACCUM_O grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start),
    .ap_done(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_done),
    .ap_idle(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_idle),
    .ap_ready(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_ready),
    .k(k_reg_1668),
    .k_1(k_1_reg_1699),
    .k_2(k_2_reg_1730),
    .k_3(k_3_reg_1761),
    .empty_10(trunc_ln8_reg_3402),
    .empty_11(trunc_ln8_1_reg_3449),
    .empty_12(trunc_ln8_2_reg_3496),
    .empty(empty_reg_3946),
    .output_0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_0),
    .output_0_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_0_ap_vld),
    .output_1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_1),
    .output_1_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_1_ap_vld),
    .tmp_9(tmp_9_reg_3921),
    .tmp_8(tmp_8_reg_3916),
    .b0(LUT_B0_load_reg_3676),
    .tmp_1(tmp_1_reg_4316),
    .tmp_s(tmp_s_reg_4311),
    .b1(LUT_B1_load_reg_3681),
    .tmp_5(tmp_5_reg_4406),
    .tmp_3(tmp_3_reg_4401),
    .b2(LUT_B2_load_reg_3686),
    .tmp_10(tmp_10_reg_4416),
    .tmp_7(tmp_7_reg_4411),
    .b3(LUT_B3_load_reg_3691),
    .tmp_12(tmp_12_reg_3931),
    .tmp_11(tmp_11_reg_3926),
    .b0_1(LUT_B0_load_1_reg_3951),
    .tmp_14(tmp_14_reg_4326),
    .tmp_13(tmp_13_reg_4321),
    .b1_1(LUT_B1_load_1_reg_3956),
    .tmp_16(tmp_16_reg_4426),
    .tmp_15(tmp_15_reg_4421),
    .b2_1(LUT_B2_load_1_reg_3961),
    .tmp_18(tmp_18_reg_4436),
    .tmp_17(tmp_17_reg_4431),
    .b3_1(LUT_B3_load_1_reg_3966),
    .tmp_20(tmp_20_reg_3941),
    .tmp_19(tmp_19_reg_3936),
    .b0_2(LUT_B0_load_2_reg_4361),
    .tmp_22(tmp_22_reg_4336),
    .tmp_21(tmp_21_reg_4331),
    .b1_2(LUT_B1_load_2_reg_4366),
    .tmp_24(tmp_24_reg_4446),
    .tmp_23(tmp_23_reg_4441),
    .b2_2(LUT_B2_load_2_reg_4371),
    .tmp_26(tmp_26_reg_4456),
    .tmp_25(tmp_25_reg_4451),
    .b3_2(LUT_B3_load_2_reg_4376),
    .tmp_28(tmp_28_reg_4346),
    .tmp_27(tmp_27_reg_4341),
    .b0_3(LUT_B0_load_3_reg_4481),
    .tmp_30(tmp_30_reg_4356),
    .tmp_29(tmp_29_reg_4351),
    .b1_3(LUT_B1_load_3_reg_4486),
    .tmp_32(tmp_32_reg_4466),
    .tmp_31(tmp_31_reg_4461),
    .b2_3(LUT_B2_load_3_reg_4491),
    .tmp_34(tmp_34_reg_4476),
    .tmp_33(tmp_33_reg_4471),
    .b3_3(LUT_B3_load_3_reg_4496),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_2(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_3(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_2(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_3(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3),
    .eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld),
    .grp_fu_1905_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_din0),
    .grp_fu_1905_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_din1),
    .grp_fu_1905_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_opcode),
    .grp_fu_1905_p_dout0(grp_fu_486_p_dout0),
    .grp_fu_1905_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_ce),
    .grp_fu_4501_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_din0),
    .grp_fu_4501_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_din1),
    .grp_fu_4501_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_opcode),
    .grp_fu_4501_p_dout0(grp_fu_494_p_dout0),
    .grp_fu_4501_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_ce),
    .grp_fu_4505_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_din0),
    .grp_fu_4505_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_din1),
    .grp_fu_4505_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_opcode),
    .grp_fu_4505_p_dout0(grp_fu_498_p_dout0),
    .grp_fu_4505_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_ce),
    .grp_fu_4509_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_din0),
    .grp_fu_4509_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_din1),
    .grp_fu_4509_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_opcode),
    .grp_fu_4509_p_dout0(grp_fu_502_p_dout0),
    .grp_fu_4509_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_ce),
    .grp_fu_4513_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_din0),
    .grp_fu_4513_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_din1),
    .grp_fu_4513_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_opcode),
    .grp_fu_4513_p_dout0(grp_fu_506_p_dout0),
    .grp_fu_4513_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_ce),
    .grp_fu_4517_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_din0),
    .grp_fu_4517_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_din1),
    .grp_fu_4517_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_opcode),
    .grp_fu_4517_p_dout0(grp_fu_510_p_dout0),
    .grp_fu_4517_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_ce),
    .grp_fu_4521_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_din0),
    .grp_fu_4521_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_din1),
    .grp_fu_4521_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_opcode),
    .grp_fu_4521_p_dout0(grp_fu_514_p_dout0),
    .grp_fu_4521_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_ce),
    .grp_fu_4525_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_din0),
    .grp_fu_4525_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_din1),
    .grp_fu_4525_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_opcode),
    .grp_fu_4525_p_dout0(grp_fu_518_p_dout0),
    .grp_fu_4525_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_ce),
    .grp_fu_4529_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_din0),
    .grp_fu_4529_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_din1),
    .grp_fu_4529_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_opcode),
    .grp_fu_4529_p_dout0(grp_fu_522_p_dout0),
    .grp_fu_4529_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_ce),
    .grp_fu_4533_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_din0),
    .grp_fu_4533_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_din1),
    .grp_fu_4533_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_opcode),
    .grp_fu_4533_p_dout0(grp_fu_526_p_dout0),
    .grp_fu_4533_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_ce),
    .grp_fu_4537_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_din0),
    .grp_fu_4537_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_din1),
    .grp_fu_4537_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_opcode),
    .grp_fu_4537_p_dout0(grp_fu_530_p_dout0),
    .grp_fu_4537_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_ce),
    .grp_fu_4541_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_din0),
    .grp_fu_4541_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_din1),
    .grp_fu_4541_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_opcode),
    .grp_fu_4541_p_dout0(grp_fu_534_p_dout0),
    .grp_fu_4541_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_ce),
    .grp_fu_4545_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_din0),
    .grp_fu_4545_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_din1),
    .grp_fu_4545_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_opcode),
    .grp_fu_4545_p_dout0(grp_fu_538_p_dout0),
    .grp_fu_4545_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_ce),
    .grp_fu_4549_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_din0),
    .grp_fu_4549_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_din1),
    .grp_fu_4549_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_opcode),
    .grp_fu_4549_p_dout0(grp_fu_542_p_dout0),
    .grp_fu_4549_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_ce),
    .grp_fu_4553_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_din0),
    .grp_fu_4553_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_din1),
    .grp_fu_4553_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_opcode),
    .grp_fu_4553_p_dout0(grp_fu_546_p_dout0),
    .grp_fu_4553_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_ce),
    .grp_fu_4557_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_din0),
    .grp_fu_4557_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_din1),
    .grp_fu_4557_p_opcode(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_opcode),
    .grp_fu_4557_p_dout0(grp_fu_550_p_dout0),
    .grp_fu_4557_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_ce),
    .grp_fu_1912_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_din0),
    .grp_fu_1912_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_din1),
    .grp_fu_1912_p_dout0(grp_fu_490_p_dout0),
    .grp_fu_1912_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_ce),
    .grp_fu_4561_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_din0),
    .grp_fu_4561_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_din1),
    .grp_fu_4561_p_dout0(grp_fu_554_p_dout0),
    .grp_fu_4561_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_ce),
    .grp_fu_4565_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_din0),
    .grp_fu_4565_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_din1),
    .grp_fu_4565_p_dout0(grp_fu_558_p_dout0),
    .grp_fu_4565_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_ce),
    .grp_fu_4569_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_din0),
    .grp_fu_4569_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_din1),
    .grp_fu_4569_p_dout0(grp_fu_562_p_dout0),
    .grp_fu_4569_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_ce),
    .grp_fu_4573_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_din0),
    .grp_fu_4573_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_din1),
    .grp_fu_4573_p_dout0(grp_fu_566_p_dout0),
    .grp_fu_4573_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_ce),
    .grp_fu_4577_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_din0),
    .grp_fu_4577_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_din1),
    .grp_fu_4577_p_dout0(grp_fu_570_p_dout0),
    .grp_fu_4577_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_ce),
    .grp_fu_4581_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_din0),
    .grp_fu_4581_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_din1),
    .grp_fu_4581_p_dout0(grp_fu_574_p_dout0),
    .grp_fu_4581_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_ce),
    .grp_fu_4585_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_din0),
    .grp_fu_4585_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_din1),
    .grp_fu_4585_p_dout0(grp_fu_578_p_dout0),
    .grp_fu_4585_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_ce),
    .grp_fu_4589_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_din0),
    .grp_fu_4589_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_din1),
    .grp_fu_4589_p_dout0(grp_fu_582_p_dout0),
    .grp_fu_4589_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_ce),
    .grp_fu_4593_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_din0),
    .grp_fu_4593_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_din1),
    .grp_fu_4593_p_dout0(grp_fu_586_p_dout0),
    .grp_fu_4593_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_ce),
    .grp_fu_4597_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_din0),
    .grp_fu_4597_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_din1),
    .grp_fu_4597_p_dout0(grp_fu_590_p_dout0),
    .grp_fu_4597_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_ce),
    .grp_fu_4601_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_din0),
    .grp_fu_4601_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_din1),
    .grp_fu_4601_p_dout0(grp_fu_594_p_dout0),
    .grp_fu_4601_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_ce),
    .grp_fu_4605_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_din0),
    .grp_fu_4605_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_din1),
    .grp_fu_4605_p_dout0(grp_fu_598_p_dout0),
    .grp_fu_4605_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_ce),
    .grp_fu_4609_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_din0),
    .grp_fu_4609_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_din1),
    .grp_fu_4609_p_dout0(grp_fu_602_p_dout0),
    .grp_fu_4609_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_ce),
    .grp_fu_4613_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_din0),
    .grp_fu_4613_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_din1),
    .grp_fu_4613_p_dout0(grp_fu_606_p_dout0),
    .grp_fu_4613_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_ce),
    .grp_fu_4617_p_din0(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_din0),
    .grp_fu_4617_p_din1(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_din1),
    .grp_fu_4617_p_dout0(grp_fu_610_p_dout0),
    .grp_fu_4617_p_ce(grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_ce)
);

eclair_sitofp_32ns_32_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_3_no_dsp_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1918_p0),
    .ce(1'b1),
    .dout(grp_fu_1918_p1)
);

eclair_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1934),
    .din1(grp_fu_1921_p1),
    .ce(1'b1),
    .opcode(grp_fu_1921_opcode),
    .dout(grp_fu_1921_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U112(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_8_fu_2376_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_8_fu_2376_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U113(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_9_fu_2399_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_9_fu_2399_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U114(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_11_fu_2422_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_11_fu_2422_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U115(
    .din0(p_ZL1P_1_1_0_q0),
    .din1(p_ZL1P_1_1_1_q0),
    .din2(p_ZL1P_1_1_2_q0),
    .din3(p_ZL1P_1_1_3_q0),
    .def(tmp_12_fu_2445_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_12_fu_2445_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U116(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_19_fu_2468_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_19_fu_2468_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U117(
    .din0(p_ZL1P_1_2_0_q0),
    .din1(p_ZL1P_1_2_1_q0),
    .din2(p_ZL1P_1_2_2_q0),
    .din3(p_ZL1P_1_2_3_q0),
    .def(tmp_20_fu_2491_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_20_fu_2491_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U118(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_s_fu_2734_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_s_fu_2734_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U119(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_1_fu_2757_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_1_fu_2757_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U120(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_13_fu_2780_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_13_fu_2780_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U121(
    .din0(p_ZL1P_1_1_0_q0),
    .din1(p_ZL1P_1_1_1_q0),
    .din2(p_ZL1P_1_1_2_q0),
    .din3(p_ZL1P_1_1_3_q0),
    .def(tmp_14_fu_2803_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_14_fu_2803_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U122(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_21_fu_2826_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_21_fu_2826_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U123(
    .din0(p_ZL1P_1_2_0_q0),
    .din1(p_ZL1P_1_2_1_q0),
    .din2(p_ZL1P_1_2_2_q0),
    .din3(p_ZL1P_1_2_3_q0),
    .def(tmp_22_fu_2849_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_22_fu_2849_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U124(
    .din0(p_ZL1P_0_3_0_q1),
    .din1(p_ZL1P_0_3_1_q1),
    .din2(p_ZL1P_0_3_2_q1),
    .din3(p_ZL1P_0_3_3_q1),
    .def(tmp_27_fu_2872_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_27_fu_2872_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U125(
    .din0(p_ZL1P_1_3_0_q1),
    .din1(p_ZL1P_1_3_1_q1),
    .din2(p_ZL1P_1_3_2_q1),
    .din3(p_ZL1P_1_3_3_q1),
    .def(tmp_28_fu_2895_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_28_fu_2895_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U126(
    .din0(p_ZL1P_0_3_0_q0),
    .din1(p_ZL1P_0_3_1_q0),
    .din2(p_ZL1P_0_3_2_q0),
    .din3(p_ZL1P_0_3_3_q0),
    .def(tmp_29_fu_2918_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_29_fu_2918_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U127(
    .din0(p_ZL1P_1_3_0_q0),
    .din1(p_ZL1P_1_3_1_q0),
    .din2(p_ZL1P_1_3_2_q0),
    .din3(p_ZL1P_1_3_3_q0),
    .def(tmp_30_fu_2941_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_30_fu_2941_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U128(
    .din0(p_ZL1P_0_0_0_q1),
    .din1(p_ZL1P_0_0_1_q1),
    .din2(p_ZL1P_0_0_2_q1),
    .din3(p_ZL1P_0_0_3_q1),
    .def(tmp_3_fu_2972_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_3_fu_2972_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U129(
    .din0(p_ZL1P_1_0_0_q1),
    .din1(p_ZL1P_1_0_1_q1),
    .din2(p_ZL1P_1_0_2_q1),
    .din3(p_ZL1P_1_0_3_q1),
    .def(tmp_5_fu_2995_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_5_fu_2995_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U130(
    .din0(p_ZL1P_0_0_0_q0),
    .din1(p_ZL1P_0_0_1_q0),
    .din2(p_ZL1P_0_0_2_q0),
    .din3(p_ZL1P_0_0_3_q0),
    .def(tmp_7_fu_3018_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_7_fu_3018_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U131(
    .din0(p_ZL1P_1_0_0_q0),
    .din1(p_ZL1P_1_0_1_q0),
    .din2(p_ZL1P_1_0_2_q0),
    .din3(p_ZL1P_1_0_3_q0),
    .def(tmp_10_fu_3041_p9),
    .sel(trunc_ln46_reg_3378),
    .dout(tmp_10_fu_3041_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U132(
    .din0(p_ZL1P_0_1_0_q1),
    .din1(p_ZL1P_0_1_1_q1),
    .din2(p_ZL1P_0_1_2_q1),
    .din3(p_ZL1P_0_1_3_q1),
    .def(tmp_15_fu_3064_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_15_fu_3064_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U133(
    .din0(p_ZL1P_1_1_0_q1),
    .din1(p_ZL1P_1_1_1_q1),
    .din2(p_ZL1P_1_1_2_q1),
    .din3(p_ZL1P_1_1_3_q1),
    .def(tmp_16_fu_3087_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_16_fu_3087_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U134(
    .din0(p_ZL1P_0_1_0_q0),
    .din1(p_ZL1P_0_1_1_q0),
    .din2(p_ZL1P_0_1_2_q0),
    .din3(p_ZL1P_0_1_3_q0),
    .def(tmp_17_fu_3110_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_17_fu_3110_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U135(
    .din0(p_ZL1P_1_1_0_q0),
    .din1(p_ZL1P_1_1_1_q0),
    .din2(p_ZL1P_1_1_2_q0),
    .din3(p_ZL1P_1_1_3_q0),
    .def(tmp_18_fu_3133_p9),
    .sel(trunc_ln46_1_reg_3425),
    .dout(tmp_18_fu_3133_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U136(
    .din0(p_ZL1P_0_2_0_q1),
    .din1(p_ZL1P_0_2_1_q1),
    .din2(p_ZL1P_0_2_2_q1),
    .din3(p_ZL1P_0_2_3_q1),
    .def(tmp_23_fu_3156_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_23_fu_3156_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U137(
    .din0(p_ZL1P_1_2_0_q1),
    .din1(p_ZL1P_1_2_1_q1),
    .din2(p_ZL1P_1_2_2_q1),
    .din3(p_ZL1P_1_2_3_q1),
    .def(tmp_24_fu_3179_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_24_fu_3179_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U138(
    .din0(p_ZL1P_0_2_0_q0),
    .din1(p_ZL1P_0_2_1_q0),
    .din2(p_ZL1P_0_2_2_q0),
    .din3(p_ZL1P_0_2_3_q0),
    .def(tmp_25_fu_3202_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_25_fu_3202_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U139(
    .din0(p_ZL1P_1_2_0_q0),
    .din1(p_ZL1P_1_2_1_q0),
    .din2(p_ZL1P_1_2_2_q0),
    .din3(p_ZL1P_1_2_3_q0),
    .def(tmp_26_fu_3225_p9),
    .sel(trunc_ln46_2_reg_3472),
    .dout(tmp_26_fu_3225_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U140(
    .din0(p_ZL1P_0_3_0_q1),
    .din1(p_ZL1P_0_3_1_q1),
    .din2(p_ZL1P_0_3_2_q1),
    .din3(p_ZL1P_0_3_3_q1),
    .def(tmp_31_fu_3248_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_31_fu_3248_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U141(
    .din0(p_ZL1P_1_3_0_q1),
    .din1(p_ZL1P_1_3_1_q1),
    .din2(p_ZL1P_1_3_2_q1),
    .din3(p_ZL1P_1_3_3_q1),
    .def(tmp_32_fu_3271_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_32_fu_3271_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U142(
    .din0(p_ZL1P_0_3_0_q0),
    .din1(p_ZL1P_0_3_1_q0),
    .din2(p_ZL1P_0_3_2_q0),
    .din3(p_ZL1P_0_3_3_q0),
    .def(tmp_33_fu_3294_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_33_fu_3294_p11)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U143(
    .din0(p_ZL1P_1_3_0_q0),
    .din1(p_ZL1P_1_3_1_q0),
    .din2(p_ZL1P_1_3_2_q0),
    .din3(p_ZL1P_1_3_3_q0),
    .def(tmp_34_fu_3317_p9),
    .sel(trunc_ln46_3_reg_3664),
    .dout(tmp_34_fu_3317_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state121)) begin
            grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start_reg <= 1'b1;
        end else if ((grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_ready == 1'b1)) begin
            grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == and_ln19_1_fu_2081_p2))) begin
        k_1_reg_1699 <= 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state40) & (1'd1 == and_ln15_1_fu_2075_p2))) begin
        k_1_reg_1699 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state59) & (1'd0 == and_ln19_1_reg_3416) & (1'd0 == and_ln15_1_reg_3412))) begin
        k_1_reg_1699 <= trunc_ln25_1_reg_3420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (1'd1 == and_ln19_2_fu_2152_p2))) begin
        k_2_reg_1730 <= 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state69) & (1'd1 == and_ln15_2_fu_2146_p2))) begin
        k_2_reg_1730 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state88) & (1'd0 == and_ln19_2_reg_3463) & (1'd0 == and_ln15_2_reg_3459))) begin
        k_2_reg_1730 <= trunc_ln25_2_reg_3467;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & (1'd1 == and_ln19_3_fu_2223_p2))) begin
        k_3_reg_1761 <= 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state98) & (1'd1 == and_ln15_3_fu_2217_p2))) begin
        k_3_reg_1761 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state117) & (1'd0 == and_ln19_3_reg_3510) & (1'd0 == and_ln15_3_reg_3506))) begin
        k_3_reg_1761 <= trunc_ln25_3_reg_3519;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln19_fu_2010_p2))) begin
        k_reg_1668 <= 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln15_fu_2004_p2))) begin
        k_reg_1668 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (1'd0 == and_ln19_reg_3369) & (1'd0 == and_ln15_reg_3365))) begin
        k_reg_1668 <= trunc_ln25_reg_3373;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == and_ln19_1_fu_2081_p2))) begin
        phi_ln48_1_reg_1715 <= 32'd1132429312;
    end else if (((1'b1 == ap_CS_fsm_state40) & (1'd1 == and_ln15_1_fu_2075_p2))) begin
        phi_ln48_1_reg_1715 <= 32'd1056964608;
    end else if (((1'b1 == ap_CS_fsm_state59) & (1'd0 == and_ln19_1_reg_3416) & (1'd0 == and_ln15_1_reg_3412))) begin
        phi_ln48_1_reg_1715 <= grp_fu_486_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state70) & (1'd1 == and_ln19_2_fu_2152_p2))) begin
        phi_ln48_2_reg_1746 <= 32'd1132429312;
    end else if (((1'b1 == ap_CS_fsm_state69) & (1'd1 == and_ln15_2_fu_2146_p2))) begin
        phi_ln48_2_reg_1746 <= 32'd1056964608;
    end else if (((1'b1 == ap_CS_fsm_state88) & (1'd0 == and_ln19_2_reg_3463) & (1'd0 == and_ln15_2_reg_3459))) begin
        phi_ln48_2_reg_1746 <= grp_fu_486_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & (1'd1 == and_ln19_3_fu_2223_p2))) begin
        phi_ln48_3_reg_1777 <= 32'd1132429312;
    end else if (((1'b1 == ap_CS_fsm_state98) & (1'd1 == and_ln15_3_fu_2217_p2))) begin
        phi_ln48_3_reg_1777 <= 32'd1056964608;
    end else if (((1'b1 == ap_CS_fsm_state117) & (1'd0 == and_ln19_3_reg_3510) & (1'd0 == and_ln15_3_reg_3506))) begin
        phi_ln48_3_reg_1777 <= grp_fu_486_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln19_fu_2010_p2))) begin
        phi_ln48_reg_1684 <= 32'd1132429312;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln15_fu_2004_p2))) begin
        phi_ln48_reg_1684 <= 32'd1056964608;
    end else if (((1'b1 == ap_CS_fsm_state30) & (1'd0 == and_ln19_reg_3369) & (1'd0 == and_ln15_reg_3365))) begin
        phi_ln48_reg_1684 <= grp_fu_486_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        LUT_B0_load_1_reg_3951 <= LUT_B0_q0;
        LUT_B1_load_1_reg_3956 <= LUT_B1_q0;
        LUT_B2_load_1_reg_3961 <= LUT_B2_q0;
        LUT_B3_load_1_reg_3966 <= LUT_B3_q0;
        empty_reg_3946 <= empty_fu_2514_p1;
        tmp_13_reg_4321 <= tmp_13_fu_2780_p11;
        tmp_14_reg_4326 <= tmp_14_fu_2803_p11;
        tmp_1_reg_4316 <= tmp_1_fu_2757_p11;
        tmp_21_reg_4331 <= tmp_21_fu_2826_p11;
        tmp_22_reg_4336 <= tmp_22_fu_2849_p11;
        tmp_27_reg_4341 <= tmp_27_fu_2872_p11;
        tmp_28_reg_4346 <= tmp_28_fu_2895_p11;
        tmp_29_reg_4351 <= tmp_29_fu_2918_p11;
        tmp_30_reg_4356 <= tmp_30_fu_2941_p11;
        tmp_s_reg_4311 <= tmp_s_fu_2734_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        LUT_B0_load_2_reg_4361 <= LUT_B0_q0;
        LUT_B1_load_2_reg_4366 <= LUT_B1_q0;
        LUT_B2_load_2_reg_4371 <= LUT_B2_q0;
        LUT_B3_load_2_reg_4376 <= LUT_B3_q0;
        tmp_10_reg_4416 <= tmp_10_fu_3041_p11;
        tmp_15_reg_4421 <= tmp_15_fu_3064_p11;
        tmp_16_reg_4426 <= tmp_16_fu_3087_p11;
        tmp_17_reg_4431 <= tmp_17_fu_3110_p11;
        tmp_18_reg_4436 <= tmp_18_fu_3133_p11;
        tmp_23_reg_4441 <= tmp_23_fu_3156_p11;
        tmp_24_reg_4446 <= tmp_24_fu_3179_p11;
        tmp_25_reg_4451 <= tmp_25_fu_3202_p11;
        tmp_26_reg_4456 <= tmp_26_fu_3225_p11;
        tmp_31_reg_4461 <= tmp_31_fu_3248_p11;
        tmp_32_reg_4466 <= tmp_32_fu_3271_p11;
        tmp_33_reg_4471 <= tmp_33_fu_3294_p11;
        tmp_34_reg_4476 <= tmp_34_fu_3317_p11;
        tmp_3_reg_4401 <= tmp_3_fu_2972_p11;
        tmp_5_reg_4406 <= tmp_5_fu_2995_p11;
        tmp_7_reg_4411 <= tmp_7_fu_3018_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state121)) begin
        LUT_B0_load_3_reg_4481 <= LUT_B0_q0;
        LUT_B1_load_3_reg_4486 <= LUT_B1_q0;
        LUT_B2_load_3_reg_4491 <= LUT_B2_q0;
        LUT_B3_load_3_reg_4496 <= LUT_B3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        LUT_B0_load_reg_3676 <= LUT_B0_q0;
        LUT_B1_load_reg_3681 <= LUT_B1_q0;
        LUT_B2_load_reg_3686 <= LUT_B2_q0;
        LUT_B3_load_reg_3691 <= LUT_B3_q0;
        tmp_11_reg_3926 <= tmp_11_fu_2422_p11;
        tmp_12_reg_3931 <= tmp_12_fu_2445_p11;
        tmp_19_reg_3936 <= tmp_19_fu_2468_p11;
        tmp_20_reg_3941 <= tmp_20_fu_2491_p11;
        tmp_8_reg_3916 <= tmp_8_fu_2376_p11;
        tmp_9_reg_3921 <= tmp_9_fu_2399_p11;
        trunc_ln46_3_reg_3664 <= trunc_ln46_3_fu_2240_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        and_ln15_1_reg_3412 <= and_ln15_1_fu_2075_p2;
        or_ln15_1_reg_3407 <= or_ln15_1_fu_2069_p2;
        trunc_ln46_reg_3378 <= trunc_ln46_fu_2019_p1;
        trunc_ln8_reg_3402 <= trunc_ln8_fu_2035_p1;
        zext_ln46_reg_3390[0] <= zext_ln46_fu_2031_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        and_ln15_2_reg_3459 <= and_ln15_2_fu_2146_p2;
        or_ln15_2_reg_3454 <= or_ln15_2_fu_2140_p2;
        trunc_ln46_1_reg_3425 <= trunc_ln46_1_fu_2090_p1;
        trunc_ln8_1_reg_3449 <= trunc_ln8_1_fu_2106_p1;
        zext_ln46_1_reg_3437[0] <= zext_ln46_1_fu_2102_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        and_ln15_3_reg_3506 <= and_ln15_3_fu_2217_p2;
        or_ln15_3_reg_3501 <= or_ln15_3_fu_2211_p2;
        trunc_ln46_2_reg_3472 <= trunc_ln46_2_fu_2161_p1;
        trunc_ln8_2_reg_3496 <= trunc_ln8_2_fu_2177_p1;
        zext_ln46_2_reg_3484[0] <= zext_ln46_2_fu_2173_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        and_ln15_reg_3365 <= and_ln15_fu_2004_p2;
        or_ln15_reg_3360 <= or_ln15_fu_1998_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        and_ln19_1_reg_3416 <= and_ln19_1_fu_2081_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        and_ln19_2_reg_3463 <= and_ln19_2_fu_2152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        and_ln19_3_reg_3510 <= and_ln19_3_fu_2223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln19_reg_3369 <= and_ln19_fu_2010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_1927 <= grp_fu_486_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_1934 <= grp_fu_490_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_1941 <= grp_p_hls_fptosi_float_i32_fu_1792_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_1946 <= grp_fu_1918_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state34))) begin
        reg_1951 <= grp_fu_486_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_1958 <= grp_p_hls_fptosi_float_i32_fu_1792_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state71))) begin
        reg_1963 <= grp_p_hls_fptosi_float_i32_fu_1792_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        tmp_6_reg_3514 <= grp_p_hls_fptosi_float_i32_fu_1792_ap_return;
        trunc_ln25_3_reg_3519 <= trunc_ln25_3_fu_2228_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        trunc_ln25_1_reg_3420 <= trunc_ln25_1_fu_2086_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        trunc_ln25_2_reg_3467 <= trunc_ln25_2_fu_2157_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        trunc_ln25_reg_3373 <= trunc_ln25_fu_2015_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        LUT_B0_address0_local = idxprom27_3_fu_2964_p1;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        LUT_B0_address0_local = idxprom27_2_fu_2622_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        LUT_B0_address0_local = idxprom27_1_fu_2290_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        LUT_B0_address0_local = idxprom27_fu_2232_p1;
    end else begin
        LUT_B0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120))) begin
        LUT_B0_ce0_local = 1'b1;
    end else begin
        LUT_B0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        LUT_B1_address0_local = idxprom27_3_fu_2964_p1;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        LUT_B1_address0_local = idxprom27_2_fu_2622_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        LUT_B1_address0_local = idxprom27_1_fu_2290_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        LUT_B1_address0_local = idxprom27_fu_2232_p1;
    end else begin
        LUT_B1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120))) begin
        LUT_B1_ce0_local = 1'b1;
    end else begin
        LUT_B1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        LUT_B2_address0_local = idxprom27_3_fu_2964_p1;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        LUT_B2_address0_local = idxprom27_2_fu_2622_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        LUT_B2_address0_local = idxprom27_1_fu_2290_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        LUT_B2_address0_local = idxprom27_fu_2232_p1;
    end else begin
        LUT_B2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120))) begin
        LUT_B2_ce0_local = 1'b1;
    end else begin
        LUT_B2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        LUT_B3_address0_local = idxprom27_3_fu_2964_p1;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        LUT_B3_address0_local = idxprom27_2_fu_2622_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        LUT_B3_address0_local = idxprom27_1_fu_2290_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        LUT_B3_address0_local = idxprom27_fu_2232_p1;
    end else begin
        LUT_B3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state120))) begin
        LUT_B3_ce0_local = 1'b1;
    end else begin
        LUT_B3_ce0_local = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

always @ (*) begin
    if ((grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_done == 1'b0)) begin
        ap_ST_fsm_state122_blk = 1'b1;
    end else begin
        ap_ST_fsm_state122_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state122) & (grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state122) & (grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1905_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_ce;
    end else begin
        grp_fu_1905_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1905_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_1905_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state26) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        grp_fu_1905_opcode = 2'd0;
    end else begin
        grp_fu_1905_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1905_p0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_1905_p0 = x_3_val;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_1905_p0 = x_2_val;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_1905_p0 = x_1_val;
    end else if (((1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_1905_p0 = reg_1934;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_1905_p0 = x_0_val;
    end else begin
        grp_fu_1905_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1905_p1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1905_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1905_p1 = 32'd1056964608;
    end else if (((1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_1905_p1 = reg_1946;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_1905_p1 = 32'd1065353216;
    end else begin
        grp_fu_1905_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1912_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_ce;
    end else begin
        grp_fu_1912_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1912_p0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state35))) begin
        grp_fu_1912_p0 = reg_1951;
    end else if (((1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_1912_p0 = reg_1927;
    end else begin
        grp_fu_1912_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_1912_p1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_1912_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_1912_p1 = 32'd1132396544;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_1912_p1 = 32'd1075838976;
    end else begin
        grp_fu_1912_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_fu_1918_p0 = tmp_6_reg_3514;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_1918_p0 = reg_1963;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_1918_p0 = reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1918_p0 = reg_1941;
    end else begin
        grp_fu_1918_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (1'd0 == and_ln15_fu_2004_p2)) | ((1'b1 == ap_CS_fsm_state98) & (1'd0 == and_ln15_3_fu_2217_p2)) | ((1'b1 == ap_CS_fsm_state69) & (1'd0 == and_ln15_2_fu_2146_p2)) | ((1'b1 == ap_CS_fsm_state40) & (1'd0 == and_ln15_1_fu_2075_p2)))) begin
        grp_fu_1921_opcode = 5'd3;
    end else if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_1921_opcode = 5'd4;
    end else begin
        grp_fu_1921_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_1921_p1 = 32'd1084227584;
    end else if (((1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_1921_p1 = 32'd0;
    end else begin
        grp_fu_1921_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4501_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_ce;
    end else begin
        grp_fu_4501_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4505_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_ce;
    end else begin
        grp_fu_4505_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4509_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_ce;
    end else begin
        grp_fu_4509_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4513_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_ce;
    end else begin
        grp_fu_4513_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4517_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_ce;
    end else begin
        grp_fu_4517_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4521_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_ce;
    end else begin
        grp_fu_4521_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4525_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_ce;
    end else begin
        grp_fu_4525_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4529_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_ce;
    end else begin
        grp_fu_4529_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4533_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_ce;
    end else begin
        grp_fu_4533_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4537_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_ce;
    end else begin
        grp_fu_4537_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4541_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_ce;
    end else begin
        grp_fu_4541_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4545_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_ce;
    end else begin
        grp_fu_4545_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4549_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_ce;
    end else begin
        grp_fu_4549_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4553_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_ce;
    end else begin
        grp_fu_4553_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4557_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_ce;
    end else begin
        grp_fu_4557_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4561_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_ce;
    end else begin
        grp_fu_4561_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4565_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_ce;
    end else begin
        grp_fu_4565_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4569_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_ce;
    end else begin
        grp_fu_4569_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4573_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_ce;
    end else begin
        grp_fu_4573_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4577_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_ce;
    end else begin
        grp_fu_4577_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4581_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_ce;
    end else begin
        grp_fu_4581_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4585_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_ce;
    end else begin
        grp_fu_4585_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4589_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_ce;
    end else begin
        grp_fu_4589_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4593_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_ce;
    end else begin
        grp_fu_4593_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4597_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_ce;
    end else begin
        grp_fu_4597_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4601_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_ce;
    end else begin
        grp_fu_4601_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4605_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_ce;
    end else begin
        grp_fu_4605_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4609_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_ce;
    end else begin
        grp_fu_4609_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4613_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_ce;
    end else begin
        grp_fu_4613_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        grp_fu_4617_ce = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_ce;
    end else begin
        grp_fu_4617_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        grp_p_hls_fptosi_float_i32_fu_1792_x = phi_ln48_3_reg_1777;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        grp_p_hls_fptosi_float_i32_fu_1792_x = phi_ln48_2_reg_1746;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_p_hls_fptosi_float_i32_fu_1792_x = phi_ln48_1_reg_1715;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_p_hls_fptosi_float_i32_fu_1792_x = phi_ln48_reg_1684;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_p_hls_fptosi_float_i32_fu_1792_x = reg_1934;
    end else begin
        grp_p_hls_fptosi_float_i32_fu_1792_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_0_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_0_0_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_0_0_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_0_0_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_1_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_0_1_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_0_1_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_0_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_2_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_0_2_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_0_2_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_0_0_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_3_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_0_3_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_0_3_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_0_0_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_0_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_0_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_0_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_0_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_1_0_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_1_0_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_0_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_1_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_1_1_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_1_1_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_0_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_2_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_1_2_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_1_2_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_0_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_3_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_1_3_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_1_3_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_0_1_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_1_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_1_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_0_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_2_0_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_2_0_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_0_2_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_1_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_2_1_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_2_1_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_0_2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_2_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_2_2_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_2_2_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_0_2_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_3_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_2_3_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_0_2_3_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_0_2_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_2_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_2_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_2_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_0_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_0_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_0_3_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_0_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_0_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_0_3_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_1_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_1_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_0_3_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_1_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_1_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_0_3_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_2_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_2_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_0_3_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_2_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_2_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_0_3_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_3_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_3_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_0_3_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_0_3_3_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_0_3_3_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_0_3_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_0_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_0_3_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_0_3_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_0_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_0_0_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_0_0_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_1_0_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_1_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_0_1_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_0_1_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_1_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_2_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_0_2_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_0_2_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_1_0_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_3_address0_local = p_cast3_fu_2558_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_0_3_address0_local = p_cast_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_0_3_address0_local = zext_ln46_reg_3390;
    end else begin
        p_ZL1P_1_0_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_0_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_0_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_0_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_0_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_1_0_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_1_0_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_1_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_1_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_1_1_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_1_1_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_1_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_2_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_1_2_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_1_2_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_1_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_3_address0_local = p_cast7_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_1_3_address0_local = p_cast5_fu_2312_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_1_3_address0_local = zext_ln46_1_reg_3437;
    end else begin
        p_ZL1P_1_1_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_1_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_1_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_0_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_2_0_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_2_0_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_1_2_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_1_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_2_1_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_2_1_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_1_2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_2_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_2_2_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_2_2_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_1_2_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_3_address0_local = p_cast11_fu_2670_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_2_3_address0_local = p_cast9_fu_2338_p1;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        p_ZL1P_1_2_3_address0_local = zext_ln46_2_reg_3484;
    end else begin
        p_ZL1P_1_2_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_2_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_2_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_2_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_0_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_0_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_1_3_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_0_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_0_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_1_3_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_0_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_0_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_1_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_1_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_1_3_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_1_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_1_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_1_3_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_1_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_1_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_2_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_2_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_1_3_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_2_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_2_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_1_3_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_2_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_2_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_3_address0_local = p_cast15_fu_2722_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_3_address0_local = p_cast13_fu_2364_p1;
    end else begin
        p_ZL1P_1_3_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state119)) begin
        p_ZL1P_1_3_3_address1_local = p_cast14_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        p_ZL1P_1_3_3_address1_local = zext_ln46_3_fu_2252_p1;
    end else begin
        p_ZL1P_1_3_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_3_ce0_local = 1'b1;
    end else begin
        p_ZL1P_1_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state119))) begin
        p_ZL1P_1_3_3_ce1_local = 1'b1;
    end else begin
        p_ZL1P_1_3_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln15_fu_2004_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln19_fu_2010_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (1'd1 == and_ln15_1_fu_2075_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (1'd1 == and_ln19_1_fu_2081_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (1'd1 == and_ln15_2_fu_2146_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (1'd1 == and_ln19_2_fu_2152_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((1'b1 == ap_CS_fsm_state98) & (1'd1 == and_ln15_3_fu_2217_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state99 : begin
            if (((1'b1 == ap_CS_fsm_state99) & (1'd1 == and_ln19_3_fu_2223_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            if (((1'b1 == ap_CS_fsm_state122) & (grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state122;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_B0_address0 = LUT_B0_address0_local;

assign LUT_B0_ce0 = LUT_B0_ce0_local;

assign LUT_B1_address0 = LUT_B1_address0_local;

assign LUT_B1_ce0 = LUT_B1_ce0_local;

assign LUT_B2_address0 = LUT_B2_address0_local;

assign LUT_B2_ce0 = LUT_B2_ce0_local;

assign LUT_B3_address0 = LUT_B3_address0_local;

assign LUT_B3_ce0 = LUT_B3_ce0_local;

assign add47_1_fu_2298_p2 = (k_1_reg_1699 + 3'd1);

assign add47_2_fu_2324_p2 = (k_2_reg_1730 + 3'd1);

assign add47_3_fu_2350_p2 = (k_3_reg_1761 + 3'd1);

assign add47_fu_2264_p2 = (k_reg_1668 + 3'd1);

assign add57_1_fu_2570_p2 = (k_1_reg_1699 + 3'd2);

assign add57_2_fu_2630_p2 = (k_2_reg_1730 + 3'd2);

assign add57_3_fu_2682_p2 = (k_3_reg_1761 + 3'd2);

assign add57_fu_2518_p2 = (k_reg_1668 + 3'd2);

assign add67_1_fu_2596_p2 = (k_1_reg_1699 + 3'd3);

assign add67_2_fu_2656_p2 = (k_2_reg_1730 + 3'd3);

assign add67_3_fu_2708_p2 = (k_3_reg_1761 + 3'd3);

assign add67_fu_2544_p2 = (k_reg_1668 + 3'd3);

assign and_ln15_1_fu_2075_p2 = (or_ln15_1_fu_2069_p2 & grp_fu_1921_p2);

assign and_ln15_2_fu_2146_p2 = (or_ln15_2_fu_2140_p2 & grp_fu_1921_p2);

assign and_ln15_3_fu_2217_p2 = (or_ln15_3_fu_2211_p2 & grp_fu_1921_p2);

assign and_ln15_fu_2004_p2 = (or_ln15_fu_1998_p2 & grp_fu_1921_p2);

assign and_ln19_1_fu_2081_p2 = (or_ln15_1_reg_3407 & grp_fu_1921_p2);

assign and_ln19_2_fu_2152_p2 = (or_ln15_2_reg_3454 & grp_fu_1921_p2);

assign and_ln19_3_fu_2223_p2 = (or_ln15_3_reg_3501 & grp_fu_1921_p2);

assign and_ln19_fu_2010_p2 = (or_ln15_reg_3360 & grp_fu_1921_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

assign bitcast_ln15_1_fu_2039_p1 = reg_1934;

assign bitcast_ln15_2_fu_2110_p1 = reg_1934;

assign bitcast_ln15_3_fu_2181_p1 = reg_1934;

assign bitcast_ln15_fu_1968_p1 = reg_1934;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld;

assign empty_fu_2514_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[7:0];

assign grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_ap_start_reg;

assign grp_fu_486_p_ce = grp_fu_1905_ce;

assign grp_fu_486_p_din0 = grp_fu_1905_p0;

assign grp_fu_486_p_din1 = grp_fu_1905_p1;

assign grp_fu_486_p_opcode = grp_fu_1905_opcode;

assign grp_fu_490_p_ce = grp_fu_1912_ce;

assign grp_fu_490_p_din0 = grp_fu_1912_p0;

assign grp_fu_490_p_din1 = grp_fu_1912_p1;

assign grp_fu_494_p_ce = grp_fu_4501_ce;

assign grp_fu_494_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_din0;

assign grp_fu_494_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_din1;

assign grp_fu_494_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4501_p_opcode;

assign grp_fu_498_p_ce = grp_fu_4505_ce;

assign grp_fu_498_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_din0;

assign grp_fu_498_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_din1;

assign grp_fu_498_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4505_p_opcode;

assign grp_fu_502_p_ce = grp_fu_4509_ce;

assign grp_fu_502_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_din0;

assign grp_fu_502_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_din1;

assign grp_fu_502_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4509_p_opcode;

assign grp_fu_506_p_ce = grp_fu_4513_ce;

assign grp_fu_506_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_din0;

assign grp_fu_506_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_din1;

assign grp_fu_506_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4513_p_opcode;

assign grp_fu_510_p_ce = grp_fu_4517_ce;

assign grp_fu_510_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_din0;

assign grp_fu_510_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_din1;

assign grp_fu_510_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4517_p_opcode;

assign grp_fu_514_p_ce = grp_fu_4521_ce;

assign grp_fu_514_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_din0;

assign grp_fu_514_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_din1;

assign grp_fu_514_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4521_p_opcode;

assign grp_fu_518_p_ce = grp_fu_4525_ce;

assign grp_fu_518_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_din0;

assign grp_fu_518_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_din1;

assign grp_fu_518_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4525_p_opcode;

assign grp_fu_522_p_ce = grp_fu_4529_ce;

assign grp_fu_522_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_din0;

assign grp_fu_522_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_din1;

assign grp_fu_522_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4529_p_opcode;

assign grp_fu_526_p_ce = grp_fu_4533_ce;

assign grp_fu_526_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_din0;

assign grp_fu_526_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_din1;

assign grp_fu_526_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4533_p_opcode;

assign grp_fu_530_p_ce = grp_fu_4537_ce;

assign grp_fu_530_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_din0;

assign grp_fu_530_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_din1;

assign grp_fu_530_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4537_p_opcode;

assign grp_fu_534_p_ce = grp_fu_4541_ce;

assign grp_fu_534_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_din0;

assign grp_fu_534_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_din1;

assign grp_fu_534_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4541_p_opcode;

assign grp_fu_538_p_ce = grp_fu_4545_ce;

assign grp_fu_538_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_din0;

assign grp_fu_538_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_din1;

assign grp_fu_538_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4545_p_opcode;

assign grp_fu_542_p_ce = grp_fu_4549_ce;

assign grp_fu_542_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_din0;

assign grp_fu_542_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_din1;

assign grp_fu_542_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4549_p_opcode;

assign grp_fu_546_p_ce = grp_fu_4553_ce;

assign grp_fu_546_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_din0;

assign grp_fu_546_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_din1;

assign grp_fu_546_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4553_p_opcode;

assign grp_fu_550_p_ce = grp_fu_4557_ce;

assign grp_fu_550_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_din0;

assign grp_fu_550_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_din1;

assign grp_fu_550_p_opcode = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4557_p_opcode;

assign grp_fu_554_p_ce = grp_fu_4561_ce;

assign grp_fu_554_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_din0;

assign grp_fu_554_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4561_p_din1;

assign grp_fu_558_p_ce = grp_fu_4565_ce;

assign grp_fu_558_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_din0;

assign grp_fu_558_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4565_p_din1;

assign grp_fu_562_p_ce = grp_fu_4569_ce;

assign grp_fu_562_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_din0;

assign grp_fu_562_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4569_p_din1;

assign grp_fu_566_p_ce = grp_fu_4573_ce;

assign grp_fu_566_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_din0;

assign grp_fu_566_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4573_p_din1;

assign grp_fu_570_p_ce = grp_fu_4577_ce;

assign grp_fu_570_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_din0;

assign grp_fu_570_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4577_p_din1;

assign grp_fu_574_p_ce = grp_fu_4581_ce;

assign grp_fu_574_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_din0;

assign grp_fu_574_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4581_p_din1;

assign grp_fu_578_p_ce = grp_fu_4585_ce;

assign grp_fu_578_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_din0;

assign grp_fu_578_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4585_p_din1;

assign grp_fu_582_p_ce = grp_fu_4589_ce;

assign grp_fu_582_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_din0;

assign grp_fu_582_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4589_p_din1;

assign grp_fu_586_p_ce = grp_fu_4593_ce;

assign grp_fu_586_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_din0;

assign grp_fu_586_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4593_p_din1;

assign grp_fu_590_p_ce = grp_fu_4597_ce;

assign grp_fu_590_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_din0;

assign grp_fu_590_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4597_p_din1;

assign grp_fu_594_p_ce = grp_fu_4601_ce;

assign grp_fu_594_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_din0;

assign grp_fu_594_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4601_p_din1;

assign grp_fu_598_p_ce = grp_fu_4605_ce;

assign grp_fu_598_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_din0;

assign grp_fu_598_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4605_p_din1;

assign grp_fu_602_p_ce = grp_fu_4609_ce;

assign grp_fu_602_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_din0;

assign grp_fu_602_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4609_p_din1;

assign grp_fu_606_p_ce = grp_fu_4613_ce;

assign grp_fu_606_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_din0;

assign grp_fu_606_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4613_p_din1;

assign grp_fu_610_p_ce = grp_fu_4617_ce;

assign grp_fu_610_p_din0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_din0;

assign grp_fu_610_p_din1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_grp_fu_4617_p_din1;

assign icmp_ln15_1_fu_1992_p2 = ((trunc_ln15_fu_1982_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_2_fu_2057_p2 = ((tmp_38_fu_2043_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln15_3_fu_2063_p2 = ((trunc_ln15_1_fu_2053_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_4_fu_2128_p2 = ((tmp_41_fu_2114_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln15_5_fu_2134_p2 = ((trunc_ln15_2_fu_2124_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_6_fu_2199_p2 = ((tmp_44_fu_2185_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln15_7_fu_2205_p2 = ((trunc_ln15_3_fu_2195_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_1986_p2 = ((tmp_35_fu_1972_p4 != 8'd255) ? 1'b1 : 1'b0);

assign idxprom27_1_fu_2290_p1 = reg_1958;

assign idxprom27_2_fu_2622_p1 = reg_1963;

assign idxprom27_3_fu_2964_p1 = reg_1941;

assign idxprom27_fu_2232_p1 = reg_1941;

assign or_ln15_1_fu_2069_p2 = (icmp_ln15_3_fu_2063_p2 | icmp_ln15_2_fu_2057_p2);

assign or_ln15_2_fu_2140_p2 = (icmp_ln15_5_fu_2134_p2 | icmp_ln15_4_fu_2128_p2);

assign or_ln15_3_fu_2211_p2 = (icmp_ln15_7_fu_2205_p2 | icmp_ln15_6_fu_2199_p2);

assign or_ln15_fu_1998_p2 = (icmp_ln15_fu_1986_p2 | icmp_ln15_1_fu_1992_p2);

assign output_0 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_0;

assign output_0_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_0_ap_vld;

assign output_1 = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_1;

assign output_1_ap_vld = grp_forward_layer_4_2_Pipeline_ACCUM_O_fu_1801_output_1_ap_vld;

assign p_ZL1P_0_0_0_address0 = p_ZL1P_0_0_0_address0_local;

assign p_ZL1P_0_0_0_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_0_0_0_ce0 = p_ZL1P_0_0_0_ce0_local;

assign p_ZL1P_0_0_0_ce1 = p_ZL1P_0_0_0_ce1_local;

assign p_ZL1P_0_0_1_address0 = p_ZL1P_0_0_1_address0_local;

assign p_ZL1P_0_0_1_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_0_0_1_ce0 = p_ZL1P_0_0_1_ce0_local;

assign p_ZL1P_0_0_1_ce1 = p_ZL1P_0_0_1_ce1_local;

assign p_ZL1P_0_0_2_address0 = p_ZL1P_0_0_2_address0_local;

assign p_ZL1P_0_0_2_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_0_0_2_ce0 = p_ZL1P_0_0_2_ce0_local;

assign p_ZL1P_0_0_2_ce1 = p_ZL1P_0_0_2_ce1_local;

assign p_ZL1P_0_0_3_address0 = p_ZL1P_0_0_3_address0_local;

assign p_ZL1P_0_0_3_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_0_0_3_ce0 = p_ZL1P_0_0_3_ce0_local;

assign p_ZL1P_0_0_3_ce1 = p_ZL1P_0_0_3_ce1_local;

assign p_ZL1P_0_1_0_address0 = p_ZL1P_0_1_0_address0_local;

assign p_ZL1P_0_1_0_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_0_1_0_ce0 = p_ZL1P_0_1_0_ce0_local;

assign p_ZL1P_0_1_0_ce1 = p_ZL1P_0_1_0_ce1_local;

assign p_ZL1P_0_1_1_address0 = p_ZL1P_0_1_1_address0_local;

assign p_ZL1P_0_1_1_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_0_1_1_ce0 = p_ZL1P_0_1_1_ce0_local;

assign p_ZL1P_0_1_1_ce1 = p_ZL1P_0_1_1_ce1_local;

assign p_ZL1P_0_1_2_address0 = p_ZL1P_0_1_2_address0_local;

assign p_ZL1P_0_1_2_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_0_1_2_ce0 = p_ZL1P_0_1_2_ce0_local;

assign p_ZL1P_0_1_2_ce1 = p_ZL1P_0_1_2_ce1_local;

assign p_ZL1P_0_1_3_address0 = p_ZL1P_0_1_3_address0_local;

assign p_ZL1P_0_1_3_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_0_1_3_ce0 = p_ZL1P_0_1_3_ce0_local;

assign p_ZL1P_0_1_3_ce1 = p_ZL1P_0_1_3_ce1_local;

assign p_ZL1P_0_2_0_address0 = p_ZL1P_0_2_0_address0_local;

assign p_ZL1P_0_2_0_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_0_2_0_ce0 = p_ZL1P_0_2_0_ce0_local;

assign p_ZL1P_0_2_0_ce1 = p_ZL1P_0_2_0_ce1_local;

assign p_ZL1P_0_2_1_address0 = p_ZL1P_0_2_1_address0_local;

assign p_ZL1P_0_2_1_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_0_2_1_ce0 = p_ZL1P_0_2_1_ce0_local;

assign p_ZL1P_0_2_1_ce1 = p_ZL1P_0_2_1_ce1_local;

assign p_ZL1P_0_2_2_address0 = p_ZL1P_0_2_2_address0_local;

assign p_ZL1P_0_2_2_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_0_2_2_ce0 = p_ZL1P_0_2_2_ce0_local;

assign p_ZL1P_0_2_2_ce1 = p_ZL1P_0_2_2_ce1_local;

assign p_ZL1P_0_2_3_address0 = p_ZL1P_0_2_3_address0_local;

assign p_ZL1P_0_2_3_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_0_2_3_ce0 = p_ZL1P_0_2_3_ce0_local;

assign p_ZL1P_0_2_3_ce1 = p_ZL1P_0_2_3_ce1_local;

assign p_ZL1P_0_3_0_address0 = p_ZL1P_0_3_0_address0_local;

assign p_ZL1P_0_3_0_address1 = p_ZL1P_0_3_0_address1_local;

assign p_ZL1P_0_3_0_ce0 = p_ZL1P_0_3_0_ce0_local;

assign p_ZL1P_0_3_0_ce1 = p_ZL1P_0_3_0_ce1_local;

assign p_ZL1P_0_3_1_address0 = p_ZL1P_0_3_1_address0_local;

assign p_ZL1P_0_3_1_address1 = p_ZL1P_0_3_1_address1_local;

assign p_ZL1P_0_3_1_ce0 = p_ZL1P_0_3_1_ce0_local;

assign p_ZL1P_0_3_1_ce1 = p_ZL1P_0_3_1_ce1_local;

assign p_ZL1P_0_3_2_address0 = p_ZL1P_0_3_2_address0_local;

assign p_ZL1P_0_3_2_address1 = p_ZL1P_0_3_2_address1_local;

assign p_ZL1P_0_3_2_ce0 = p_ZL1P_0_3_2_ce0_local;

assign p_ZL1P_0_3_2_ce1 = p_ZL1P_0_3_2_ce1_local;

assign p_ZL1P_0_3_3_address0 = p_ZL1P_0_3_3_address0_local;

assign p_ZL1P_0_3_3_address1 = p_ZL1P_0_3_3_address1_local;

assign p_ZL1P_0_3_3_ce0 = p_ZL1P_0_3_3_ce0_local;

assign p_ZL1P_0_3_3_ce1 = p_ZL1P_0_3_3_ce1_local;

assign p_ZL1P_1_0_0_address0 = p_ZL1P_1_0_0_address0_local;

assign p_ZL1P_1_0_0_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_1_0_0_ce0 = p_ZL1P_1_0_0_ce0_local;

assign p_ZL1P_1_0_0_ce1 = p_ZL1P_1_0_0_ce1_local;

assign p_ZL1P_1_0_1_address0 = p_ZL1P_1_0_1_address0_local;

assign p_ZL1P_1_0_1_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_1_0_1_ce0 = p_ZL1P_1_0_1_ce0_local;

assign p_ZL1P_1_0_1_ce1 = p_ZL1P_1_0_1_ce1_local;

assign p_ZL1P_1_0_2_address0 = p_ZL1P_1_0_2_address0_local;

assign p_ZL1P_1_0_2_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_1_0_2_ce0 = p_ZL1P_1_0_2_ce0_local;

assign p_ZL1P_1_0_2_ce1 = p_ZL1P_1_0_2_ce1_local;

assign p_ZL1P_1_0_3_address0 = p_ZL1P_1_0_3_address0_local;

assign p_ZL1P_1_0_3_address1 = p_cast2_fu_2532_p1;

assign p_ZL1P_1_0_3_ce0 = p_ZL1P_1_0_3_ce0_local;

assign p_ZL1P_1_0_3_ce1 = p_ZL1P_1_0_3_ce1_local;

assign p_ZL1P_1_1_0_address0 = p_ZL1P_1_1_0_address0_local;

assign p_ZL1P_1_1_0_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_1_1_0_ce0 = p_ZL1P_1_1_0_ce0_local;

assign p_ZL1P_1_1_0_ce1 = p_ZL1P_1_1_0_ce1_local;

assign p_ZL1P_1_1_1_address0 = p_ZL1P_1_1_1_address0_local;

assign p_ZL1P_1_1_1_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_1_1_1_ce0 = p_ZL1P_1_1_1_ce0_local;

assign p_ZL1P_1_1_1_ce1 = p_ZL1P_1_1_1_ce1_local;

assign p_ZL1P_1_1_2_address0 = p_ZL1P_1_1_2_address0_local;

assign p_ZL1P_1_1_2_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_1_1_2_ce0 = p_ZL1P_1_1_2_ce0_local;

assign p_ZL1P_1_1_2_ce1 = p_ZL1P_1_1_2_ce1_local;

assign p_ZL1P_1_1_3_address0 = p_ZL1P_1_1_3_address0_local;

assign p_ZL1P_1_1_3_address1 = p_cast6_fu_2584_p1;

assign p_ZL1P_1_1_3_ce0 = p_ZL1P_1_1_3_ce0_local;

assign p_ZL1P_1_1_3_ce1 = p_ZL1P_1_1_3_ce1_local;

assign p_ZL1P_1_2_0_address0 = p_ZL1P_1_2_0_address0_local;

assign p_ZL1P_1_2_0_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_1_2_0_ce0 = p_ZL1P_1_2_0_ce0_local;

assign p_ZL1P_1_2_0_ce1 = p_ZL1P_1_2_0_ce1_local;

assign p_ZL1P_1_2_1_address0 = p_ZL1P_1_2_1_address0_local;

assign p_ZL1P_1_2_1_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_1_2_1_ce0 = p_ZL1P_1_2_1_ce0_local;

assign p_ZL1P_1_2_1_ce1 = p_ZL1P_1_2_1_ce1_local;

assign p_ZL1P_1_2_2_address0 = p_ZL1P_1_2_2_address0_local;

assign p_ZL1P_1_2_2_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_1_2_2_ce0 = p_ZL1P_1_2_2_ce0_local;

assign p_ZL1P_1_2_2_ce1 = p_ZL1P_1_2_2_ce1_local;

assign p_ZL1P_1_2_3_address0 = p_ZL1P_1_2_3_address0_local;

assign p_ZL1P_1_2_3_address1 = p_cast10_fu_2644_p1;

assign p_ZL1P_1_2_3_ce0 = p_ZL1P_1_2_3_ce0_local;

assign p_ZL1P_1_2_3_ce1 = p_ZL1P_1_2_3_ce1_local;

assign p_ZL1P_1_3_0_address0 = p_ZL1P_1_3_0_address0_local;

assign p_ZL1P_1_3_0_address1 = p_ZL1P_1_3_0_address1_local;

assign p_ZL1P_1_3_0_ce0 = p_ZL1P_1_3_0_ce0_local;

assign p_ZL1P_1_3_0_ce1 = p_ZL1P_1_3_0_ce1_local;

assign p_ZL1P_1_3_1_address0 = p_ZL1P_1_3_1_address0_local;

assign p_ZL1P_1_3_1_address1 = p_ZL1P_1_3_1_address1_local;

assign p_ZL1P_1_3_1_ce0 = p_ZL1P_1_3_1_ce0_local;

assign p_ZL1P_1_3_1_ce1 = p_ZL1P_1_3_1_ce1_local;

assign p_ZL1P_1_3_2_address0 = p_ZL1P_1_3_2_address0_local;

assign p_ZL1P_1_3_2_address1 = p_ZL1P_1_3_2_address1_local;

assign p_ZL1P_1_3_2_ce0 = p_ZL1P_1_3_2_ce0_local;

assign p_ZL1P_1_3_2_ce1 = p_ZL1P_1_3_2_ce1_local;

assign p_ZL1P_1_3_3_address0 = p_ZL1P_1_3_3_address0_local;

assign p_ZL1P_1_3_3_address1 = p_ZL1P_1_3_3_address1_local;

assign p_ZL1P_1_3_3_ce0 = p_ZL1P_1_3_3_ce0_local;

assign p_ZL1P_1_3_3_ce1 = p_ZL1P_1_3_3_ce1_local;

assign p_cast10_fu_2644_p1 = tmp_58_fu_2636_p3;

assign p_cast11_fu_2670_p1 = tmp_59_fu_2662_p3;

assign p_cast13_fu_2364_p1 = tmp_60_fu_2356_p3;

assign p_cast14_fu_2696_p1 = tmp_61_fu_2688_p3;

assign p_cast15_fu_2722_p1 = tmp_62_fu_2714_p3;

assign p_cast2_fu_2532_p1 = tmp_52_fu_2524_p3;

assign p_cast3_fu_2558_p1 = tmp_53_fu_2550_p3;

assign p_cast5_fu_2312_p1 = tmp_54_fu_2304_p3;

assign p_cast6_fu_2584_p1 = tmp_55_fu_2576_p3;

assign p_cast7_fu_2610_p1 = tmp_56_fu_2602_p3;

assign p_cast9_fu_2338_p1 = tmp_57_fu_2330_p3;

assign p_cast_fu_2278_p1 = tmp_51_fu_2270_p3;

assign tmp_10_fu_3041_p9 = 'bx;

assign tmp_11_fu_2422_p9 = 'bx;

assign tmp_12_fu_2445_p9 = 'bx;

assign tmp_13_fu_2780_p9 = 'bx;

assign tmp_14_fu_2803_p9 = 'bx;

assign tmp_15_fu_3064_p9 = 'bx;

assign tmp_16_fu_3087_p9 = 'bx;

assign tmp_17_fu_3110_p9 = 'bx;

assign tmp_18_fu_3133_p9 = 'bx;

assign tmp_19_fu_2468_p9 = 'bx;

assign tmp_1_fu_2757_p9 = 'bx;

assign tmp_20_fu_2491_p9 = 'bx;

assign tmp_21_fu_2826_p9 = 'bx;

assign tmp_22_fu_2849_p9 = 'bx;

assign tmp_23_fu_3156_p9 = 'bx;

assign tmp_24_fu_3179_p9 = 'bx;

assign tmp_25_fu_3202_p9 = 'bx;

assign tmp_26_fu_3225_p9 = 'bx;

assign tmp_27_fu_2872_p9 = 'bx;

assign tmp_28_fu_2895_p9 = 'bx;

assign tmp_29_fu_2918_p9 = 'bx;

assign tmp_30_fu_2941_p9 = 'bx;

assign tmp_31_fu_3248_p9 = 'bx;

assign tmp_32_fu_3271_p9 = 'bx;

assign tmp_33_fu_3294_p9 = 'bx;

assign tmp_34_fu_3317_p9 = 'bx;

assign tmp_35_fu_1972_p4 = {{bitcast_ln15_fu_1968_p1[30:23]}};

assign tmp_38_fu_2043_p4 = {{bitcast_ln15_1_fu_2039_p1[30:23]}};

assign tmp_3_fu_2972_p9 = 'bx;

assign tmp_41_fu_2114_p4 = {{bitcast_ln15_2_fu_2110_p1[30:23]}};

assign tmp_44_fu_2185_p4 = {{bitcast_ln15_3_fu_2181_p1[30:23]}};

assign tmp_47_fu_2023_p3 = k_reg_1668[32'd2];

assign tmp_48_fu_2094_p3 = k_1_reg_1699[32'd2];

assign tmp_49_fu_2165_p3 = k_2_reg_1730[32'd2];

assign tmp_50_fu_2244_p3 = k_3_reg_1761[32'd2];

assign tmp_51_fu_2270_p3 = add47_fu_2264_p2[32'd2];

assign tmp_52_fu_2524_p3 = add57_fu_2518_p2[32'd2];

assign tmp_53_fu_2550_p3 = add67_fu_2544_p2[32'd2];

assign tmp_54_fu_2304_p3 = add47_1_fu_2298_p2[32'd2];

assign tmp_55_fu_2576_p3 = add57_1_fu_2570_p2[32'd2];

assign tmp_56_fu_2602_p3 = add67_1_fu_2596_p2[32'd2];

assign tmp_57_fu_2330_p3 = add47_2_fu_2324_p2[32'd2];

assign tmp_58_fu_2636_p3 = add57_2_fu_2630_p2[32'd2];

assign tmp_59_fu_2662_p3 = add67_2_fu_2656_p2[32'd2];

assign tmp_5_fu_2995_p9 = 'bx;

assign tmp_60_fu_2356_p3 = add47_3_fu_2350_p2[32'd2];

assign tmp_61_fu_2688_p3 = add57_3_fu_2682_p2[32'd2];

assign tmp_62_fu_2714_p3 = add67_3_fu_2708_p2[32'd2];

assign tmp_7_fu_3018_p9 = 'bx;

assign tmp_8_fu_2376_p9 = 'bx;

assign tmp_9_fu_2399_p9 = 'bx;

assign tmp_s_fu_2734_p9 = 'bx;

assign trunc_ln15_1_fu_2053_p1 = bitcast_ln15_1_fu_2039_p1[22:0];

assign trunc_ln15_2_fu_2124_p1 = bitcast_ln15_2_fu_2110_p1[22:0];

assign trunc_ln15_3_fu_2195_p1 = bitcast_ln15_3_fu_2181_p1[22:0];

assign trunc_ln15_fu_1982_p1 = bitcast_ln15_fu_1968_p1[22:0];

assign trunc_ln25_1_fu_2086_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[2:0];

assign trunc_ln25_2_fu_2157_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[2:0];

assign trunc_ln25_3_fu_2228_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[2:0];

assign trunc_ln25_fu_2015_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[2:0];

assign trunc_ln46_1_fu_2090_p1 = k_1_reg_1699[1:0];

assign trunc_ln46_2_fu_2161_p1 = k_2_reg_1730[1:0];

assign trunc_ln46_3_fu_2240_p1 = k_3_reg_1761[1:0];

assign trunc_ln46_fu_2019_p1 = k_reg_1668[1:0];

assign trunc_ln8_1_fu_2106_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[7:0];

assign trunc_ln8_2_fu_2177_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[7:0];

assign trunc_ln8_fu_2035_p1 = grp_p_hls_fptosi_float_i32_fu_1792_ap_return[7:0];

assign zext_ln46_1_fu_2102_p1 = tmp_48_fu_2094_p3;

assign zext_ln46_2_fu_2173_p1 = tmp_49_fu_2165_p3;

assign zext_ln46_3_fu_2252_p1 = tmp_50_fu_2244_p3;

assign zext_ln46_fu_2031_p1 = tmp_47_fu_2023_p3;

always @ (posedge ap_clk) begin
    zext_ln46_reg_3390[63:1] <= 63'b000000000000000000000000000000000000000000000000000000000000000;
    zext_ln46_1_reg_3437[63:1] <= 63'b000000000000000000000000000000000000000000000000000000000000000;
    zext_ln46_2_reg_3484[63:1] <= 63'b000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //eclair_forward_layer_4_2_s
