;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -107, <-20
	DJN -1, @-20
	SPL @400, #-70
	JMP <121, 703
	CMP -207, <-120
	DAT #10, #10
	SPL @400, #-70
	SLT 20, @12
	SUB 12, @10
	MOV #12, @0
	SUB <110, 10
	SUB 100, 100
	SUB -400, -600
	SLT 10, 10
	JMN 10, 10
	SUB #0, @1
	MOV <110, 19
	MOV <110, 19
	MOV <110, 19
	DAT #20, <12
	CMP @-127, 100
	CMP @-127, 100
	ADD #270, <1
	SUB -0, -0
	SPL @400, #-70
	SUB #0, @1
	SUB -400, -600
	SLT 21, 0
	SUB #0, @1
	MOV <110, 19
	CMP @-127, 100
	ADD <-30, 9
	SUB @-127, 100
	SPL @400, #-70
	SPL 0, <332
	SUB #400, @-70
	SPL 0, <332
	SPL 0, <332
	SUB -0, -0
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB -207, <-120
	SPL 0, <332
	CMP -207, <-120
	SUB #72, @200
	MOV -107, <-20
	DJN -1, @-20
	ADD <0, @1
	JMP <121, 703
	SUB 20, @12
