$date
	Mon May 28 21:42:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module delay_tb $end
$var wire 1 ! d_out $end
$var reg 1 " clk $end
$var reg 1 # d_in $end
$scope module del $end
$var wire 1 " clk $end
$var wire 1 # sig_in $end
$var wire 1 ! sig_out $end
$var reg 3 $ buffer [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
0!
$end
#1
0"
#2
b100 $
1"
1#
#3
0"
#4
b110 $
1"
#5
0"
#6
1!
b11 $
1"
0#
#7
0"
#8
b101 $
1"
1#
#9
0"
#10
0!
b10 $
1"
0#
#11
0"
#12
1!
b101 $
1"
1#
#13
0"
#14
0!
b10 $
1"
0#
#15
0"
#16
1!
b101 $
1"
1#
#17
0"
#18
0!
b110 $
1"
#19
0"
#20
1!
b11 $
1"
0#
#21
0"
#22
b1 $
1"
#23
0"
#24
0!
b100 $
1"
1#
#25
0"
#26
b110 $
1"
#27
0"
#28
1!
b111 $
1"
#29
0"
#30
1"
#31
0"
#32
1"
#33
0"
#34
1"
