{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479056358060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479056358060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 00:59:17 2016 " "Processing started: Mon Nov 14 00:59:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479056358060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479056358060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_NUM -c DIGITAL_NUM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_NUM -c DIGITAL_NUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479056358060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479056358840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_mod_module.v 1 1 " "Found 1 design units, including 1 entities, in source file number_mod_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER_MOD_MODULE " "Found entity 1: NUMBER_MOD_MODULE" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056359292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056359292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_encoder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_encoder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMG_ENCODER_MODULE " "Found entity 1: SMG_ENCODER_MODULE" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056359292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056359292 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 COL_SCAN_MODULE.v(18) " "Verilog HDL Expression warning at COL_SCAN_MODULE.v(18): truncated literal to match 19 bits" {  } { { "COL_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/COL_SCAN_MODULE.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479056359292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file col_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 COL_SCAN_MODULE " "Found entity 1: COL_SCAN_MODULE" {  } { { "COL_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/COL_SCAN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056359292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056359292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file row_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROW_SCAN_MODULE " "Found entity 1: ROW_SCAN_MODULE" {  } { { "ROW_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/ROW_SCAN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056359292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056359292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMG_SCAN_MODULE " "Found entity 1: SMG_SCAN_MODULE" {  } { { "SMG_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_SCAN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056359292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056359292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056359292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056359292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479056359323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBER_MOD_MODULE NUMBER_MOD_MODULE:U2 " "Elaborating entity \"NUMBER_MOD_MODULE\" for hierarchy \"NUMBER_MOD_MODULE:U2\"" {  } { { "top_module.v" "U2" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056359323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NUMBER_MOD_MODULE.v(39) " "Verilog HDL assignment warning at NUMBER_MOD_MODULE.v(39): truncated value with size 32 to match size of target (1)" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479056359339 "|top_module|NUMBER_MOD_MODULE:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NUMBER_MOD_MODULE.v(40) " "Verilog HDL assignment warning at NUMBER_MOD_MODULE.v(40): truncated value with size 32 to match size of target (1)" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479056359339 "|top_module|NUMBER_MOD_MODULE:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG_ENCODER_MODULE SMG_ENCODER_MODULE:U3 " "Elaborating entity \"SMG_ENCODER_MODULE\" for hierarchy \"SMG_ENCODER_MODULE:U3\"" {  } { { "top_module.v" "U3" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056359339 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SMG_ENCODER_MODULE.v(54) " "Verilog HDL Case Statement warning at SMG_ENCODER_MODULE.v(54): case item expression covers a value already covered by a previous case item" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1479056359339 "|top_module|SMG_ENCODER_MODULE:U2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SMG_ENCODER_MODULE.v(87) " "Verilog HDL Case Statement warning at SMG_ENCODER_MODULE.v(87): case item expression covers a value already covered by a previous case item" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 87 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1479056359339 "|top_module|SMG_ENCODER_MODULE:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG_SCAN_MODULE SMG_SCAN_MODULE:U4 " "Elaborating entity \"SMG_SCAN_MODULE\" for hierarchy \"SMG_SCAN_MODULE:U4\"" {  } { { "top_module.v" "U4" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056359339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROW_SCAN_MODULE SMG_SCAN_MODULE:U4\|ROW_SCAN_MODULE:U_row_scan_module_Inst " "Elaborating entity \"ROW_SCAN_MODULE\" for hierarchy \"SMG_SCAN_MODULE:U4\|ROW_SCAN_MODULE:U_row_scan_module_Inst\"" {  } { { "SMG_SCAN_MODULE.v" "U_row_scan_module_Inst" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_SCAN_MODULE.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056359339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COL_SCAN_MODULE SMG_SCAN_MODULE:U4\|COL_SCAN_MODULE:U_col_scan_module_Inst " "Elaborating entity \"COL_SCAN_MODULE\" for hierarchy \"SMG_SCAN_MODULE:U4\|COL_SCAN_MODULE:U_col_scan_module_Inst\"" {  } { { "SMG_SCAN_MODULE.v" "U_col_scan_module_Inst" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_SCAN_MODULE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056359339 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Number_Data U2 " "Port \"Number_Data\" does not exist in macrofunction \"U2\"" {  } { { "top_module.v" "U2" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 35 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1479056359370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479056359370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479056359573 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 00:59:19 2016 " "Processing ended: Mon Nov 14 00:59:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479056359573 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479056359573 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479056359573 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479056359573 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479056360150 ""}
