/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_Bypass__0__MASK, 0x10
.set ADC_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 4
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x10
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 4
.set ADC_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x04
.set ADC_IRQ__INTC_NUMBER, 2
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* PGA */
.set PGA_SC__BST, CYREG_SC2_BST
.set PGA_SC__CLK, CYREG_SC2_CLK
.set PGA_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_SC__CMPINV_MASK, 0x04
.set PGA_SC__CPTR, CYREG_SC_CPTR
.set PGA_SC__CPTR_MASK, 0x04
.set PGA_SC__CR0, CYREG_SC2_CR0
.set PGA_SC__CR1, CYREG_SC2_CR1
.set PGA_SC__CR2, CYREG_SC2_CR2
.set PGA_SC__MSK, CYREG_SC_MSK
.set PGA_SC__MSK_MASK, 0x04
.set PGA_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_SC__PM_ACT_MSK, 0x04
.set PGA_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_SC__PM_STBY_MSK, 0x04
.set PGA_SC__SR, CYREG_SC_SR
.set PGA_SC__SR_MASK, 0x04
.set PGA_SC__SW0, CYREG_SC2_SW0
.set PGA_SC__SW10, CYREG_SC2_SW10
.set PGA_SC__SW2, CYREG_SC2_SW2
.set PGA_SC__SW3, CYREG_SC2_SW3
.set PGA_SC__SW4, CYREG_SC2_SW4
.set PGA_SC__SW6, CYREG_SC2_SW6
.set PGA_SC__SW7, CYREG_SC2_SW7
.set PGA_SC__SW8, CYREG_SC2_SW8
.set PGA_SC__WRK1, CYREG_SC_WRK1
.set PGA_SC__WRK1_MASK, 0x04

/* Vo1 */
.set Vo1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Vo1__0__MASK, 0x40
.set Vo1__0__PC, CYREG_PRT0_PC6
.set Vo1__0__PORT, 0
.set Vo1__0__SHIFT, 6
.set Vo1__AG, CYREG_PRT0_AG
.set Vo1__AMUX, CYREG_PRT0_AMUX
.set Vo1__BIE, CYREG_PRT0_BIE
.set Vo1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vo1__BYP, CYREG_PRT0_BYP
.set Vo1__CTL, CYREG_PRT0_CTL
.set Vo1__DM0, CYREG_PRT0_DM0
.set Vo1__DM1, CYREG_PRT0_DM1
.set Vo1__DM2, CYREG_PRT0_DM2
.set Vo1__DR, CYREG_PRT0_DR
.set Vo1__INP_DIS, CYREG_PRT0_INP_DIS
.set Vo1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vo1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vo1__LCD_EN, CYREG_PRT0_LCD_EN
.set Vo1__MASK, 0x40
.set Vo1__PORT, 0
.set Vo1__PRT, CYREG_PRT0_PRT
.set Vo1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vo1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vo1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vo1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vo1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vo1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vo1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vo1__PS, CYREG_PRT0_PS
.set Vo1__SHIFT, 6
.set Vo1__SLW, CYREG_PRT0_SLW

/* Vo2 */
.set Vo2__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Vo2__0__MASK, 0x20
.set Vo2__0__PC, CYREG_PRT6_PC5
.set Vo2__0__PORT, 6
.set Vo2__0__SHIFT, 5
.set Vo2__AG, CYREG_PRT6_AG
.set Vo2__AMUX, CYREG_PRT6_AMUX
.set Vo2__BIE, CYREG_PRT6_BIE
.set Vo2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Vo2__BYP, CYREG_PRT6_BYP
.set Vo2__CTL, CYREG_PRT6_CTL
.set Vo2__DM0, CYREG_PRT6_DM0
.set Vo2__DM1, CYREG_PRT6_DM1
.set Vo2__DM2, CYREG_PRT6_DM2
.set Vo2__DR, CYREG_PRT6_DR
.set Vo2__INP_DIS, CYREG_PRT6_INP_DIS
.set Vo2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Vo2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Vo2__LCD_EN, CYREG_PRT6_LCD_EN
.set Vo2__MASK, 0x20
.set Vo2__PORT, 6
.set Vo2__PRT, CYREG_PRT6_PRT
.set Vo2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Vo2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Vo2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Vo2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Vo2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Vo2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Vo2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Vo2__PS, CYREG_PRT6_PS
.set Vo2__SHIFT, 5
.set Vo2__SLW, CYREG_PRT6_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT1_PC6
.set Rx_1__0__PORT, 1
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT1_AG
.set Rx_1__AMUX, CYREG_PRT1_AMUX
.set Rx_1__BIE, CYREG_PRT1_BIE
.set Rx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_1__BYP, CYREG_PRT1_BYP
.set Rx_1__CTL, CYREG_PRT1_CTL
.set Rx_1__DM0, CYREG_PRT1_DM0
.set Rx_1__DM1, CYREG_PRT1_DM1
.set Rx_1__DM2, CYREG_PRT1_DM2
.set Rx_1__DR, CYREG_PRT1_DR
.set Rx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 1
.set Rx_1__PRT, CYREG_PRT1_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_1__PS, CYREG_PRT1_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT1_PC7
.set Tx_1__0__PORT, 1
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT1_AG
.set Tx_1__AMUX, CYREG_PRT1_AMUX
.set Tx_1__BIE, CYREG_PRT1_BIE
.set Tx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_1__BYP, CYREG_PRT1_BYP
.set Tx_1__CTL, CYREG_PRT1_CTL
.set Tx_1__DM0, CYREG_PRT1_DM0
.set Tx_1__DM1, CYREG_PRT1_DM1
.set Tx_1__DM2, CYREG_PRT1_DM2
.set Tx_1__DR, CYREG_PRT1_DR
.set Tx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 1
.set Tx_1__PRT, CYREG_PRT1_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_1__PS, CYREG_PRT1_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT1_SLW

/* VDAC8 */
.set VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_viDAC8__D, CYREG_DAC2_D
.set VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x80
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DAC_WC1 */
.set DAC_WC1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DAC_WC1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DAC_WC1__INTC_MASK, 0x01
.set DAC_WC1__INTC_NUMBER, 0
.set DAC_WC1__INTC_PRIOR_NUM, 7
.set DAC_WC1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set DAC_WC1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DAC_WC1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DAC_WC2 */
.set DAC_WC2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DAC_WC2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DAC_WC2__INTC_MASK, 0x02
.set DAC_WC2__INTC_NUMBER, 1
.set DAC_WC2__INTC_PRIOR_NUM, 7
.set DAC_WC2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set DAC_WC2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DAC_WC2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_Seg */
.set LCD_Seg_bLCDDSD_CtrlReg__0__MASK, 0x01
.set LCD_Seg_bLCDDSD_CtrlReg__0__POS, 0
.set LCD_Seg_bLCDDSD_CtrlReg__1__MASK, 0x02
.set LCD_Seg_bLCDDSD_CtrlReg__1__POS, 1
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set LCD_Seg_bLCDDSD_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set LCD_Seg_bLCDDSD_CtrlReg__2__MASK, 0x04
.set LCD_Seg_bLCDDSD_CtrlReg__2__POS, 2
.set LCD_Seg_bLCDDSD_CtrlReg__3__MASK, 0x08
.set LCD_Seg_bLCDDSD_CtrlReg__3__POS, 3
.set LCD_Seg_bLCDDSD_CtrlReg__7__MASK, 0x80
.set LCD_Seg_bLCDDSD_CtrlReg__7__POS, 7
.set LCD_Seg_bLCDDSD_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set LCD_Seg_bLCDDSD_CtrlReg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__COUNT_REG, CYREG_B0_UDB13_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set LCD_Seg_bLCDDSD_CtrlReg__MASK, 0x8F
.set LCD_Seg_bLCDDSD_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set LCD_Seg_bLCDDSD_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set LCD_Seg_bLCDDSD_CtrlReg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set LCD_Seg_Com__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set LCD_Seg_Com__0__MASK, 0x10
.set LCD_Seg_Com__0__PC, CYREG_PRT4_PC4
.set LCD_Seg_Com__0__PORT, 4
.set LCD_Seg_Com__0__SHIFT, 4
.set LCD_Seg_Com__1__INTTYPE, CYREG_PICU4_INTTYPE5
.set LCD_Seg_Com__1__MASK, 0x20
.set LCD_Seg_Com__1__PC, CYREG_PRT4_PC5
.set LCD_Seg_Com__1__PORT, 4
.set LCD_Seg_Com__1__SHIFT, 5
.set LCD_Seg_Com__2__INTTYPE, CYREG_PICU4_INTTYPE6
.set LCD_Seg_Com__2__MASK, 0x40
.set LCD_Seg_Com__2__PC, CYREG_PRT4_PC6
.set LCD_Seg_Com__2__PORT, 4
.set LCD_Seg_Com__2__SHIFT, 6
.set LCD_Seg_Com__3__INTTYPE, CYREG_PICU4_INTTYPE7
.set LCD_Seg_Com__3__MASK, 0x80
.set LCD_Seg_Com__3__PC, CYREG_PRT4_PC7
.set LCD_Seg_Com__3__PORT, 4
.set LCD_Seg_Com__3__SHIFT, 7
.set LCD_Seg_Com__AG, CYREG_PRT4_AG
.set LCD_Seg_Com__AMUX, CYREG_PRT4_AMUX
.set LCD_Seg_Com__BIE, CYREG_PRT4_BIE
.set LCD_Seg_Com__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LCD_Seg_Com__BYP, CYREG_PRT4_BYP
.set LCD_Seg_Com__CTL, CYREG_PRT4_CTL
.set LCD_Seg_Com__DM0, CYREG_PRT4_DM0
.set LCD_Seg_Com__DM1, CYREG_PRT4_DM1
.set LCD_Seg_Com__DM2, CYREG_PRT4_DM2
.set LCD_Seg_Com__DR, CYREG_PRT4_DR
.set LCD_Seg_Com__INP_DIS, CYREG_PRT4_INP_DIS
.set LCD_Seg_Com__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LCD_Seg_Com__LCD_COM_MASK__0, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__1, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__12, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__15, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__2, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__3, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__4, 0xF0
.set LCD_Seg_Com__LCD_COM_MASK__5, 0x00
.set LCD_Seg_Com__LCD_COM_MASK__6, 0x00
.set LCD_Seg_Com__LCD_COM_PIN__0, 4
.set LCD_Seg_Com__LCD_COM_PIN__1, 5
.set LCD_Seg_Com__LCD_COM_PIN__2, 6
.set LCD_Seg_Com__LCD_COM_PIN__3, 7
.set LCD_Seg_Com__LCD_COM_PORT__0, 4
.set LCD_Seg_Com__LCD_COM_PORT__1, 4
.set LCD_Seg_Com__LCD_COM_PORT__2, 4
.set LCD_Seg_Com__LCD_COM_PORT__3, 4
.set LCD_Seg_Com__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LCD_Seg_Com__LCD_EN, CYREG_PRT4_LCD_EN
.set LCD_Seg_Com__LCD_SEG_MASK__0, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__1, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__12, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__15, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__2, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__3, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__4, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__5, 0x00
.set LCD_Seg_Com__LCD_SEG_MASK__6, 0x00
.set LCD_Seg_Com__MASK, 0xF0
.set LCD_Seg_Com__PORT, 4
.set LCD_Seg_Com__PRT, CYREG_PRT4_PRT
.set LCD_Seg_Com__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LCD_Seg_Com__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LCD_Seg_Com__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LCD_Seg_Com__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LCD_Seg_Com__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LCD_Seg_Com__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LCD_Seg_Com__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LCD_Seg_Com__PS, CYREG_PRT4_PS
.set LCD_Seg_Com__SHIFT, 4
.set LCD_Seg_Com__SLW, CYREG_PRT4_SLW
.set LCD_Seg_Frame_Dma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LCD_Seg_Frame_Dma__DRQ_NUMBER, 3
.set LCD_Seg_Frame_Dma__NUMBEROF_TDS, 0
.set LCD_Seg_Frame_Dma__PRIORITY, 2
.set LCD_Seg_Frame_Dma__TERMIN_EN, 0
.set LCD_Seg_Frame_Dma__TERMIN_SEL, 0
.set LCD_Seg_Frame_Dma__TERMOUT0_EN, 0
.set LCD_Seg_Frame_Dma__TERMOUT0_SEL, 0
.set LCD_Seg_Frame_Dma__TERMOUT1_EN, 0
.set LCD_Seg_Frame_Dma__TERMOUT1_SEL, 0
.set LCD_Seg_Int_Clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set LCD_Seg_Int_Clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set LCD_Seg_Int_Clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set LCD_Seg_Int_Clock__CFG2_SRC_SEL_MASK, 0x07
.set LCD_Seg_Int_Clock__INDEX, 0x02
.set LCD_Seg_Int_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD_Seg_Int_Clock__PM_ACT_MSK, 0x04
.set LCD_Seg_Int_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD_Seg_Int_Clock__PM_STBY_MSK, 0x04
.set LCD_Seg_LCD__CFG, CYREG_LCDTMR_CFG
.set LCD_Seg_LCD__CR, CYREG_LCDDRV_CR
.set LCD_Seg_LCD__CR0, CYREG_LCDDAC_CR0
.set LCD_Seg_LCD__CR1, CYREG_LCDDAC_CR1
.set LCD_Seg_LCD__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set LCD_Seg_LCD__PM_ACT_MSK, 0x10
.set LCD_Seg_LCD__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set LCD_Seg_LCD__PM_STBY_MSK, 0x10
.set LCD_Seg_LCD__SW0, CYREG_LCDDAC_SW0
.set LCD_Seg_LCD__SW1, CYREG_LCDDAC_SW1
.set LCD_Seg_LCD__SW2, CYREG_LCDDAC_SW2
.set LCD_Seg_LCD__SW3, CYREG_LCDDAC_SW3
.set LCD_Seg_LCD__SW4, CYREG_LCDDAC_SW4
.set LCD_Seg_Lcd_Dma__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LCD_Seg_Lcd_Dma__DRQ_NUMBER, 0
.set LCD_Seg_Lcd_Dma__NUMBEROF_TDS, 0
.set LCD_Seg_Lcd_Dma__PRIORITY, 2
.set LCD_Seg_Lcd_Dma__TERMIN_EN, 0
.set LCD_Seg_Lcd_Dma__TERMIN_SEL, 0
.set LCD_Seg_Lcd_Dma__TERMOUT0_EN, 1
.set LCD_Seg_Lcd_Dma__TERMOUT0_SEL, 0
.set LCD_Seg_Lcd_Dma__TERMOUT1_EN, 0
.set LCD_Seg_Lcd_Dma__TERMOUT1_SEL, 0
.set LCD_Seg_Seg__0__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__0__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__0__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__0__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__0__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__0__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__0__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__0__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__0__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__0__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set LCD_Seg_Seg__0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__0__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__0__MASK, 0x80
.set LCD_Seg_Seg__0__PC, CYREG_PRT3_PC7
.set LCD_Seg_Seg__0__PORT, 3
.set LCD_Seg_Seg__0__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__0__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__0__SHIFT, 7
.set LCD_Seg_Seg__0__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__1__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__1__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__1__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__1__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__1__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__1__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__1__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__1__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__1__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__1__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__1__INTTYPE, CYREG_PICU3_INTTYPE6
.set LCD_Seg_Seg__1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__1__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__1__MASK, 0x40
.set LCD_Seg_Seg__1__PC, CYREG_PRT3_PC6
.set LCD_Seg_Seg__1__PORT, 3
.set LCD_Seg_Seg__1__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__1__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__1__SHIFT, 6
.set LCD_Seg_Seg__1__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__2__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__2__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__2__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__2__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__2__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__2__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__2__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__2__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__2__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__2__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__2__INTTYPE, CYREG_PICU3_INTTYPE5
.set LCD_Seg_Seg__2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__2__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__2__MASK, 0x20
.set LCD_Seg_Seg__2__PC, CYREG_PRT3_PC5
.set LCD_Seg_Seg__2__PORT, 3
.set LCD_Seg_Seg__2__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__2__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__2__SHIFT, 5
.set LCD_Seg_Seg__2__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__3__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__3__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__3__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__3__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__3__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__3__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__3__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__3__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__3__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__3__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__3__INTTYPE, CYREG_PICU3_INTTYPE4
.set LCD_Seg_Seg__3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__3__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__3__MASK, 0x10
.set LCD_Seg_Seg__3__PC, CYREG_PRT3_PC4
.set LCD_Seg_Seg__3__PORT, 3
.set LCD_Seg_Seg__3__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__3__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__3__SHIFT, 4
.set LCD_Seg_Seg__3__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__4__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__4__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__4__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__4__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__4__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__4__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__4__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__4__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__4__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__4__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__4__INTTYPE, CYREG_PICU3_INTTYPE3
.set LCD_Seg_Seg__4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__4__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__4__MASK, 0x08
.set LCD_Seg_Seg__4__PC, CYREG_PRT3_PC3
.set LCD_Seg_Seg__4__PORT, 3
.set LCD_Seg_Seg__4__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__4__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__4__SHIFT, 3
.set LCD_Seg_Seg__4__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__5__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__5__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__5__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__5__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__5__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__5__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__5__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__5__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__5__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__5__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__5__INTTYPE, CYREG_PICU3_INTTYPE2
.set LCD_Seg_Seg__5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__5__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__5__MASK, 0x04
.set LCD_Seg_Seg__5__PC, CYREG_PRT3_PC2
.set LCD_Seg_Seg__5__PORT, 3
.set LCD_Seg_Seg__5__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__5__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__5__SHIFT, 2
.set LCD_Seg_Seg__5__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__6__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__6__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__6__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__6__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__6__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__6__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__6__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__6__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__6__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__6__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__6__INTTYPE, CYREG_PICU3_INTTYPE1
.set LCD_Seg_Seg__6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__6__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__6__MASK, 0x02
.set LCD_Seg_Seg__6__PC, CYREG_PRT3_PC1
.set LCD_Seg_Seg__6__PORT, 3
.set LCD_Seg_Seg__6__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__6__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__6__SHIFT, 1
.set LCD_Seg_Seg__6__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__7__AG, CYREG_PRT3_AG
.set LCD_Seg_Seg__7__AMUX, CYREG_PRT3_AMUX
.set LCD_Seg_Seg__7__BIE, CYREG_PRT3_BIE
.set LCD_Seg_Seg__7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_Seg_Seg__7__BYP, CYREG_PRT3_BYP
.set LCD_Seg_Seg__7__CTL, CYREG_PRT3_CTL
.set LCD_Seg_Seg__7__DM0, CYREG_PRT3_DM0
.set LCD_Seg_Seg__7__DM1, CYREG_PRT3_DM1
.set LCD_Seg_Seg__7__DM2, CYREG_PRT3_DM2
.set LCD_Seg_Seg__7__DR, CYREG_PRT3_DR
.set LCD_Seg_Seg__7__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_Seg_Seg__7__INTTYPE, CYREG_PICU3_INTTYPE0
.set LCD_Seg_Seg__7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_Seg_Seg__7__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_Seg_Seg__7__MASK, 0x01
.set LCD_Seg_Seg__7__PC, CYREG_PRT3_PC0
.set LCD_Seg_Seg__7__PORT, 3
.set LCD_Seg_Seg__7__PRT, CYREG_PRT3_PRT
.set LCD_Seg_Seg__7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_Seg_Seg__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_Seg_Seg__7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_Seg_Seg__7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_Seg_Seg__7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_Seg_Seg__7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_Seg_Seg__7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_Seg_Seg__7__PS, CYREG_PRT3_PS
.set LCD_Seg_Seg__7__SHIFT, 0
.set LCD_Seg_Seg__7__SLW, CYREG_PRT3_SLW
.set LCD_Seg_Seg__8__AG, CYREG_PRT0_AG
.set LCD_Seg_Seg__8__AMUX, CYREG_PRT0_AMUX
.set LCD_Seg_Seg__8__BIE, CYREG_PRT0_BIE
.set LCD_Seg_Seg__8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LCD_Seg_Seg__8__BYP, CYREG_PRT0_BYP
.set LCD_Seg_Seg__8__CTL, CYREG_PRT0_CTL
.set LCD_Seg_Seg__8__DM0, CYREG_PRT0_DM0
.set LCD_Seg_Seg__8__DM1, CYREG_PRT0_DM1
.set LCD_Seg_Seg__8__DM2, CYREG_PRT0_DM2
.set LCD_Seg_Seg__8__DR, CYREG_PRT0_DR
.set LCD_Seg_Seg__8__INP_DIS, CYREG_PRT0_INP_DIS
.set LCD_Seg_Seg__8__INTTYPE, CYREG_PICU0_INTTYPE7
.set LCD_Seg_Seg__8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LCD_Seg_Seg__8__LCD_EN, CYREG_PRT0_LCD_EN
.set LCD_Seg_Seg__8__MASK, 0x80
.set LCD_Seg_Seg__8__PC, CYREG_PRT0_PC7
.set LCD_Seg_Seg__8__PORT, 0
.set LCD_Seg_Seg__8__PRT, CYREG_PRT0_PRT
.set LCD_Seg_Seg__8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LCD_Seg_Seg__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LCD_Seg_Seg__8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LCD_Seg_Seg__8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LCD_Seg_Seg__8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LCD_Seg_Seg__8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LCD_Seg_Seg__8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LCD_Seg_Seg__8__PS, CYREG_PRT0_PS
.set LCD_Seg_Seg__8__SHIFT, 7
.set LCD_Seg_Seg__8__SLW, CYREG_PRT0_SLW
.set LCD_Seg_Seg__9__AG, CYREG_PRT0_AG
.set LCD_Seg_Seg__9__AMUX, CYREG_PRT0_AMUX
.set LCD_Seg_Seg__9__BIE, CYREG_PRT0_BIE
.set LCD_Seg_Seg__9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LCD_Seg_Seg__9__BYP, CYREG_PRT0_BYP
.set LCD_Seg_Seg__9__CTL, CYREG_PRT0_CTL
.set LCD_Seg_Seg__9__DM0, CYREG_PRT0_DM0
.set LCD_Seg_Seg__9__DM1, CYREG_PRT0_DM1
.set LCD_Seg_Seg__9__DM2, CYREG_PRT0_DM2
.set LCD_Seg_Seg__9__DR, CYREG_PRT0_DR
.set LCD_Seg_Seg__9__INP_DIS, CYREG_PRT0_INP_DIS
.set LCD_Seg_Seg__9__INTTYPE, CYREG_PICU0_INTTYPE5
.set LCD_Seg_Seg__9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LCD_Seg_Seg__9__LCD_EN, CYREG_PRT0_LCD_EN
.set LCD_Seg_Seg__9__MASK, 0x20
.set LCD_Seg_Seg__9__PC, CYREG_PRT0_PC5
.set LCD_Seg_Seg__9__PORT, 0
.set LCD_Seg_Seg__9__PRT, CYREG_PRT0_PRT
.set LCD_Seg_Seg__9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LCD_Seg_Seg__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LCD_Seg_Seg__9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LCD_Seg_Seg__9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LCD_Seg_Seg__9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LCD_Seg_Seg__9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LCD_Seg_Seg__9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LCD_Seg_Seg__9__PS, CYREG_PRT0_PS
.set LCD_Seg_Seg__9__SHIFT, 5
.set LCD_Seg_Seg__9__SLW, CYREG_PRT0_SLW
.set LCD_Seg_Seg__LCD_COM_MASK__0, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__1, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__12, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__15, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__2, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__3, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__4, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__5, 0x00
.set LCD_Seg_Seg__LCD_COM_MASK__6, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__0, 0xA0
.set LCD_Seg_Seg__LCD_SEG_MASK__1, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__12, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__15, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__2, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__3, 0xFF
.set LCD_Seg_Seg__LCD_SEG_MASK__4, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__5, 0x00
.set LCD_Seg_Seg__LCD_SEG_MASK__6, 0x00
.set LCD_Seg_Seg__LCD_SEG_PIN__0, 7
.set LCD_Seg_Seg__LCD_SEG_PIN__1, 6
.set LCD_Seg_Seg__LCD_SEG_PIN__2, 5
.set LCD_Seg_Seg__LCD_SEG_PIN__3, 4
.set LCD_Seg_Seg__LCD_SEG_PIN__4, 3
.set LCD_Seg_Seg__LCD_SEG_PIN__5, 2
.set LCD_Seg_Seg__LCD_SEG_PIN__6, 1
.set LCD_Seg_Seg__LCD_SEG_PIN__7, 0
.set LCD_Seg_Seg__LCD_SEG_PIN__8, 7
.set LCD_Seg_Seg__LCD_SEG_PIN__9, 5
.set LCD_Seg_Seg__LCD_SEG_PORT__0, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__1, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__2, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__3, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__4, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__5, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__6, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__7, 3
.set LCD_Seg_Seg__LCD_SEG_PORT__8, 0
.set LCD_Seg_Seg__LCD_SEG_PORT__9, 0
.set LCD_Seg_TD_DoneInt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD_Seg_TD_DoneInt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD_Seg_TD_DoneInt__INTC_MASK, 0x10
.set LCD_Seg_TD_DoneInt__INTC_NUMBER, 4
.set LCD_Seg_TD_DoneInt__INTC_PRIOR_NUM, 7
.set LCD_Seg_TD_DoneInt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set LCD_Seg_TD_DoneInt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD_Seg_TD_DoneInt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set LCD_Seg_Wakeup__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LCD_Seg_Wakeup__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LCD_Seg_Wakeup__INTC_MASK, 0x20
.set LCD_Seg_Wakeup__INTC_NUMBER, 5
.set LCD_Seg_Wakeup__INTC_PRIOR_NUM, 7
.set LCD_Seg_Wakeup__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set LCD_Seg_Wakeup__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LCD_Seg_Wakeup__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_SW2 */
.set Pin_SW2__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Pin_SW2__0__MASK, 0x02
.set Pin_SW2__0__PC, CYREG_PRT6_PC1
.set Pin_SW2__0__PORT, 6
.set Pin_SW2__0__SHIFT, 1
.set Pin_SW2__AG, CYREG_PRT6_AG
.set Pin_SW2__AMUX, CYREG_PRT6_AMUX
.set Pin_SW2__BIE, CYREG_PRT6_BIE
.set Pin_SW2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_SW2__BYP, CYREG_PRT6_BYP
.set Pin_SW2__CTL, CYREG_PRT6_CTL
.set Pin_SW2__DM0, CYREG_PRT6_DM0
.set Pin_SW2__DM1, CYREG_PRT6_DM1
.set Pin_SW2__DM2, CYREG_PRT6_DM2
.set Pin_SW2__DR, CYREG_PRT6_DR
.set Pin_SW2__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_SW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_SW2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_SW2__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_SW2__MASK, 0x02
.set Pin_SW2__PORT, 6
.set Pin_SW2__PRT, CYREG_PRT6_PRT
.set Pin_SW2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_SW2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_SW2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_SW2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_SW2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_SW2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_SW2__PS, CYREG_PRT6_PS
.set Pin_SW2__SHIFT, 1
.set Pin_SW2__SLW, CYREG_PRT6_SLW

/* Pin_SW3 */
.set Pin_SW3__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Pin_SW3__0__MASK, 0x20
.set Pin_SW3__0__PC, CYREG_IO_PC_PRT15_PC5
.set Pin_SW3__0__PORT, 15
.set Pin_SW3__0__SHIFT, 5
.set Pin_SW3__AG, CYREG_PRT15_AG
.set Pin_SW3__AMUX, CYREG_PRT15_AMUX
.set Pin_SW3__BIE, CYREG_PRT15_BIE
.set Pin_SW3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_SW3__BYP, CYREG_PRT15_BYP
.set Pin_SW3__CTL, CYREG_PRT15_CTL
.set Pin_SW3__DM0, CYREG_PRT15_DM0
.set Pin_SW3__DM1, CYREG_PRT15_DM1
.set Pin_SW3__DM2, CYREG_PRT15_DM2
.set Pin_SW3__DR, CYREG_PRT15_DR
.set Pin_SW3__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_SW3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_SW3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_SW3__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_SW3__MASK, 0x20
.set Pin_SW3__PORT, 15
.set Pin_SW3__PRT, CYREG_PRT15_PRT
.set Pin_SW3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_SW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_SW3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_SW3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_SW3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_SW3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_SW3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_SW3__PS, CYREG_PRT15_PS
.set Pin_SW3__SHIFT, 5
.set Pin_SW3__SLW, CYREG_PRT15_SLW

/* CapSense */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set CapSense_ClockGen_sC8_PRSdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set CapSense_ClockGen_sC8_PRSdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set CapSense_ClockGen_sC8_PRSdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set CapSense_ClockGen_sC8_PRSdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set CapSense_ClockGen_sC8_PRSdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set CapSense_ClockGen_sC8_PRSdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set CapSense_ClockGen_sC8_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CapSense_ClockGen_sC8_PRSdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set CapSense_ClockGen_sC8_PRSdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set CapSense_ClockGen_sC8_PRSdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B1_UDB11_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B1_UDB11_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B1_UDB11_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_PRT6_PC4
.set CapSense_CmodCH0__0__PORT, 6
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT6_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT6_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT6_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT6_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT6_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 6
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT6_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT6_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT6_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT6_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT6_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 6
.set CapSense_CmodCH0__PRT, CYREG_PRT6_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT6_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT6_SLW
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP3_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x08
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 3
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP3_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT3_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x08
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 3
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT3_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x08
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 3
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x08
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x08
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP3_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP3_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP3_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP3_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP3_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP3_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP3_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x08
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 3
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC1_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC1_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC1_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x02
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x02
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC1_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC1_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC1_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC1_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC1_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC1_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC1_TST
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x00
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x01
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x01
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x08
.set CapSense_IsrCH0__INTC_NUMBER, 3
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B1_UDB08_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B1_UDB08_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B1_UDB08_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B1_UDB08_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B1_UDB08_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B1_UDB08_F1
.set CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set CapSense_PortCH0__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set CapSense_PortCH0__0__MASK, 0x01
.set CapSense_PortCH0__0__PC, CYREG_PRT5_PC0
.set CapSense_PortCH0__0__PORT, 5
.set CapSense_PortCH0__0__SHIFT, 0
.set CapSense_PortCH0__1__INTTYPE, CYREG_PICU5_INTTYPE1
.set CapSense_PortCH0__1__MASK, 0x02
.set CapSense_PortCH0__1__PC, CYREG_PRT5_PC1
.set CapSense_PortCH0__1__PORT, 5
.set CapSense_PortCH0__1__SHIFT, 1
.set CapSense_PortCH0__2__INTTYPE, CYREG_PICU5_INTTYPE2
.set CapSense_PortCH0__2__MASK, 0x04
.set CapSense_PortCH0__2__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__2__PORT, 5
.set CapSense_PortCH0__2__SHIFT, 2
.set CapSense_PortCH0__3__INTTYPE, CYREG_PICU5_INTTYPE3
.set CapSense_PortCH0__3__MASK, 0x08
.set CapSense_PortCH0__3__PC, CYREG_PRT5_PC3
.set CapSense_PortCH0__3__PORT, 5
.set CapSense_PortCH0__3__SHIFT, 3
.set CapSense_PortCH0__4__INTTYPE, CYREG_PICU5_INTTYPE4
.set CapSense_PortCH0__4__MASK, 0x10
.set CapSense_PortCH0__4__PC, CYREG_PRT5_PC4
.set CapSense_PortCH0__4__PORT, 5
.set CapSense_PortCH0__4__SHIFT, 4
.set CapSense_PortCH0__AG, CYREG_PRT5_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT5_AMUX
.set CapSense_PortCH0__BIE, CYREG_PRT5_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_PortCH0__BYP, CYREG_PRT5_BYP
.set CapSense_PortCH0__CTL, CYREG_PRT5_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT5_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT5_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT5_DM2
.set CapSense_PortCH0__DR, CYREG_PRT5_DR
.set CapSense_PortCH0__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_PortCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_PortCH0__LinearSlider0_e0__LS__INTTYPE, CYREG_PICU5_INTTYPE0
.set CapSense_PortCH0__LinearSlider0_e0__LS__MASK, 0x01
.set CapSense_PortCH0__LinearSlider0_e0__LS__PC, CYREG_PRT5_PC0
.set CapSense_PortCH0__LinearSlider0_e0__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT, 0
.set CapSense_PortCH0__LinearSlider0_e1__LS__INTTYPE, CYREG_PICU5_INTTYPE1
.set CapSense_PortCH0__LinearSlider0_e1__LS__MASK, 0x02
.set CapSense_PortCH0__LinearSlider0_e1__LS__PC, CYREG_PRT5_PC1
.set CapSense_PortCH0__LinearSlider0_e1__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT, 1
.set CapSense_PortCH0__LinearSlider0_e2__LS__INTTYPE, CYREG_PICU5_INTTYPE2
.set CapSense_PortCH0__LinearSlider0_e2__LS__MASK, 0x04
.set CapSense_PortCH0__LinearSlider0_e2__LS__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__LinearSlider0_e2__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT, 2
.set CapSense_PortCH0__LinearSlider0_e3__LS__INTTYPE, CYREG_PICU5_INTTYPE3
.set CapSense_PortCH0__LinearSlider0_e3__LS__MASK, 0x08
.set CapSense_PortCH0__LinearSlider0_e3__LS__PC, CYREG_PRT5_PC3
.set CapSense_PortCH0__LinearSlider0_e3__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT, 3
.set CapSense_PortCH0__LinearSlider0_e4__LS__INTTYPE, CYREG_PICU5_INTTYPE4
.set CapSense_PortCH0__LinearSlider0_e4__LS__MASK, 0x10
.set CapSense_PortCH0__LinearSlider0_e4__LS__PC, CYREG_PRT5_PC4
.set CapSense_PortCH0__LinearSlider0_e4__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT, 4
.set CapSense_PortCH0__PORT, 5
.set CapSense_PortCH0__PRT, CYREG_PRT5_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT5_PS
.set CapSense_PortCH0__SLW, CYREG_PRT5_SLW

/* LCD_Char */
.set LCD_Char_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_LCDPort__0__MASK, 0x01
.set LCD_Char_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_LCDPort__0__PORT, 2
.set LCD_Char_LCDPort__0__SHIFT, 0
.set LCD_Char_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_LCDPort__1__MASK, 0x02
.set LCD_Char_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_LCDPort__1__PORT, 2
.set LCD_Char_LCDPort__1__SHIFT, 1
.set LCD_Char_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_LCDPort__2__MASK, 0x04
.set LCD_Char_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_LCDPort__2__PORT, 2
.set LCD_Char_LCDPort__2__SHIFT, 2
.set LCD_Char_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_LCDPort__3__MASK, 0x08
.set LCD_Char_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_LCDPort__3__PORT, 2
.set LCD_Char_LCDPort__3__SHIFT, 3
.set LCD_Char_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_LCDPort__4__MASK, 0x10
.set LCD_Char_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_LCDPort__4__PORT, 2
.set LCD_Char_LCDPort__4__SHIFT, 4
.set LCD_Char_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_LCDPort__5__MASK, 0x20
.set LCD_Char_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_LCDPort__5__PORT, 2
.set LCD_Char_LCDPort__5__SHIFT, 5
.set LCD_Char_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_LCDPort__6__MASK, 0x40
.set LCD_Char_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_LCDPort__6__PORT, 2
.set LCD_Char_LCDPort__6__SHIFT, 6
.set LCD_Char_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_LCDPort__MASK, 0x7F
.set LCD_Char_LCDPort__PORT, 2
.set LCD_Char_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_LCDPort__SHIFT, 0
.set LCD_Char_LCDPort__SLW, CYREG_PRT2_SLW

/* WaveDAC8 */
.set WaveDAC8_DacClk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set WaveDAC8_DacClk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set WaveDAC8_DacClk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set WaveDAC8_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_DacClk__INDEX, 0x03
.set WaveDAC8_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_DacClk__PM_ACT_MSK, 0x08
.set WaveDAC8_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_DacClk__PM_STBY_MSK, 0x08
.set WaveDAC8_IDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set WaveDAC8_IDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set WaveDAC8_IDAC8_viDAC8__D, CYREG_DAC0_D
.set WaveDAC8_IDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_IDAC8_viDAC8__PM_ACT_MSK, 0x01
.set WaveDAC8_IDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_IDAC8_viDAC8__PM_STBY_MSK, 0x01
.set WaveDAC8_IDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set WaveDAC8_IDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set WaveDAC8_IDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set WaveDAC8_IDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set WaveDAC8_IDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set WaveDAC8_IDAC8_viDAC8__TR, CYREG_DAC0_TR
.set WaveDAC8_IDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set WaveDAC8_IDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set WaveDAC8_IDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set WaveDAC8_IDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set WaveDAC8_IDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set WaveDAC8_IDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set WaveDAC8_IDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set WaveDAC8_IDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set WaveDAC8_IDAC8_viDAC8__TST, CYREG_DAC0_TST
.set WaveDAC8_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_Wave1_DMA__DRQ_NUMBER, 1
.set WaveDAC8_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_Wave1_DMA__TERMOUT0_EN, 1
.set WaveDAC8_Wave1_DMA__TERMOUT0_SEL, 1
.set WaveDAC8_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_Wave2_DMA__DRQ_NUMBER, 2
.set WaveDAC8_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_Wave2_DMA__TERMOUT0_EN, 1
.set WaveDAC8_Wave2_DMA__TERMOUT0_SEL, 2
.set WaveDAC8_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_Wave2_DMA__TERMOUT1_SEL, 0

/* USBUART_1 */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x100
.set USBUART_1_ep_1__INTC_NUMBER, 8
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x200
.set USBUART_1_ep_2__INTC_NUMBER, 9
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x400
.set USBUART_1_ep_3__INTC_NUMBER, 10
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Clock_500Hz */
.set Clock_500Hz__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_500Hz__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_500Hz__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_500Hz__CFG2_SRC_SEL_MASK, 0x07
.set Clock_500Hz__INDEX, 0x05
.set Clock_500Hz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_500Hz__PM_ACT_MSK, 0x20
.set Clock_500Hz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_500Hz__PM_STBY_MSK, 0x20

/* Control_Reg */
.set Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Control_Reg_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* MatrixKbLED */
.set MatrixKbLED_isr_MKbLED__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MatrixKbLED_isr_MKbLED__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MatrixKbLED_isr_MKbLED__INTC_MASK, 0x40
.set MatrixKbLED_isr_MKbLED__INTC_NUMBER, 6
.set MatrixKbLED_isr_MKbLED__INTC_PRIOR_NUM, 7
.set MatrixKbLED_isr_MKbLED__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set MatrixKbLED_isr_MKbLED__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MatrixKbLED_isr_MKbLED__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Button */
.set Timer_Button_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Button_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Button_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_Button_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Timer_Button_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Button_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Button_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Button_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Button_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_Button_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Timer_Button_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Button_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Button_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_Button_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set Timer_Button_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set Timer_Button_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_Button_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set Timer_Button_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set Timer_Button_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_Button_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* Clk_Tmr_Button */
.set Clk_Tmr_Button__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clk_Tmr_Button__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clk_Tmr_Button__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clk_Tmr_Button__CFG2_SRC_SEL_MASK, 0x07
.set Clk_Tmr_Button__INDEX, 0x04
.set Clk_Tmr_Button__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_Tmr_Button__PM_ACT_MSK, 0x10
.set Clk_Tmr_Button__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_Tmr_Button__PM_STBY_MSK, 0x10

/* isr_Tmr_Button */
.set isr_Tmr_Button__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Tmr_Button__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Tmr_Button__INTC_MASK, 0x800
.set isr_Tmr_Button__INTC_NUMBER, 11
.set isr_Tmr_Button__INTC_PRIOR_NUM, 7
.set isr_Tmr_Button__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_Tmr_Button__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Tmr_Button__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 36000000
.set BCLK__BUS_CLK__KHZ, 36000
.set BCLK__BUS_CLK__MHZ, 36
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 4096
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000008DF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 16384
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
