Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 22 14:56:30 2023
| Host         : LAPTOP-DUQD03P4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file KittCar_entity_timing_summary_routed.rpt -pb KittCar_entity_timing_summary_routed.pb -rpx KittCar_entity_timing_summary_routed.rpx -warn_on_violation
| Design       : KittCar_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.470        0.000                      0                  542        0.121        0.000                      0                  542        4.500        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.470        0.000                      0                  542        0.121        0.000                      0                  542        4.500        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.730ns (59.563%)  route 1.853ns (40.437%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  clock_inst/counter_effective_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    clock_inst/counter_effective_reg[8]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 r  clock_inst/counter_effective_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.657    clock_inst/counter_effective_reg[12]_i_1_n_6
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.437    14.778    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[13]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDCE (Setup_fdce_C_D)        0.109    15.127    clock_inst/counter_effective_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 2.722ns (59.493%)  route 1.853ns (40.507%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  clock_inst/counter_effective_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    clock_inst/counter_effective_reg[8]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.649 r  clock_inst/counter_effective_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.649    clock_inst/counter_effective_reg[12]_i_1_n_4
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.437    14.778    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[15]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDCE (Setup_fdce_C_D)        0.109    15.127    clock_inst/counter_effective_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 2.646ns (58.809%)  route 1.853ns (41.191%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  clock_inst/counter_effective_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    clock_inst/counter_effective_reg[8]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.573 r  clock_inst/counter_effective_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.573    clock_inst/counter_effective_reg[12]_i_1_n_5
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.437    14.778    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[14]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDCE (Setup_fdce_C_D)        0.109    15.127    clock_inst/counter_effective_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.626ns (58.625%)  route 1.853ns (41.375%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  clock_inst/counter_effective_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.334    clock_inst/counter_effective_reg[8]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.553 r  clock_inst/counter_effective_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.553    clock_inst/counter_effective_reg[12]_i_1_n_7
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.437    14.778    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  clock_inst/counter_effective_reg[12]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDCE (Setup_fdce_C_D)        0.109    15.127    clock_inst/counter_effective_reg[12]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 2.613ns (58.504%)  route 1.853ns (41.496%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.540 r  clock_inst/counter_effective_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.540    clock_inst/counter_effective_reg[8]_i_1_n_6
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.435    14.776    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[9]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.125    clock_inst/counter_effective_reg[9]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.605ns (58.430%)  route 1.853ns (41.570%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.532 r  clock_inst/counter_effective_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.532    clock_inst/counter_effective_reg[8]_i_1_n_4
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.435    14.776    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[11]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.125    clock_inst/counter_effective_reg[11]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 2.529ns (57.709%)  route 1.853ns (42.291%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.456 r  clock_inst/counter_effective_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.456    clock_inst/counter_effective_reg[8]_i_1_n_5
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.435    14.776    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[10]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.125    clock_inst/counter_effective_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 2.509ns (57.515%)  route 1.853ns (42.485%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.217 r  clock_inst/counter_effective_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.217    clock_inst/counter_effective_reg[4]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.436 r  clock_inst/counter_effective_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.436    clock_inst/counter_effective_reg[8]_i_1_n_7
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.435    14.776    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  clock_inst/counter_effective_reg[8]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.125    clock_inst/counter_effective_reg[8]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.496ns (57.388%)  route 1.853ns (42.612%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.423 r  clock_inst/counter_effective_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.423    clock_inst/counter_effective_reg[4]_i_1_n_6
    SLICE_X30Y30         FDCE                                         r  clock_inst/counter_effective_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.434    14.775    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  clock_inst/counter_effective_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.109    15.124    clock_inst/counter_effective_reg[5]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 clock_inst/counter_effective_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/counter_effective_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 2.488ns (57.309%)  route 1.853ns (42.691%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.552     5.073    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  clock_inst/counter_effective_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  clock_inst/counter_effective_reg[0]/Q
                         net (fo=2, routed)           0.949     6.540    clock_inst/counter_effective_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.664 r  clock_inst/counter_effective1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.664    clock_inst/counter_effective1_carry_i_4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.196 r  clock_inst/counter_effective1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    clock_inst/counter_effective1_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 f  clock_inst/counter_effective1_carry__0/CO[1]
                         net (fo=18, routed)          0.904     8.258    clock_inst/counter_effective1_carry__0_n_2
    SLICE_X30Y29         LUT2 (Prop_lut2_I1_O)        0.329     8.587 r  clock_inst/counter_effective[0]_i_7/O
                         net (fo=1, routed)           0.000     8.587    clock_inst/counter_effective[0]_i_7_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.100 r  clock_inst/counter_effective_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.100    clock_inst/counter_effective_reg[0]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.415 r  clock_inst/counter_effective_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.415    clock_inst/counter_effective_reg[4]_i_1_n_4
    SLICE_X30Y30         FDCE                                         r  clock_inst/counter_effective_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.434    14.775    clock_inst/clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  clock_inst/counter_effective_reg[7]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.109    15.124    clock_inst/counter_effective_reg[7]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_2_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/mem_fin_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.466    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  shift_PWM_inst/mem_2_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  shift_PWM_inst/mem_2_reg[14][0]/Q
                         net (fo=3, routed)           0.068     1.675    shift_PWM_inst/mem_2_reg_n_0_[14][0]
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.720 r  shift_PWM_inst/mem_fin[14][0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    shift_PWM_inst/mem_fin[14][0]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  shift_PWM_inst/mem_fin_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.851     1.978    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  shift_PWM_inst/mem_fin_reg[14][0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120     1.599    shift_PWM_inst/mem_fin_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[6].pwm_inst_I/pwm_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.839%)  route 0.125ns (40.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.551     1.434    shift_PWM_inst/inst_pwm[6].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X29Y26         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     1.700    shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg_n_0_[2]
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.745 r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/pwm_reg_i_1__5/O
                         net (fo=1, routed)           0.000     1.745    shift_PWM_inst/inst_pwm[6].pwm_inst_I/pwm_reg_i_1__5_n_0
    SLICE_X30Y26         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.817     1.944    shift_PWM_inst/inst_pwm[6].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X30Y26         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/pwm_reg_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y26         FDPE (Hold_fdpe_C_D)         0.121     1.587    shift_PWM_inst/inst_pwm[6].pwm_inst_I/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 shift_PWM_inst/inst_pwm[1].pwm_inst_I/Period_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[1].pwm_inst_I/pwm_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.839%)  route 0.125ns (40.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.558     1.441    shift_PWM_inst/inst_pwm[1].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X33Y33         FDPE                                         r  shift_PWM_inst/inst_pwm[1].pwm_inst_I/Period_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  shift_PWM_inst/inst_pwm[1].pwm_inst_I/Period_reg_reg[2]/Q
                         net (fo=3, routed)           0.125     1.707    shift_PWM_inst/inst_pwm[1].pwm_inst_I/Period_reg_reg_n_0_[2]
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  shift_PWM_inst/inst_pwm[1].pwm_inst_I/pwm_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    shift_PWM_inst/inst_pwm[1].pwm_inst_I/pwm_reg_i_1__0_n_0
    SLICE_X34Y33         FDPE                                         r  shift_PWM_inst/inst_pwm[1].pwm_inst_I/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.824     1.951    shift_PWM_inst/inst_pwm[1].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X34Y33         FDPE                                         r  shift_PWM_inst/inst_pwm[1].pwm_inst_I/pwm_reg_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y33         FDPE (Hold_fdpe_C_D)         0.121     1.594    shift_PWM_inst/inst_pwm[1].pwm_inst_I/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 shift_PWM_inst/inst_pwm[5].pwm_inst_I/Period_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[5].pwm_inst_I/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.553     1.436    shift_PWM_inst/inst_pwm[5].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X28Y28         FDPE                                         r  shift_PWM_inst/inst_pwm[5].pwm_inst_I/Period_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  shift_PWM_inst/inst_pwm[5].pwm_inst_I/Period_reg_reg[2]/Q
                         net (fo=3, routed)           0.097     1.674    shift_PWM_inst/inst_pwm[5].pwm_inst_I/Period_reg_reg_n_0_[2]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.048     1.722 r  shift_PWM_inst/inst_pwm[5].pwm_inst_I/count[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.722    shift_PWM_inst/inst_pwm[5].pwm_inst_I/count[2]_i_1__4_n_0
    SLICE_X29Y28         FDCE                                         r  shift_PWM_inst/inst_pwm[5].pwm_inst_I/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.821     1.948    shift_PWM_inst/inst_pwm[5].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X29Y28         FDCE                                         r  shift_PWM_inst/inst_pwm[5].pwm_inst_I/count_reg[2]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X29Y28         FDCE (Hold_fdce_C_D)         0.105     1.554    shift_PWM_inst/inst_pwm[5].pwm_inst_I/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_fin_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.466    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  shift_PWM_inst/mem_fin_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  shift_PWM_inst/mem_fin_reg[9][2]/Q
                         net (fo=1, routed)           0.112     1.719    shift_PWM_inst/inst_pwm[9].pwm_inst_I/Q[2]
    SLICE_X5Y22          FDPE                                         r  shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.851     1.978    shift_PWM_inst/inst_pwm[9].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X5Y22          FDPE                                         r  shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDPE (Hold_fdpe_C_D)         0.072     1.551    shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_fin_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[4].pwm_inst_I/Ton_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.440    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X29Y32         FDCE                                         r  shift_PWM_inst/mem_fin_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  shift_PWM_inst/mem_fin_reg[4][1]/Q
                         net (fo=1, routed)           0.110     1.691    shift_PWM_inst/inst_pwm[4].pwm_inst_I/Q[1]
    SLICE_X28Y31         FDPE                                         r  shift_PWM_inst/inst_pwm[4].pwm_inst_I/Ton_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.824     1.951    shift_PWM_inst/inst_pwm[4].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X28Y31         FDPE                                         r  shift_PWM_inst/inst_pwm[4].pwm_inst_I/Ton_reg_reg[1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X28Y31         FDPE (Hold_fdpe_C_D)         0.070     1.523    shift_PWM_inst/inst_pwm[4].pwm_inst_I/Ton_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_1_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/mem_1_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.558     1.441    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  shift_PWM_inst/mem_1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  shift_PWM_inst/mem_1_reg[0][0]/Q
                         net (fo=1, routed)           0.102     1.684    shift_PWM_inst/mem_1_reg[0]_9[0]
    SLICE_X30Y33         FDCE                                         r  shift_PWM_inst/mem_1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.825     1.952    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X30Y33         FDCE                                         r  shift_PWM_inst/mem_1_reg[1][0]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.059     1.514    shift_PWM_inst/mem_1_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_fin_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.581     1.464    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  shift_PWM_inst/mem_fin_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  shift_PWM_inst/mem_fin_reg[9][0]/Q
                         net (fo=1, routed)           0.112     1.717    shift_PWM_inst/inst_pwm[9].pwm_inst_I/Q[0]
    SLICE_X5Y22          FDPE                                         r  shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.851     1.978    shift_PWM_inst/inst_pwm[9].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X5Y22          FDPE                                         r  shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDPE (Hold_fdpe_C_D)         0.066     1.545    shift_PWM_inst/inst_pwm[9].pwm_inst_I/Ton_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_fin_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.551     1.434    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X28Y26         FDCE                                         r  shift_PWM_inst/mem_fin_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  shift_PWM_inst/mem_fin_reg[6][0]/Q
                         net (fo=1, routed)           0.115     1.690    shift_PWM_inst/inst_pwm[6].pwm_inst_I/Q[0]
    SLICE_X30Y25         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.816     1.943    shift_PWM_inst/inst_pwm[6].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X30Y25         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[0]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X30Y25         FDPE (Hold_fdpe_C_D)         0.052     1.517    shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 shift_PWM_inst/mem_fin_reg[6][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.551     1.434    shift_PWM_inst/clk_IBUF_BUFG
    SLICE_X28Y26         FDCE                                         r  shift_PWM_inst/mem_fin_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  shift_PWM_inst/mem_fin_reg[6][2]/Q
                         net (fo=1, routed)           0.116     1.691    shift_PWM_inst/inst_pwm[6].pwm_inst_I/Q[2]
    SLICE_X29Y26         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.818     1.945    shift_PWM_inst/inst_pwm[6].pwm_inst_I/clk_IBUF_BUFG
    SLICE_X29Y26         FDPE                                         r  shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X29Y26         FDPE (Hold_fdpe_C_D)         0.070     1.517    shift_PWM_inst/inst_pwm[6].pwm_inst_I/Ton_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y30   clock_inst/clock_out_signal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   clock_inst/counter_effective_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   clock_inst/counter_effective_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   clock_inst/counter_effective_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   clock_inst/counter_effective_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   clock_inst/counter_effective_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   clock_inst/counter_effective_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   clock_inst/counter_effective_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   clock_inst/counter_effective_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y28   clock_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clock_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clock_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clock_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y28   clock_inst/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y28   clock_inst/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y28   clock_inst/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y28   clock_inst/counter_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    shift_PWM_inst/inst_pwm[10].pwm_inst_I/Ton_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    shift_PWM_inst/inst_pwm[10].pwm_inst_I/Ton_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clock_inst/counter_effective_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clock_inst/counter_effective_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clock_inst/counter_effective_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clock_inst/counter_effective_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clock_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clock_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clock_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   shift_PWM_inst/clock_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   shift_PWM_inst/clock_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   shift_PWM_inst/clock_count_reg[2]/C



