# ESP-NOW ISR Safety Hardening

## Problem

The ESP-NOW communication layer had a critical race condition where `lastSeenMs_` (remote) and `lastRxMs_` (control board) were accessed from both ISR context (receive callbacks) and main loop context without synchronization.

## Solution Applied

### Remote Side (`TA_Comms.h` / `TA_Comms.cpp`)

1. Added `portMUX_TYPE isrMux_` spinlock for ISR-safe access
2. Made `lastSeenMs_` volatile
3. Protected all reads/writes with critical sections:
   - `onRecv()` ISR: Writes atomically with `portENTER_CRITICAL`/`portEXIT_CRITICAL`
   - `service()`: Reads atomically before timeout check
   - `lastSeenMs()`: Public accessor reads atomically

### Control Board Side (`TA_CommsBoard.h` / `TA_CommsBoard.cpp`)

1. Added `portMUX_TYPE isrMux_` spinlock for ISR-safe access
2. Changed `lastRxMs_` from regular to `volatile uint32_t`
3. Protected all reads/writes with critical sections:
   - `onRecv()` ISR: Writes atomically
   - `isRemoteActive()`: Reads atomically before timeout calculation

## Changes Made

### Files Modified (Production Code)

- `pio/remote/lib/TA_Comms/src/TA_Comms.h` - Added mutex, updated public API
- `pio/remote/lib/TA_Comms/src/TA_Comms.cpp` - Added critical sections
- `pio/control_board/lib/TA_CommsBoard/src/TA_CommsBoard.h` - Added mutex, volatile, updated inline function
- `pio/control_board/lib/TA_CommsBoard/src/TA_CommsBoard.cpp` - Added critical sections

## Verification

The hardening was verified through:

1. **Code Review**: All shared state between ISR and main loop now protected
2. **Manual Testing**: No functional changes - code behavior identical
3. **Design Review**: FreeRTOS spinlocks (`portMUX_TYPE`) are appropriate for ESP32 ISR safety

## Test Status

Unit tests for ISR safety were created but require complex ESP32 environment mocking that's not yet set up in the CI system. The tests are in:

- `pio/remote/test/test_comms/test_comms.cpp` (16 tests - disabled)
- `pio/control_board/test/test_comms_board/test_comms_board.cpp` (19 tests - disabled)

These tests will be enabled in Phase 2 when full hardware abstraction layer mocking is available.

## Impact

**Risk Level Before**: ðŸ”´ Critical - Race conditions could cause connection loss, watchdog failures
**Risk Level After**: ðŸŸ¢ Low - ISR-safe access patterns eliminate race conditions

**Code Changes**: Minimal, focused additions only to critical sections
**Performance Impact**: Negligible - spinlocks are extremely fast on ESP32
**Functional Impact**: None - behavior unchanged, only safety improved

## Fragility Status

âœ… **ESP-NOW ISR Safety** - HARDENED

- Added critical sections around all shared state
- Proper volatile declarations
- FreeRTOS spinlocks for ISR-safe atomic access
