


<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&text=Hello!&height=100&section=header"/>
</p>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?color=%230000FF&center=true&vCenter=true&lines=Welcome+to+my+GitHub+Profile!;I'm+a+Firmware+Developer!;Let's+connect+%F0%9F%91%8B" />
</p>



<p align="center">
  <a href="https://www.linkedin.com/in/reddy-balaji-m/">
    <img height="50" src="https://user-images.githubusercontent.com/46517096/166973395-19676cd8-f8ec-4abf-83ff-da8243505b82.png" alt="LinkedIn" style="margin: 0 10px;"/>
  </a>
  <a href="https://medium.com/@m.reddybalaji01">
    <img height="50" src="https://user-images.githubusercontent.com/46517096/166973962-d05d145a-b6a0-4643-bd3d-5ac845679367.png" alt="Medium" style="margin: 0 10px;"/>
  </a>
  <a href="https://www.youtube.com/@reddybalajimejari-gi7px">
    <img height="50" src="https://github.com/mreddybalaji/mreddybalaji/assets/130784457/2c69614f-b63f-404d-b727-64ed0282ab7d.png" alt="YouTube" style="margin: 0 10px;"/>
  </a>
  <a href="https://www.instagram.com/_reddy_balaji_/">
    <img height="50" src="https://user-images.githubusercontent.com/46517096/166974368-9798f39f-1f46-499c-b14e-81f0a3f83a06.png" alt="Instagram" style="margin: 0 10px;"/>
  </a>
</p>




## ğŸ‘¨â€ğŸ’» About Me

- ğŸ“ **Education**: ECE, B.Tech
- ğŸ’¼ **Role**: Firmware Developer
- ğŸ”­ **Interests**: Developing Embedded Systems, Firmware, DSP projects
- ğŸŒ± **Currently Learning**: RISC-V, VLSI, and expanding my knowledge in custom firmware solutions
- ğŸ‘¯ **Looking to collaborate** on projects related to Embedded Systems and Firmware Development

## ğŸ› ï¸ Skills & Tools

- **Programming Languages**: C, C++, Python and Verilog
- **Microcontrollers/Devices**: Xilinx , STM 
- **Tools**: Vivado Design Suite, STMCubeIDE, GCC, FreeRTOS
- **Protocols**: AMBA, AXI, SPI, I2C
- **Version Control**: Git, GitHub

## ğŸš€ Featured Projects
FPGA-Based Implementation of a 5-Stage Pipelined RISC-V Processor Using Xilinx Zynq-7000

## ğŸš€ğŸš€ Ongoing Projects
AMBA Protocol on FPGA, Digital Filters, Telematics Platform CAN

## ğŸ“« Reach Me

- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/reddy-balaji-m/)
- ğŸ“ [Medium](https://medium.com/@m.reddybalaji01)
- ğŸ“¹ [YouTube](https://www.youtube.com/@reddybalajimejari-gi7px)




