INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/karim/Coursework_FPGA/Coursework_FPGA.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module ascii_to_action
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
