{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699442481261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699442481269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 19:21:21 2023 " "Processing started: Wed Nov 08 19:21:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699442481269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442481269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buzzer_pwm_test -c buzzer_pwm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off buzzer_pwm_test -c buzzer_pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442481269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699442481726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699442481726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzer_pwm_test.v(32) " "Verilog HDL information at buzzer_pwm_test.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "src/buzzer_pwm_test.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699442493269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer_pwm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer_pwm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_pwm_test " "Found entity 1: buzzer_pwm_test" {  } { { "src/buzzer_pwm_test.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442493271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442493271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_pwm " "Found entity 1: ax_pwm" {  } { { "src/ax_pwm.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/ax_pwm.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442493277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442493277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442493284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442493284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buzzer_pwm_test " "Elaborating entity \"buzzer_pwm_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699442493355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 buzzer_pwm_test.v(55) " "Verilog HDL assignment warning at buzzer_pwm_test.v(55): truncated value with size 33 to match size of target (32)" {  } { { "src/buzzer_pwm_test.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699442493357 "|buzzer_pwm_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_pwm ax_pwm:ax_pwm_m0 " "Elaborating entity \"ax_pwm\" for hierarchy \"ax_pwm:ax_pwm_m0\"" {  } { { "src/buzzer_pwm_test.v" "ax_pwm_m0" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699442493386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "src/buzzer_pwm_test.v" "ax_debounce_m0" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699442493390 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "src/buzzer_pwm_test.v" "Div0" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699442493747 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699442493747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "src/buzzer_pwm_test.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699442493867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699442493867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699442493867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699442493867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699442493867 ""}  } { { "src/buzzer_pwm_test.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/buzzer_pwm_test.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699442493867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442493926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442493926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442493948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442493948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442494056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442494056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442494143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442494143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699442494203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442494203 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/ax_debounce.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/ax_debounce.v" 39 -1 0 } } { "src/ax_debounce.v" "" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/src/ax_debounce.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699442494599 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699442494599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699442494993 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ikm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_10_result_int\[8\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ikm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_10_result_int\[8\]~6\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_10_result_int\[8\]~6" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/alt_u_div_aaf.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699442495749 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ikm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_11_result_int\[8\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ikm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_11_result_int\[8\]~8\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_11_result_int\[8\]~8" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/alt_u_div_aaf.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699442495749 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_ikm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_12_result_int\[8\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_ikm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_12_result_int\[8\]~10\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_12_result_int\[8\]~10" { Text "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/db/alt_u_div_aaf.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699442495749 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699442495749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/output_files/buzzer_pwm_test.map.smsg " "Generated suppressed messages file C:/Users/professor/Documents/GitHub/fpga_projects/lab_3/07_buzzer_pwm_test/output_files/buzzer_pwm_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442495781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699442495933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699442495933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1120 " "Implemented 1120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699442496043 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699442496043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1113 " "Implemented 1113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699442496043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699442496043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699442496064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 19:21:36 2023 " "Processing ended: Wed Nov 08 19:21:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699442496064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699442496064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699442496064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699442496064 ""}
