Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 09:51:56 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/accelerated_FIR/project_2/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (81)
6. checking no_output_delay (156)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (81)
-------------------------------
 There are 81 input ports with no input delay specified. (HIGH)

awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[1]
data_Do[2]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[1]
tap_Do[2]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (156)
---------------------------------
 There are 156 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.002        0.000                      0                  369        0.142        0.000                      0                  369        2.430        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.930}        5.860           170.648         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.002        0.000                      0                  369        0.142        0.000                      0                  369        2.430        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.649ns (30.113%)  route 3.827ns (69.887%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axilite_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.311    axi_stream_U/write_ptr_reg[3]_0
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.435 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.932    axi_stream_U/write_ptr[3]_i_1_n_0
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_CE)      -0.202     7.934    axi_stream_U/write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.649ns (30.113%)  route 3.827ns (69.887%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axilite_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.311    axi_stream_U/write_ptr_reg[3]_0
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.435 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.932    axi_stream_U/write_ptr[3]_i_1_n_0
                         FDCE                                         r  axi_stream_U/write_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[1]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_CE)      -0.202     7.934    axi_stream_U/write_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.649ns (30.113%)  route 3.827ns (69.887%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axilite_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.311    axi_stream_U/write_ptr_reg[3]_0
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.435 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.932    axi_stream_U/write_ptr[3]_i_1_n_0
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_CE)      -0.202     7.934    axi_stream_U/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.649ns (30.113%)  route 3.827ns (69.887%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axilite_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.311    axi_stream_U/write_ptr_reg[3]_0
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.435 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.932    axi_stream_U/write_ptr[3]_i_1_n_0
                         FDCE                                         r  axi_stream_U/write_ptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[3]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_CE)      -0.202     7.934    axi_stream_U/write_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.649ns (32.849%)  route 3.371ns (67.151%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/write_ptr[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  axi_stream_U/write_ptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.476    axi_stream_U/write_nptr[2]
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_D)        0.044     8.180    axi_stream_U/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/shift_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.649ns (33.119%)  route 3.330ns (66.881%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axilite_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=6, unplaced)         0.481     7.311    axilite_U/state_reg[1]
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     7.435 r  axilite_U/ss_tready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.000     7.435    axi_stream_U/ss_tready_OBUF
                         FDCE                                         r  axi_stream_U/shift_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/shift_reg_reg/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_D)        0.044     8.180    axi_stream_U/shift_reg_reg
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.649ns (33.212%)  route 3.316ns (66.788%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axi_stream_U/write_ptr[3]_i_3/O
                         net (fo=3, unplaced)         0.467     7.297    axi_stream_U/write_ptr[3]_i_3_n_0
                                                                      f  axi_stream_U/write_ptr[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.421 r  axi_stream_U/write_ptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.421    axi_stream_U/write_nptr[0]
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_D)        0.044     8.180    axi_stream_U/write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axi_stream_U/write_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.649ns (33.212%)  route 3.316ns (66.788%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.830 f  axi_stream_U/write_ptr[3]_i_3/O
                         net (fo=3, unplaced)         0.467     7.297    axi_stream_U/write_ptr[3]_i_3_n_0
                                                                      f  axi_stream_U/write_ptr[3]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.421 r  axi_stream_U/write_ptr[3]_i_2/O
                         net (fo=1, unplaced)         0.000     7.421    axi_stream_U/write_nptr[3]
                         FDCE                                         r  axi_stream_U/write_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[3]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_D)        0.044     8.180    axi_stream_U/write_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axilite_U/ap_control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.649ns (33.259%)  route 3.309ns (66.741%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 r  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      r  axilite_U/FSM_sequential_state[1]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.830 r  axilite_U/FSM_sequential_state[1]_i_2/O
                         net (fo=2, unplaced)         0.460     7.290    axilite_U/ap_control_reg[0]_0
                                                                      r  axilite_U/ap_control[1]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.414 r  axilite_U/ap_control[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.414    axilite_U/ap_control[1]_i_1_n_0
                         FDCE                                         r  axilite_U/ap_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axilite_U/CLK
                         FDCE                                         r  axilite_U/ap_control_reg[1]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_D)        0.044     8.180    axilite_U/ap_control_reg[1]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.860ns  (axis_clk rise@5.860ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.649ns (33.259%)  route 3.309ns (66.741%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.988 - 5.860 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 r  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axilite_U/CO[0]
                                                                      r  axilite_U/state[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.830 f  axilite_U/state[2]_i_3/O
                         net (fo=2, unplaced)         0.460     7.290    axilite_U/state[2]_i_3_n_0
                                                                      f  axilite_U/state[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.414 r  axilite_U/state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.414    next_state[0]
                         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.860     5.860 r  
                                                      0.000     5.860 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.860    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.698 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.458    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.549 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     7.988    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.184     8.171    
                         clock uncertainty           -0.035     8.136    
                         FDCE (Setup_fdce_C_D)        0.044     8.180    state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 booth_U/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            booth_U/done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    booth_U/CLK
                         FDCE                                         r  booth_U/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  booth_U/done_reg_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    booth_U/mul_done
                                                                      r  booth_U/done_reg_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.064 r  booth_U/done_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    booth_U/done_reg_i_1_n_0
                         FDCE                                         r  booth_U/done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/done_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    booth_U/done_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 booth_U/times_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            booth_U/times_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    booth_U/CLK
                         FDCE                                         r  booth_U/times_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  booth_U/times_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    booth_U/times_reg_n_0_[2]
                                                                      r  booth_U/times[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  booth_U/times[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    booth_U/times[2]
                         FDCE                                         r  booth_U/times_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/times_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    booth_U/times_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_reg[4]/Q
                         net (fo=5, unplaced)         0.143     0.967    count[4]
                                                                      r  count[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  count[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    count[4]_i_1_n_0
                         FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 start_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            start_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  start_ptr_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    start_ptr_reg_n_0_[0]
                                                                      f  start_ptr[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  start_ptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    start_ptr[0]_i_1_n_0
                         FDCE                                         r  start_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    start_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 booth_U/times_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            booth_U/times_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    booth_U/CLK
                         FDCE                                         r  booth_U/times_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  booth_U/times_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    booth_U/times_reg_n_0_[3]
                                                                      r  booth_U/times[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.067 r  booth_U/times[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    booth_U/times[3]
                         FDCE                                         r  booth_U/times_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/times_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    booth_U/times_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 start_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            start_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  start_ptr_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    start_ptr_reg_n_0_[3]
                                                                      r  start_ptr[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.067 r  start_ptr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    start_ptr[3]_i_1_n_0
                         FDCE                                         r  start_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    start_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 booth_U/product_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            booth_U/product_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    booth_U/CLK
                         FDCE                                         r  booth_U/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  booth_U/product_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    booth_U/product_reg_n_0_[1]
                                                                      r  booth_U/product[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  booth_U/product[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    booth_U/product[0]
                         FDCE                                         r  booth_U/product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/product_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    booth_U/product_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 booth_U/times_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            booth_U/times_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    booth_U/CLK
                         FDCE                                         r  booth_U/times_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  booth_U/times_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    booth_U/times_reg_n_0_[0]
                                                                      f  booth_U/times[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  booth_U/times[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    booth_U/times[0]
                         FDCE                                         r  booth_U/times_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/times_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    booth_U/times_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 axilite_U/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            axilite_U/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axilite_U/CLK
                         FDPE                                         r  axilite_U/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  axilite_U/FSM_onehot_state_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    axilite_U/FSM_onehot_state_reg_n_0_[0]
                                                                      r  axilite_U/FSM_onehot_state[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  axilite_U/FSM_onehot_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    axilite_U/FSM_onehot_state[2]_i_1_n_0
                         FDCE                                         r  axilite_U/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    axilite_U/CLK
                         FDCE                                         r  axilite_U/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axilite_U/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.974    count[2]
                                                                      r  count[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.072 r  count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    count[2]_i_1_n_0
                         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.930 }
Period(ns):         5.860
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.860       3.705                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         5.860       4.860                count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.860       4.860                count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.930       2.430                count_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.930       2.430                count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.930       2.430                count_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.930       2.430                count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.930       2.430                count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.930       2.430                count_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.094ns (53.888%)  route 3.503ns (46.112%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    axilite_U/rdata[0]
                                                                      f  axilite_U/tap_A_OBUF[7]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.119 f  axilite_U/tap_A_OBUF[7]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     4.039    axilite_U/tap_A_OBUF[7]_inst_i_2_n_0
                                                                      f  axilite_U/tap_A_OBUF[6]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.163 r  axilite_U/tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.963    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.598 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.598    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.102ns (57.376%)  route 3.047ns (42.624%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      f  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[9]
                                                                      f  axilite_U/tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  axilite_U/tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    axilite_U/tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axilite_U/tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  axilite_U/tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=44, unplaced)        0.528     3.007    axilite_U/tap_WE_OBUF[0]
                                                                      r  axilite_U/tap_A_OBUF[7]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.131 f  axilite_U/tap_A_OBUF[7]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     3.591    axilite_U/tap_A_OBUF[7]_inst_i_3_n_0
                                                                      f  axilite_U/tap_A_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.715 r  axilite_U/tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.515    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.150 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.150    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.127 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.587    axilite_U/tap_A[0]
                                                                      f  axilite_U/tap_A_OBUF[0]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.711 r  axilite_U/tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.102ns (57.408%)  route 3.043ns (42.592%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.127 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     3.587    axilite_U/tap_A[0]
                                                                      f  axilite_U/tap_A_OBUF[1]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.711 r  axilite_U/tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.511    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.146 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.146    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 4.094ns (57.304%)  route 3.050ns (42.696%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    axilite_U/rdata[0]
                                                                      f  axilite_U/tap_A_OBUF[7]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.119 f  axilite_U/tap_A_OBUF[7]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     3.586    axilite_U/tap_A_OBUF[7]_inst_i_2_n_0
                                                                      f  axilite_U/tap_A_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.710 r  axilite_U/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.510    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.145 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.145    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.135ns  (logic 4.102ns (57.497%)  route 3.032ns (42.503%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.127 f  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.576    axilite_U/tap_A[3]
                                                                      f  axilite_U/tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.700 r  axilite_U/tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.500    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.135 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.135    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.135ns  (logic 4.102ns (57.497%)  route 3.032ns (42.503%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.127 f  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.576    axilite_U/tap_A[4]
                                                                      f  axilite_U/tap_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.700 r  axilite_U/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.500    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.135 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.135    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.094ns (57.449%)  route 3.032ns (42.551%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      f  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=37, unplaced)        0.524     3.003    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     3.119 f  tap_A_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     3.568    axilite_U/tap_A[2]
                                                                      f  axilite_U/tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.692 r  axilite_U/tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.492    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.127 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.127    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      f  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[9]
                                                                      f  axilite_U/tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  axilite_U/tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    axilite_U/tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axilite_U/tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  axilite_U/tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=44, unplaced)        0.528     3.007    axilite_U/tap_WE_OBUF[0]
                                                                      r  axilite_U/tap_Di_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.131 r  axilite_U/tap_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.566    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.978ns (60.591%)  route 2.587ns (39.409%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      f  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[9]
                                                                      f  axilite_U/tap_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  axilite_U/tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     2.355    axilite_U/tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axilite_U/tap_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  axilite_U/tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=44, unplaced)        0.528     3.007    axilite_U/tap_WE_OBUF[0]
                                                                      r  axilite_U/tap_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.131 r  axilite_U/tap_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.931    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.566 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.566    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axilite_U/wdata_IBUF[16]
                                                                      r  axilite_U/tap_Di_OBUF[16]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     0.581 r  axilite_U/tap_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[20]
                            (input port)
  Destination:            tap_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[20] (IN)
                         net (fo=0)                   0.000     0.000    wdata[20]
                                                                      r  wdata_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[20]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axilite_U/wdata_IBUF[20]
                                                                      r  axilite_U/tap_Di_OBUF[20]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     0.581 r  axilite_U/tap_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[20]
                                                                      r  tap_Di_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[20]
                                                                      r  tap_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[23]
                            (input port)
  Destination:            tap_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[23] (IN)
                         net (fo=0)                   0.000     0.000    wdata[23]
                                                                      r  wdata_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axilite_U/wdata_IBUF[23]
                                                                      r  axilite_U/tap_Di_OBUF[23]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     0.581 r  axilite_U/tap_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[23]
                                                                      r  tap_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[23]
                                                                      r  tap_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[26]
                            (input port)
  Destination:            tap_Di[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[26] (IN)
                         net (fo=0)                   0.000     0.000    wdata[26]
                                                                      r  wdata_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axilite_U/wdata_IBUF[26]
                                                                      r  axilite_U/tap_Di_OBUF[26]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     0.581 r  axilite_U/tap_Di_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[26]
                                                                      r  tap_Di_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[26]
                                                                      r  tap_Di[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[7]
                            (input port)
  Destination:            tap_Di[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    wdata[7]
                                                                      r  wdata_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axilite_U/wdata_IBUF[7]
                                                                      r  axilite_U/tap_Di_OBUF[7]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.043     0.581 r  axilite_U/tap_Di_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[7]
                                                                      r  tap_Di_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[7]
                                                                      r  tap_Di[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rready_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axilite_U/rready_IBUF
                                                                      r  axilite_U/arready_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  axilite_U/arready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    rvalid_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=7, unplaced)         0.337     0.538    axilite_U/awvalid_IBUF
                                                                      r  axilite_U/awready_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  axilite_U/awready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_stream_U/ss_tdata_IBUF[0]
                                                                      r  axi_stream_U/data_Di_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_stream_U/data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_stream_U/ss_tdata_IBUF[10]
                                                                      r  axi_stream_U/data_Di_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_stream_U/data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[17]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[19]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[19]
                                                                      r  data_Di_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[19]
                                                                      r  data_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[1]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[1]
                                                                      r  data_Di_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[1]
                                                                      r  data_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[21]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[21]
                                                                      r  data_Di_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[21]
                                                                      r  data_Di[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            data_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.283ns (50.667%)  route 4.171ns (49.333%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.584     2.456    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_U/data_length_reg_reg[5]/Q
                         net (fo=3, unplaced)         0.983     3.917    axilite_U/data_length_reg[5]
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  axilite_U/ss_tready_OBUF_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.679    axilite_U/ss_tready_OBUF_inst_i_9_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_10/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.803 f  axilite_U/ss_tready_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     5.252    axilite_U/ss_tready_OBUF_inst_i_10_n_0
                                                                      f  axilite_U/ss_tready_OBUF_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.376 r  axilite_U/ss_tready_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.000     5.376    axilite_U/ss_tready_OBUF_inst_i_6_n_0
                                                                      r  axilite_U/ss_tready_OBUF_inst_i_3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.756 f  axilite_U/ss_tready_OBUF_inst_i_3/CO[3]
                         net (fo=6, unplaced)         0.950     6.706    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.830 f  axi_stream_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=34, unplaced)        0.522     7.352    axi_stream_U/data_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_stream_U/data_Di_OBUF[23]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  axi_stream_U/data_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.276    data_Di_OBUF[23]
                                                                      r  data_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.911 r  data_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.911    data_Di[23]
                                                                      r  data_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[12]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[14]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[15]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[16]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[17]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_reg[18]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           392 Endpoints
Min Delay           392 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[0]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[10]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[11]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[12]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[13]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[14]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[15]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[16]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[17]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            axilite_U/data_length_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.344ns (37.362%)  route 2.253ns (62.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      f  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axilite_U/awaddr_IBUF[1]
                                                                      f  axilite_U/ap_control[0]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  axilite_U/ap_control[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    axilite_U/ap_control[0]_i_3_n_0
                                                                      r  axilite_U/ap_control[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 f  axilite_U/ap_control[0]_i_2/O
                         net (fo=2, unplaced)         0.460     2.928    axilite_U/ap_control[0]_i_2_n_0
                                                                      f  axilite_U/data_length_reg[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.052 r  axilite_U/data_length_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.596    axilite_U/data_length_reg_0
                         FDCE                                         r  axilite_U/data_length_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.439     2.128    axilite_U/CLK
                         FDCE                                         r  axilite_U/data_length_reg_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[0]
                         FDCE                                         r  booth_U/Din0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[0]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[10]
                         FDCE                                         r  booth_U/Din0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[10]/C

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[11]
                         FDCE                                         r  booth_U/Din0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[11]/C

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[12]
                         FDCE                                         r  booth_U/Din0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[12]/C

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[13]
                         FDCE                                         r  booth_U/Din0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[13]/C

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[14]
                         FDCE                                         r  booth_U/Din0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[14]/C

Slack:                    inf
  Source:                 tap_Do[31]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[31] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[31]
                                                                      r  tap_Do_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[31]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[15]
                         FDCE                                         r  booth_U/Din0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[15]/C

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[1]
                         FDCE                                         r  booth_U/Din0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[1]/C

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[2]
                         FDCE                                         r  booth_U/Din0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[2]/C

Slack:                    inf
  Source:                 tap_Do[3]
                            (input port)
  Destination:            booth_U/Din0_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.930ns period=5.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[3] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[3]
                                                                      r  tap_Do_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    booth_U/D[3]
                         FDCE                                         r  booth_U/Din0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=210, unplaced)       0.259     1.032    booth_U/CLK
                         FDCE                                         r  booth_U/Din0_reg_reg[3]/C





