# SAMSUNG RISC-V

RISC-V Talent Development Program, powered by Samsung Semiconductor India Research (SSIR) along with VLSI System Design (VSD)

## Basic Details
**Name:** Rohit J  
**College:** The National Institute Of Engineering Mysuru <br>
**Email ID:** jrohit0812@gmail.com  
**LinkedIN Profile:** [Rohit](https://www.linkedin.com/in/rohitj264/)


----------------------------------------------------------------------------------------------------------------

<details>
<summary><b>Task 1:</b> Implementation of sum of numbers from 1 to n using both c program and riscv command</summary> 

[Task01](https://github.com/RohitJ1204/samsung-riscv/tree/main/Task01#readme)	

</details>

----------------------------------------------------------------------------------------------------------------

<details>
<summary> <b>Task 2:</b> Performing SPIKE Simulation and Debugging the C code with Interactive Debugging Mode using Spike</summary> 

[Task03](https://github.com/RohitJ1204/samsung-riscv/tree/main/Task02#readme)	
</details>

----------------------------------------------------------------------------------------------------------------

<details>
<summary> <b>Task 3:</b> Basics Of RISCV instructions and its exact 32 instraction code(for objdump file of previous task)</summary> 

[Task02](https://github.com/RohitJ1204/samsung-riscv/tree/main/Task03#readme)	
</details>

----------------------------------------------------------------------------------------------------------------
