Item(by='johndoe0815', descendants=None, kids=[25505262, 25498048], score=None, time=1608575178, title=None, item_type='comment', url=None, parent=25497695, text='The original Wirth RISC5 version runs in 1 MB RAM on an ancient Xilinx FPGA board. The RISC-V binaries are a bit larger, but still runs in 1 MB (but more is possible). A bit too large for typical block RAM sizes of affordable FPGAs, unfortunately.<p>Some details on the port and the binary size differences can be found in the project report: <a href="https:&#x2F;&#x2F;github.com&#x2F;solbjorg&#x2F;oberon-riscv&#x2F;blob&#x2F;master&#x2F;report.pdf" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;solbjorg&#x2F;oberon-riscv&#x2F;blob&#x2F;master&#x2F;report....</a>')