{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674416664655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674416664656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 22 20:44:24 2023 " "Processing started: Sun Jan 22 20:44:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674416664656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416664656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wykonawczy -c Wykonawczy " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wykonawczy -c Wykonawczy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416664656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674416665079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674416665079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/ask_alu/rej_flag2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/ask_alu/rej_flag2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg_only_extended-flag_reg_only_extended_arch " "Found design unit 1: flag_reg_only_extended-flag_reg_only_extended_arch" {  } { { "../ASK_ALU/rej_flag2.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/rej_flag2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672797 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg_only_extended " "Found entity 1: flag_reg_only_extended" {  } { { "../ASK_ALU/rej_flag2.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/rej_flag2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/ask_alu/conp_log_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/ask_alu/conp_log_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_comp_8b_extend-logic_comp_8b_extend_arch " "Found design unit 1: logic_comp_8b_extend-logic_comp_8b_extend_arch" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672808 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_comp_8b_extend " "Found entity 1: logic_comp_8b_extend" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/test/reg_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/test/reg_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16b-reg_16b_arch " "Found design unit 1: reg_16b-reg_16b_arch" {  } { { "../Test/reg_16b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/Test/reg_16b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672810 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16b " "Found entity 1: reg_16b" {  } { { "../Test/reg_16b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/Test/reg_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/ask_bank_rej/mux1x6_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/ask_bank_rej/mux1x6_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x6_8b-mux1x6_8b_arch " "Found design unit 1: mux1x6_8b-mux1x6_8b_arch" {  } { { "../ASK_BANK_REJ/mux1x6_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_BANK_REJ/mux1x6_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672812 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x6_8b " "Found entity 1: mux1x6_8b" {  } { { "../ASK_BANK_REJ/mux1x6_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_BANK_REJ/mux1x6_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/ask_alu/ask_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/ask_alu/ask_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASK_6 " "Found entity 1: ASK_6" {  } { { "../ASK_ALU/ASK_6.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/ask_bank_rej/bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/ask_bank_rej/bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bank " "Found entity 1: Bank" {  } { { "../ASK_BANK_REJ/Bank.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_BANK_REJ/Bank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/sum8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/sum8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum8b-sum8b_arch " "Found design unit 1: sum8b-sum8b_arch" {  } { { "../../maxPplus_II/wisniewski/sum8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/sum8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672819 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum8b " "Found entity 1: sum8b" {  } { { "../../maxPplus_II/wisniewski/sum8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/sum8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/reg8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/reg8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8b-reg8b_arch " "Found design unit 1: reg8b-reg8b_arch" {  } { { "../../maxPplus_II/wisniewski/reg8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/reg8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672820 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8b " "Found entity 1: reg8b" {  } { { "../../maxPplus_II/wisniewski/reg8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/reg8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_8b-mux4x1_8b_arch " "Found design unit 1: mux4x1_8b-mux4x1_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux4x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672822 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8b " "Found entity 1: mux4x1_8b" {  } { { "../../maxPplus_II/wisniewski/mux4x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_3b-mux4x1_3b_arch " "Found design unit 1: mux4x1_3b-mux4x1_3b_arch" {  } { { "../../maxPplus_II/wisniewski/mux4x1_3b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672823 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_3b " "Found entity 1: mux4x1_3b" {  } { { "../../maxPplus_II/wisniewski/mux4x1_3b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_2b-mux4x1_2b_arch " "Found design unit 1: mux4x1_2b-mux4x1_2b_arch" {  } { { "../../maxPplus_II/wisniewski/mux4x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672825 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_2b " "Found entity 1: mux4x1_2b" {  } { { "../../maxPplus_II/wisniewski/mux4x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_8b-mux3x1_8b_arch " "Found design unit 1: mux3x1_8b-mux3x1_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux3x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672827 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_8b " "Found entity 1: mux3x1_8b" {  } { { "../../maxPplus_II/wisniewski/mux3x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_2b-mux3x1_2b_arch " "Found design unit 1: mux3x1_2b-mux3x1_2b_arch" {  } { { "../../maxPplus_II/wisniewski/mux3x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672829 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_2b " "Found entity 1: mux3x1_2b" {  } { { "../../maxPplus_II/wisniewski/mux3x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8b-mux2x1_8b_arch " "Found design unit 1: mux2x1_8b-mux2x1_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux2x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8b " "Found entity 1: mux2x1_8b" {  } { { "../../maxPplus_II/wisniewski/mux2x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_2b-mux2x1_2b_arch " "Found design unit 1: mux2x1_2b-mux2x1_2b_arch" {  } { { "../../maxPplus_II/wisniewski/mux2x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672834 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_2b " "Found entity 1: mux2x1_2b" {  } { { "../../maxPplus_II/wisniewski/mux2x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux1x4_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux1x4_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x4_8b-mux1x4_8b_arch " "Found design unit 1: mux1x4_8b-mux1x4_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux1x4_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x4_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672836 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x4_8b " "Found entity 1: mux1x4_8b" {  } { { "../../maxPplus_II/wisniewski/mux1x4_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x4_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux1x3_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux1x3_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x3_8b-mux1x3_8b_arch " "Found design unit 1: mux1x3_8b-mux1x3_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux1x3_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x3_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x3_8b " "Found entity 1: mux1x3_8b" {  } { { "../../maxPplus_II/wisniewski/mux1x3_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x3_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux1x2_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux1x2_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x2_8b-mux1x2_8b_arch " "Found design unit 1: mux1x2_8b-mux1x2_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux1x2_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x2_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672840 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x2_8b " "Found entity 1: mux1x2_8b" {  } { { "../../maxPplus_II/wisniewski/mux1x2_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x2_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/gen_cl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/gen_cl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_cl-gen_cl_arch " "Found design unit 1: gen_cl-gen_cl_arch" {  } { { "../../maxPplus_II/wisniewski/gen_cl.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/gen_cl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672841 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_cl " "Found entity 1: gen_cl" {  } { { "../../maxPplus_II/wisniewski/gen_cl.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/gen_cl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/full_add_8b.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/full_add_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-full_add_arch " "Found design unit 1: full_add-full_add_arch" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_add_8b-full_add_8b_arch " "Found design unit 2: full_add_8b-full_add_8b_arch" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672843 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_8b " "Found entity 1: full_add_8b" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672843 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_add " "Found entity 2: full_add" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/dec2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/dec2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2x4-dec2x4_arch " "Found design unit 1: dec2x4-dec2x4_arch" {  } { { "../../maxPplus_II/wisniewski/dec2x4.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/dec2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672846 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2x4 " "Found entity 1: dec2x4" {  } { { "../../maxPplus_II/wisniewski/dec2x4.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/dec2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/comp_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/comp_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_8b-comp_8b_arch " "Found design unit 1: comp_8b-comp_8b_arch" {  } { { "../../maxPplus_II/wisniewski/comp_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/comp_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672847 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_8b " "Found entity 1: comp_8b" {  } { { "../../maxPplus_II/wisniewski/comp_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/comp_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wykonawczy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wykonawczy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Wykonawczy " "Found entity 1: Wykonawczy" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674416672848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wykonawczy " "Elaborating entity \"Wykonawczy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674416672885 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "adr1 " "Found inconsistent dimensions for element \"adr1\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 280 32 200 296 "adr1\[1..0\]" "" } { 512 32 200 528 "adr1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "adr2 " "Found inconsistent dimensions for element \"adr2\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 304 32 200 320 "adr2\[1..0\]" "" } { 536 32 200 552 "adr2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "adr3 " "Found inconsistent dimensions for element \"adr3\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 328 32 200 344 "adr3\[1..0\]" "" } { 608 32 200 624 "adr3" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "adr4 " "Found inconsistent dimensions for element \"adr4\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 352 32 200 368 "adr4\[1..0\]" "" } { 56 40 208 72 "adr4" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "adr5 " "Found inconsistent dimensions for element \"adr5\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 376 32 200 392 "adr5\[1..0\]" "" } { 696 32 200 712 "adr5" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "adr1 " "Converted elements in bus name \"adr1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "adr1\[1..0\] adr11..0 " "Converted element name(s) from \"adr1\[1..0\]\" to \"adr11..0\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 280 32 200 296 "adr1\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1674416672887 ""}  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 280 32 200 296 "adr1\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "adr2 " "Converted elements in bus name \"adr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "adr2\[1..0\] adr21..0 " "Converted element name(s) from \"adr2\[1..0\]\" to \"adr21..0\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 304 32 200 320 "adr2\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1674416672887 ""}  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 304 32 200 320 "adr2\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "adr3 " "Converted elements in bus name \"adr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "adr3\[1..0\] adr31..0 " "Converted element name(s) from \"adr3\[1..0\]\" to \"adr31..0\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 328 32 200 344 "adr3\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1674416672887 ""}  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 328 32 200 344 "adr3\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "adr4 " "Converted elements in bus name \"adr4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "adr4\[1..0\] adr41..0 " "Converted element name(s) from \"adr4\[1..0\]\" to \"adr41..0\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 352 32 200 368 "adr4\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1674416672887 ""}  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 352 32 200 368 "adr4\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "adr5 " "Converted elements in bus name \"adr5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "adr5\[1..0\] adr51..0 " "Converted element name(s) from \"adr5\[1..0\]\" to \"adr51..0\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 376 32 200 392 "adr5\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1674416672887 ""}  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 376 32 200 392 "adr5\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1674416672887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASK_6 ASK_6:inst2 " "Elaborating entity \"ASK_6\" for hierarchy \"ASK_6:inst2\"" {  } { { "Wykonawczy.bdf" "inst2" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 160 744 920 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg_only_extended ASK_6:inst2\|flag_reg_only_extended:inst4 " "Elaborating entity \"flag_reg_only_extended\" for hierarchy \"ASK_6:inst2\|flag_reg_only_extended:inst4\"" {  } { { "../ASK_ALU/ASK_6.bdf" "inst4" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { -40 952 1112 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_comp_8b_extend ASK_6:inst2\|logic_comp_8b_extend:inst15 " "Elaborating entity \"logic_comp_8b_extend\" for hierarchy \"ASK_6:inst2\|logic_comp_8b_extend:inst15\"" {  } { { "../ASK_ALU/ASK_6.bdf" "inst15" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 384 488 672 592 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672898 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "and_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"and_res\", which holds its previous value in one or more paths through the process" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nand_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"nand_res\", which holds its previous value in one or more paths through the process" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "or_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"or_res\", which holds its previous value in one or more paths through the process" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nor_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"nor_res\", which holds its previous value in one or more paths through the process" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xor_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"xor_res\", which holds its previous value in one or more paths through the process" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672900 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416672901 "|Wykonawczy|ASK_6:inst10|logic_comp_8b_extend:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add_8b ASK_6:inst2\|full_add_8b:inst5 " "Elaborating entity \"full_add_8b\" for hierarchy \"ASK_6:inst2\|full_add_8b:inst5\"" {  } { { "../ASK_ALU/ASK_6.bdf" "inst5" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 224 488 640 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add ASK_6:inst2\|full_add_8b:inst5\|full_add:s0 " "Elaborating entity \"full_add\" for hierarchy \"ASK_6:inst2\|full_add_8b:inst5\|full_add:s0\"" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "s0" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8b ASK_6:inst2\|mux2x1_8b:inst1 " "Elaborating entity \"mux2x1_8b\" for hierarchy \"ASK_6:inst2\|mux2x1_8b:inst1\"" {  } { { "../ASK_ALU/ASK_6.bdf" "inst1" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 120 264 432 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_8b ASK_6:inst2\|mux3x1_8b:inst " "Elaborating entity \"mux3x1_8b\" for hierarchy \"ASK_6:inst2\|mux3x1_8b:inst\"" {  } { { "../ASK_ALU/ASK_6.bdf" "inst" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 184 952 1120 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8b ASK_6:inst2\|mux4x1_8b:inst8 " "Elaborating entity \"mux4x1_8b\" for hierarchy \"ASK_6:inst2\|mux4x1_8b:inst8\"" {  } { { "../ASK_ALU/ASK_6.bdf" "inst8" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 336 952 1120 480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8b reg8b:inst4 " "Elaborating entity \"reg8b\" for hierarchy \"reg8b:inst4\"" {  } { { "Wykonawczy.bdf" "inst4" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 176 984 1144 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bank Bank:inst1 " "Elaborating entity \"Bank\" for hierarchy \"Bank:inst1\"" {  } { { "Wykonawczy.bdf" "inst1" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 144 512 680 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16b Bank:inst1\|reg_16b:inst " "Elaborating entity \"reg_16b\" for hierarchy \"Bank:inst1\|reg_16b:inst\"" {  } { { "../ASK_BANK_REJ/Bank.bdf" "inst" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_BANK_REJ/Bank.bdf" { { 72 376 544 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1x6_8b Bank:inst1\|mux1x6_8b:inst10 " "Elaborating entity \"mux1x6_8b\" for hierarchy \"Bank:inst1\|mux1x6_8b:inst10\"" {  } { { "../ASK_BANK_REJ/Bank.bdf" "inst10" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_BANK_REJ/Bank.bdf" { { 96 128 304 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416672921 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674416673231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[6\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[6\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[6\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[5\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[5\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[5\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[4\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[4\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[4\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673267 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[3\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|xor_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[3\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[3\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[2\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[2\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[1\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[1\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[0\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|nor_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[0\] " "Latch ASK_6:inst2\|logic_comp_8b_extend:inst15\|or_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adr4 " "Ports D and ENA on the latch are fed by the same signal adr4" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 40 208 72 "adr4" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1674416673268 ""}  } { { "../ASK_ALU/conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1674416673268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[5\] GND " "Pin \"flags\[5\]\" is stuck at GND" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 1040 1216 72 "flags\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674416673295 "|Wykonawczy|flags[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[4\] GND " "Pin \"flags\[4\]\" is stuck at GND" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 1040 1216 72 "flags\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674416673295 "|Wykonawczy|flags[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 1040 1216 72 "flags\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674416673295 "|Wykonawczy|flags[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 1040 1216 72 "flags\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674416673295 "|Wykonawczy|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 1040 1216 72 "flags\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674416673295 "|Wykonawczy|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 56 1040 1216 72 "flags\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674416673295 "|Wykonawczy|flags[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674416673295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674416673353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674416673987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674416673987 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld4 " "No output dependent on input pin \"ld4\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 632 32 200 648 "ld4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|ld4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr2 " "No output dependent on input pin \"adr2\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 536 32 200 552 "adr2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld1 " "No output dependent on input pin \"ld1\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 408 32 200 424 "ld1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|ld1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld2 " "No output dependent on input pin \"ld2\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 432 32 200 448 "ld2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|ld2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld3 " "No output dependent on input pin \"ld3\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 456 32 200 472 "ld3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|ld3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr11 " "No output dependent on input pin \"adr11\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 280 32 200 296 "adr11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr10 " "No output dependent on input pin \"adr10\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 280 32 200 296 "adr10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr21 " "No output dependent on input pin \"adr21\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 304 32 200 320 "adr21" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr21"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr20 " "No output dependent on input pin \"adr20\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 304 32 200 320 "adr20" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr20"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr31 " "No output dependent on input pin \"adr31\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 328 32 200 344 "adr31" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr31"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr30 " "No output dependent on input pin \"adr30\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 328 32 200 344 "adr30" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr30"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr41 " "No output dependent on input pin \"adr41\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 352 32 200 368 "adr41" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr41"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr40 " "No output dependent on input pin \"adr40\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 352 32 200 368 "adr40" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr40"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr51 " "No output dependent on input pin \"adr51\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 376 32 200 392 "adr51" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr51"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr50 " "No output dependent on input pin \"adr50\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 376 32 200 392 "adr50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr6\[2\] " "No output dependent on input pin \"adr6\[2\]\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 256 32 200 272 "adr6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr6\[1\] " "No output dependent on input pin \"adr6\[1\]\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 256 32 200 272 "adr6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adr6\[0\] " "No output dependent on input pin \"adr6\[0\]\"" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_WYKONAWCZY/Wykonawczy.bdf" { { 256 32 200 272 "adr6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674416674100 "|Wykonawczy|adr6[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674416674100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674416674101 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674416674101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674416674101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674416674101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674416674115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 22 20:44:34 2023 " "Processing ended: Sun Jan 22 20:44:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674416674115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674416674115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674416674115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674416674115 ""}
