library ieee;
use ieee.std_logic_1164.all;

entity muxGenerico4x1 is
  -- Total de bits das entradas e saidas
  generic ( larguraDados : natural := 8);
  port (
    JMP, FLAG, JEQ, JSR, RET : in std_logic;
	 sel_mux: out std_logic_vector(1 downto 0);
  );
end entity;

architecture comportamento of muxGenerico4x1 is
  begin
  
sel_mux<=  "01" when (JMP or (FLAG and JEQ) or JSR) else
					  "10" when RET else
					  "00";

	 
end architecture;