👋 Hi, I’m @harish7387
👀 I’m interested in VLSI chip design
🌱 I’m currently learning Verilog, SystemVerilog, and RTL to GDSII flow
💞️ I’m looking to collaborate on internships and embedded systems projects
📫 How to reach me: reddyharish527@gmail.com
😄 Pronouns: he/him
⚡ Fun fact: I can get lost in chip schematics the way others get lost in Netflix
<!---
harish7387/harish7387 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
