// Seed: 960304613
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9
);
  logic id_11 = id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wand id_6,
    input wire id_7,
    input supply0 id_8,
    output wor id_9,
    output tri id_10,
    output tri id_11,
    input wire id_12
);
  wire id_14;
  specify
    if (-1) (posedge id_15 => (id_16 +: -1'h0)) = (~1'h0 : -1  : id_2, 1'b0);
  endspecify
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_5,
      id_1,
      id_11,
      id_4,
      id_0,
      id_3
  );
endmodule
