/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _00_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_13z[4], celloutsig_0_32z, celloutsig_0_25z };
  assign out_data[34:32] = _00_;
  reg [6:0] _01_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_7z[17:11];
  assign out_data[6:0] = _01_;
  reg [19:0] _02_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 20'h00000;
    else _02_ <= { in_data[104:102], celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_13z };
  assign out_data[147:128] = _02_;
  assign celloutsig_1_5z = in_data[165:148] & { in_data[124:118], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[34:15], celloutsig_0_1z, celloutsig_0_0z } & { celloutsig_0_7z[20:0], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } >= { in_data[46], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z } >= { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[92:86] > in_data[6:0];
  assign celloutsig_0_32z = { celloutsig_0_9z[0], celloutsig_0_15z, celloutsig_0_6z } && { celloutsig_0_7z[20:19], celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_4z[6:0], celloutsig_1_7z } && celloutsig_1_4z[7:0];
  assign celloutsig_0_6z = { in_data[92:91], celloutsig_0_0z } && { in_data[66:65], celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[52:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } || { in_data[29:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[103:101] < in_data[156:154];
  assign celloutsig_1_13z = { celloutsig_1_5z[12:10], celloutsig_1_9z } < { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_12z[5:4], celloutsig_1_9z } < { celloutsig_1_2z[2:1], celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_7z[11:10], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[176:168] * { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z[12:7], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_11z } * { celloutsig_1_4z[3:2], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_7z = { in_data[49:29], celloutsig_0_2z } * in_data[82:61];
  assign celloutsig_1_1z = in_data[121:107] != in_data[172:158];
  assign celloutsig_1_16z = celloutsig_1_4z[8:3] != { celloutsig_1_4z[4:1], celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_1_12z = { celloutsig_1_4z[8:1], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z } | { in_data[151], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_1z = | { in_data[2:0], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[14] & celloutsig_1_2z[3];
  assign celloutsig_0_5z = celloutsig_0_3z & in_data[18];
  assign celloutsig_1_8z = ~^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_10z = ~^ in_data[151:146];
  assign celloutsig_1_11z = ~^ in_data[179:145];
  assign celloutsig_0_15z = ~^ celloutsig_0_10z[14:11];
  assign celloutsig_0_25z = ~^ { celloutsig_0_18z[11:1], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_10z[17:14], celloutsig_0_11z } >> celloutsig_0_10z[15:11];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >>> { in_data[180:176], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_7z[4:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } >>> { celloutsig_0_10z[4:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_18z = { in_data[20:10], celloutsig_0_5z } >>> { celloutsig_0_16z[5:2], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_4z = ~((in_data[16] & celloutsig_0_3z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_0z = ~((in_data[171] & in_data[149]) | (in_data[107] & in_data[139]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_3z & celloutsig_1_4z[7]));
  assign celloutsig_0_2z = ~((in_data[55] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[0]));
  assign out_data[105:96] = celloutsig_1_19z;
endmodule
