// Seed: 759029080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_4 = 1;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  xnor primCall (
      id_20,
      id_40,
      id_17,
      id_37,
      id_19,
      id_12,
      id_9,
      id_11,
      id_31,
      id_15,
      id_5,
      id_38,
      id_35,
      id_18,
      id_29,
      id_13,
      id_10,
      id_34,
      id_8,
      id_32,
      id_27,
      id_25,
      id_3,
      id_26,
      id_6,
      id_16
  );
  assign id_9 = -1;
  wor  id_36 = id_18 ? id_5 : $realtime;
  wire id_37;
  id_38(
      .id_0($realtime | id_5), .id_1(id_31), .id_2(-1), .id_3()
  );
  wire id_39;
  id_40(
      $realtime == !id_26, id_29[1'b0], id_21, ~id_7, (id_6)
  );
  assign id_5 = $realtime;
  module_0 modCall_1 (
      id_35,
      id_15,
      id_36,
      id_36,
      id_39
  );
endmodule
