m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/abrahimt/CPR E 381/Project
Eaddtoend
Z1 w1711393151
Z2 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z3 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z4 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 8
R0
Z5 8proj/src/TopLevel/Fetch Logic/addToEnd.vhd
Z6 Fproj/src/TopLevel/Fetch Logic/addToEnd.vhd
l0
Z7 L14 1
V9h=V;cCX=n2[7N1C_cMK=2
!s100 d2QB>j6GYbhH8;791WnG@3
Z8 OL;C;2023.2_2;77
33
Z9 !s110 1711424394
!i10b 1
Z10 !s108 1711424394.000000
Z11 !s90 -2008|-work|internal/ModelSimContainer/work|proj/src/MIPS_types.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|proj/src/TopLevel/MIPS_Processor.vhd|proj/src/TopLevel/mem.vhd|proj/src/TopLevel/Control/tb_control.vhd|proj/src/TopLevel/Control/Control.vhd|proj/src/TopLevel/Register/my_32t1_mux.vhd|proj/src/TopLevel/Register/MIPSregister.vhd|proj/src/TopLevel/Register/decoder.vhd|proj/src/TopLevel/Register/andg2.vhd|proj/src/TopLevel/Register/dffg.vhd|proj/src/TopLevel/Register/Nbit_reg.vhd|proj/src/TopLevel/ALU/Extender.vhd|proj/src/TopLevel/ALU/nBitAdder.vhd|proj/src/TopLevel/ALU/nBitAnd.vhd|proj/src/TopLevel/ALU/nBitOr.vhd|proj/src/TopLevel/ALU/setLessThan.vhd|proj/src/TopLevel/ALU/mux2t1_5bit.vhd|proj/src/TopLevel/ALU/mux2t1_dataflow.vhd|proj/src/TopLevel/ALU/fullAdder.vhd|proj/src/TopLevel/ALU/invg.vhd|proj/src/TopLevel/ALU/onesComp.vhd|proj/src/TopLevel/ALU/andg2.vhd|proj/src/TopLevel/ALU/nBitAddSub.vhd|proj/src/TopLevel/ALU/nBitXor.vhd|proj/src/TopLevel/ALU/mux2t1.vhd|proj/src/TopLevel/ALU/xorg2.vhd|proj/src/TopLevel/ALU/alu.vhd|proj/src/TopLevel/ALU/org2.vhd|proj/src/TopLevel/ALU/tb_alu.vhd|proj/src/TopLevel/ALU/Barrel_Shifter.vhd|proj/src/TopLevel/ALU/branch.vhd|proj/src/TopLevel/ALU/selectOperation.vhd|proj/src/TopLevel/ALU/nBitNor.vhd|proj/src/TopLevel/ALU/mux2t1_N.vhd|proj/src/TopLevel/Fetch Logic/tb_jump.vhd|proj/src/TopLevel/Fetch Logic/dffg_set.vhd|proj/src/TopLevel/Fetch Logic/branch.vhd|proj/src/TopLevel/Fetch Logic/addToStart.vhd|proj/src/TopLevel/Fetch Logic/mux2t1_N.vhd|proj/src/TopLevel/Fetch Logic/shift.vhd|proj/src/TopLevel/Fetch Logic/jump.vhd|proj/src/TopLevel/Fetch Logic/mux2t1.vhd|proj/src/TopLevel/Fetch Logic/tb_fetchLogic.vhd|proj/src/TopLevel/Fetch Logic/dffg.vhd|proj/src/TopLevel/Fetch Logic/xorg2.vhd|proj/src/TopLevel/Fetch Logic/tb_shift.vhd|proj/src/TopLevel/Fetch Logic/org2.vhd|proj/src/TopLevel/Fetch Logic/andg2.vhd|proj/src/TopLevel/Fetch Logic/fullAdder.vhd|proj/src/TopLevel/Fetch Logic/mem.vhd|proj/src/TopLevel/Fetch Logic/extendSign.vhd|proj/src/TopLevel/Fetch Logic/tb_branch.vhd|proj/src/TopLevel/Fetch Logic/mux2t1_dataflow.vhd|proj/src/TopLevel/Fetch Logic/invg.vhd|proj/src/TopLevel/Fetch Logic/pcRegister.vhd|proj/src/TopLevel/Fetch Logic/addToEnd.vhd|proj/src/TopLevel/Fetch Logic/fetchLogic.vhd|proj/src/TopLevel/Fetch Logic/Barrel_Shifter.vhd|proj/src/TopLevel/Fetch Logic/nBitAdder.vhd|proj/src/TopLevel/Fetch Logic/Extender.vhd|
Z12 !s107 proj/src/TopLevel/Fetch Logic/Extender.vhd|proj/src/TopLevel/Fetch Logic/nBitAdder.vhd|proj/src/TopLevel/Fetch Logic/Barrel_Shifter.vhd|proj/src/TopLevel/Fetch Logic/fetchLogic.vhd|proj/src/TopLevel/Fetch Logic/addToEnd.vhd|proj/src/TopLevel/Fetch Logic/pcRegister.vhd|proj/src/TopLevel/Fetch Logic/invg.vhd|proj/src/TopLevel/Fetch Logic/mux2t1_dataflow.vhd|proj/src/TopLevel/Fetch Logic/tb_branch.vhd|proj/src/TopLevel/Fetch Logic/extendSign.vhd|proj/src/TopLevel/Fetch Logic/mem.vhd|proj/src/TopLevel/Fetch Logic/fullAdder.vhd|proj/src/TopLevel/Fetch Logic/andg2.vhd|proj/src/TopLevel/Fetch Logic/org2.vhd|proj/src/TopLevel/Fetch Logic/tb_shift.vhd|proj/src/TopLevel/Fetch Logic/xorg2.vhd|proj/src/TopLevel/Fetch Logic/dffg.vhd|proj/src/TopLevel/Fetch Logic/tb_fetchLogic.vhd|proj/src/TopLevel/Fetch Logic/mux2t1.vhd|proj/src/TopLevel/Fetch Logic/jump.vhd|proj/src/TopLevel/Fetch Logic/shift.vhd|proj/src/TopLevel/Fetch Logic/mux2t1_N.vhd|proj/src/TopLevel/Fetch Logic/addToStart.vhd|proj/src/TopLevel/Fetch Logic/branch.vhd|proj/src/TopLevel/Fetch Logic/dffg_set.vhd|proj/src/TopLevel/Fetch Logic/tb_jump.vhd|proj/src/TopLevel/ALU/mux2t1_N.vhd|proj/src/TopLevel/ALU/nBitNor.vhd|proj/src/TopLevel/ALU/selectOperation.vhd|proj/src/TopLevel/ALU/branch.vhd|proj/src/TopLevel/ALU/Barrel_Shifter.vhd|proj/src/TopLevel/ALU/tb_alu.vhd|proj/src/TopLevel/ALU/org2.vhd|proj/src/TopLevel/ALU/alu.vhd|proj/src/TopLevel/ALU/xorg2.vhd|proj/src/TopLevel/ALU/mux2t1.vhd|proj/src/TopLevel/ALU/nBitXor.vhd|proj/src/TopLevel/ALU/nBitAddSub.vhd|proj/src/TopLevel/ALU/andg2.vhd|proj/src/TopLevel/ALU/onesComp.vhd|proj/src/TopLevel/ALU/invg.vhd|proj/src/TopLevel/ALU/fullAdder.vhd|proj/src/TopLevel/ALU/mux2t1_dataflow.vhd|proj/src/TopLevel/ALU/mux2t1_5bit.vhd|proj/src/TopLevel/ALU/setLessThan.vhd|proj/src/TopLevel/ALU/nBitOr.vhd|proj/src/TopLevel/ALU/nBitAnd.vhd|proj/src/TopLevel/ALU/nBitAdder.vhd|proj/src/TopLevel/ALU/Extender.vhd|proj/src/TopLevel/Register/Nbit_reg.vhd|proj/src/TopLevel/Register/dffg.vhd|proj/src/TopLevel/Register/andg2.vhd|proj/src/TopLevel/Register/decoder.vhd|proj/src/TopLevel/Register/MIPSregister.vhd|proj/src/TopLevel/Register/my_32t1_mux.vhd|proj/src/TopLevel/Control/Control.vhd|proj/src/TopLevel/Control/tb_control.vhd|proj/src/TopLevel/mem.vhd|proj/src/TopLevel/MIPS_Processor.vhd|internal/testpy/tb.vhd|proj/src/MIPS_types.vhd|
!i113 0
Z13 o-2008 -work internal/ModelSimContainer/work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
Z15 DEx4 work 8 addtoend 0 22 9h=V;cCX=n2[7N1C_cMK=2
!i122 8
l20
Z16 L19 4
Z17 V4XJoGIT0=KY_HZWiA3Wf>1
Z18 !s100 EaVQ3ZB?00cRcl=eIj0z>3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eaddtostart
R1
R2
R3
R4
!i122 8
R0
Z19 8proj/src/TopLevel/Fetch Logic/addToStart.vhd
Z20 Fproj/src/TopLevel/Fetch Logic/addToStart.vhd
l0
R7
VW7>>S@B4@DZ5oV9CCb]iA1
!s100 FdefThU66g__WVbLR0U<`0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Abehavioral
R2
R3
R4
Z21 DEx4 work 10 addtostart 0 22 W7>>S@B4@DZ5oV9CCb]iA1
!i122 8
l21
Z22 L20 4
Z23 V0RADX;denh0di2An4P1:<0
Z24 !s100 bBR<73i^FVmOTo7BSBYz63
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Ealu
Z25 w1711411616
R3
R4
!i122 8
R0
Z26 8proj/src/TopLevel/ALU/alu.vhd
Z27 Fproj/src/TopLevel/ALU/alu.vhd
l0
Z28 L11 1
VBUoI3B<NV>4j@fSiC@TKi3
!s100 1=bIP`DhESn0;HcRjEP@02
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z29 DEx4 work 3 alu 0 22 BUoI3B<NV>4j@fSiC@TKi3
!i122 8
l151
Z30 L31 220
Z31 V75`fTfT_Mk:^iOg:lcJIR1
Z32 !s100 Ib6EP5d6YoK6kDBJNnU423
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eandg2
R1
R3
R4
!i122 8
R0
Z33 8proj/src/TopLevel/Fetch Logic/andg2.vhd
Z34 Fproj/src/TopLevel/Fetch Logic/andg2.vhd
l0
Z35 L23 1
Vz300g:V@=nF5TZJfMXVWQ3
!s100 0e<Rg^QbB^Y@JP[zKSc0[3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z36 DEx4 work 5 andg2 0 22 z300g:V@=nF5TZJfMXVWQ3
!i122 8
l32
Z37 L31 6
Z38 V6I4h9Ic9l@3We23>DOX`i3
Z39 !s100 CbBW?3Q;N[15?`QCEQ<@f2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Ebarrel_shifter
R1
R3
R4
!i122 8
R0
Z40 8proj/src/TopLevel/Fetch Logic/Barrel_Shifter.vhd
Z41 Fproj/src/TopLevel/Fetch Logic/Barrel_Shifter.vhd
l0
R28
V^MDC`fnObMEW]=^I6jOVR3
!s100 neM95ED[PF3aX>o1fB97h1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z42 DEx4 work 14 barrel_shifter 0 22 ^MDC`fnObMEW]=^I6jOVR3
!i122 8
l51
Z43 L21 174
Z44 VDWHbSaz7b5M2;H2Uhd3JO0
Z45 !s100 k>7n@ghZEC7Z<nLTP6@[]3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Ebranch
R1
R3
R4
!i122 8
R0
Z46 8proj/src/TopLevel/Fetch Logic/branch.vhd
Z47 Fproj/src/TopLevel/Fetch Logic/branch.vhd
l0
Z48 L15 1
VXTR6]b?SmBh^zlkcjBTS=0
!s100 0723l1]kW;jGXASP]@nkS3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z49 DEx4 work 6 branch 0 22 XTR6]b?SmBh^zlkcjBTS=0
!i122 8
l61
Z50 L23 68
Z51 VJYDeI;OJnYOC=zR]?KBkz3
Z52 !s100 1bWF<S;`:_FE3BgA6hX]z3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z53 DEx4 work 6 branch 0 22 O6n^TH65P@oA<hDhIzTSW3
!i122 8
Z54 8proj/src/TopLevel/ALU/branch.vhd
Z55 Fproj/src/TopLevel/ALU/branch.vhd
l22
Z56 L21 15
Z57 VRdWm:c3=h;o2T6GC41=i?1
Z58 !s100 R;o_M^:0S[0Aeo4>X5l2A3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Econtrol
R1
R3
R4
!i122 8
R0
Z59 8proj/src/TopLevel/Control/Control.vhd
Z60 Fproj/src/TopLevel/Control/Control.vhd
l0
R7
V<zl:_YQSlaCoPYnEzA^O03
!s100 Wk^j_nQdfB9@fJh`S>XEi3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Abehavioral
R3
R4
Z61 DEx4 work 7 control 0 22 <zl:_YQSlaCoPYnEzA^O03
!i122 8
l43
Z62 L39 628
Z63 VzeE54J>W[JekNYg3JmTAY3
Z64 !s100 oN=7^lM=G1]4;h745j7e]0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Edecoder
Z65 w1711412710
R3
R4
!i122 8
R0
Z66 8proj/src/TopLevel/Register/decoder.vhd
Z67 Fproj/src/TopLevel/Register/decoder.vhd
l0
L6 1
Vg5Ac0]jJP0ZdP5jD[dKO]0
!s100 HSLl<P[S7NM:I513mgk@d0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adecode
R3
R4
Z68 DEx4 work 7 decoder 0 22 g5Ac0]jJP0ZdP5jD[dKO]0
!i122 8
l13
Z69 L11 40
Z70 V06`P?G47m=1]OjGHd4inS2
Z71 !s100 Jk8O`QjH[ogg`=g59?6hg1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Edffg
R1
R3
R4
!i122 8
R0
Z72 8proj/src/TopLevel/Fetch Logic/dffg.vhd
Z73 Fproj/src/TopLevel/Fetch Logic/dffg.vhd
l0
R35
Vk=E:JgRI`5Hh828=;SLFo0
!s100 FJQDe;FGDG0KnNV;j4DaY2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Amixed
R3
R4
Z74 DEx4 work 4 dffg 0 22 k=E:JgRI`5Hh828=;SLFo0
!i122 8
l37
Z75 L33 29
Z76 V4Z;_=e>@QC_j1^o`6V^560
Z77 !s100 GR5ff]ZD1Yiz`>ZFVE>Hg1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Edffg_set
R1
R3
R4
!i122 8
R0
Z78 8proj/src/TopLevel/Fetch Logic/dffg_set.vhd
Z79 Fproj/src/TopLevel/Fetch Logic/dffg_set.vhd
l0
Z80 L16 1
VQg9b69lLhG@[FM4b1lkWJ3
!s100 UW<PMR0adU?3e<_TX@XBn1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Amixed
R3
R4
Z81 DEx4 work 8 dffg_set 0 22 Qg9b69lLhG@[FM4b1lkWJ3
!i122 8
l31
Z82 L27 31
Z83 V8dHNM2TFW;ZCU`D>7lJ=b1
Z84 !s100 ;L:Bn=XoK]f52Q`2m9<^P2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eextender
R1
R3
R4
!i122 8
R0
Z85 8proj/src/TopLevel/Fetch Logic/Extender.vhd
Z86 Fproj/src/TopLevel/Fetch Logic/Extender.vhd
l0
R7
VacQeamAi=b4:RKInAU[Na0
!s100 lZ1GcJSb<Y[@D[eg490mV2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z87 DEx4 work 8 extender 0 22 acQeamAi=b4:RKInAU[Na0
!i122 8
l30
Z88 L19 26
Z89 VcFdWnmM7aG_Iz7OjM:[nM3
Z90 !s100 XEEN=li7^3GnbCOdlf>I33
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eextendsign
R1
R2
R3
R4
!i122 8
R0
Z91 8proj/src/TopLevel/Fetch Logic/extendSign.vhd
Z92 Fproj/src/TopLevel/Fetch Logic/extendSign.vhd
l0
R7
V_V2]_1Fam:lW=RRazXD>:2
!s100 ?hXY;RK?Q1FNiRGnB7KdE1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Abehavioral
R2
R3
R4
Z93 DEx4 work 10 extendsign 0 22 _V2]_1Fam:lW=RRazXD>:2
!i122 8
l20
Z94 L19 5
Z95 Vjj0RIo4idB1E@Jo`BhMZY3
Z96 !s100 >m`l4MZfdmY^Qa`@RloGk0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Efetchlogic
Z97 w1711412729
R3
R4
!i122 8
R0
Z98 8proj/src/TopLevel/Fetch Logic/fetchLogic.vhd
Z99 Fproj/src/TopLevel/Fetch Logic/fetchLogic.vhd
l0
L28 1
Vb^]DzaQO[PVg70<YkoQO21
!s100 95bBED`WcFJ0l6g<:Dz263
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z100 DEx4 work 10 fetchlogic 0 22 b^]DzaQO[PVg70<YkoQO21
!i122 8
l112
Z101 L44 158
Z102 V@:kW2f<JJ?ecmb=H0n2l`1
Z103 !s100 Y>>BD<Rk4EjMYl0ZkYm;A2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Efulladder
R1
R3
R4
!i122 8
R0
Z104 8proj/src/TopLevel/Fetch Logic/fullAdder.vhd
Z105 Fproj/src/TopLevel/Fetch Logic/fullAdder.vhd
l0
Z106 L20 1
VCDR`:83_>gWY6XnNI2`S_3
!s100 lPVK<?CeT>UVk^7?nCkJ=1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z107 DEx4 work 9 fulladder 0 22 CDR`:83_>gWY6XnNI2`S_3
!i122 8
l54
Z108 L27 59
Z109 VlS9dQ[GCfF0m23hPkV:<_2
Z110 !s100 ^RAT<_kRdo^hUJ`C0V?[]0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Einvg
R1
R3
R4
!i122 8
R0
Z111 8proj/src/TopLevel/Fetch Logic/invg.vhd
Z112 Fproj/src/TopLevel/Fetch Logic/invg.vhd
l0
R35
VIJkcZ1BXD`4RDZ?hjkbIF2
!s100 5^0jfQ^dVk:bl_Za_KajG0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z113 DEx4 work 4 invg 0 22 IJkcZ1BXD`4RDZ?hjkbIF2
!i122 8
l31
Z114 L30 6
Z115 V@Kk;^@]_o6c=I4@>kUX2A3
Z116 !s100 Q?`9^ToWC]zk1[=<LdPdE3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Ejump
R1
R3
R4
!i122 8
R0
Z117 8proj/src/TopLevel/Fetch Logic/jump.vhd
Z118 Fproj/src/TopLevel/Fetch Logic/jump.vhd
l0
R48
Vea@YJVCHlb3UA[klY_J`<3
!s100 X>dzYHn5>D`91JT2S82Vf0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z119 DEx4 work 4 jump 0 22 ea@YJVCHlb3UA[klY_J`<3
!i122 8
l70
Z120 L25 104
Z121 Via[gJzT@g<jYIWBb`QkgB1
Z122 !s100 L183LbDET`Rd3[R1Z<e>B1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emem
R1
R2
R3
R4
!i122 8
R0
Z123 8proj/src/TopLevel/Fetch Logic/mem.vhd
Z124 Fproj/src/TopLevel/Fetch Logic/mem.vhd
l0
L8 1
V72U5Be5H]J^_hIf>:2SgQ2
!s100 GF_U?1mjKdlzTC==@Eoi@2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Artl
R2
R3
R4
Z125 DEx4 work 3 mem 0 22 72U5Be5H]J^_hIf>:2SgQ2
!i122 8
l37
Z126 L27 24
Z127 V5c?J75VGOAknnABKPF61A1
Z128 !s100 h2oZ:n@5VDnM^B7>cA]W22
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emips_processor
R97
Z129 DPx4 work 10 mips_types 0 22 ScGBjVCJj_4:>a:z2iZYo0
R3
R4
!i122 8
R0
Z130 8proj/src/TopLevel/MIPS_Processor.vhd
Z131 Fproj/src/TopLevel/MIPS_Processor.vhd
l0
Z132 L19 1
V5k@0FCUbLY^m5Y^HDDoT`1
!s100 bCoA`[`L3i34>74iT[Cb73
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R129
R3
R4
Z133 DEx4 work 14 mips_processor 0 22 5k@0FCUbLY^m5Y^HDDoT`1
!i122 8
l233
Z134 L34 325
Z135 Vh1hXIa]Sb^KJF]4[=^ZD[3
Z136 !s100 kdhdR9kJh^Y=Sgom`[cWk3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Pmips_types
R3
R4
!i122 8
Z137 w1711423476
R0
Z138 8proj/src/MIPS_types.vhd
Z139 Fproj/src/MIPS_types.vhd
l0
L15 15
VScGBjVCJj_4:>a:z2iZYo0
!s100 j7B259kK>zlST=TBP<JE11
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Bbody
R129
R3
R4
!i122 8
l0
Z140 L31 3
Z141 VTQS6XlWdaNSCBJGR]kR>Z2
Z142 !s100 h5IN3<Sj6<I[zl0lJHcX[1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emipsregister
Z143 w1711424168
R129
R3
R4
!i122 8
R0
Z144 8proj/src/TopLevel/Register/MIPSregister.vhd
Z145 Fproj/src/TopLevel/Register/MIPSregister.vhd
l0
L7 1
V=oVjJ;QMdGJaA4A@0H_1c1
!s100 fVdbb2X753>n:ddO[kE?13
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R129
R3
R4
Z146 DEx4 work 12 mipsregister 0 22 =oVjJ;QMdGJaA4A@0H_1c1
!i122 8
l56
Z147 L20 89
Z148 VQZK]9aCR91Xnie3MGIm0f1
Z149 !s100 dbRSU4ln3G0?U]neQP]5_2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emux2t1
R1
R3
R4
!i122 8
R0
Z150 8proj/src/TopLevel/Fetch Logic/mux2t1.vhd
Z151 Fproj/src/TopLevel/Fetch Logic/mux2t1.vhd
l0
L6 1
VMFl[QWcN]a6KGo;7R6HO30
!s100 RT`<Dhbb:_elgZS]RFlfC1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z152 DEx4 work 6 mux2t1 0 22 MFl[QWcN]a6KGo;7R6HO30
!i122 8
l46
Z153 L15 53
Z154 VE@IUEY06Dh=hODhSNQMX80
Z155 !s100 EZmSE>]>MM]9lV82<<><12
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emux2t1_5bit
R1
R3
R4
!i122 8
R0
Z156 8proj/src/TopLevel/ALU/mux2t1_5bit.vhd
Z157 Fproj/src/TopLevel/ALU/mux2t1_5bit.vhd
l0
R132
VVV04I2SaWl_>Og=`KDlla2
!s100 7[N2bOhPA0C9Xdj?[?fbX2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z158 DEx4 work 11 mux2t1_5bit 0 22 VV04I2SaWl_>Og=`KDlla2
!i122 8
l39
Z159 L29 22
Z160 VbnB;=lQDR<]ljWFH<9F113
Z161 !s100 a83DHPTW;aEHi6Rf:PF`G3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emux2t1_dataflow
R1
R3
R4
!i122 8
R0
Z162 8proj/src/TopLevel/Fetch Logic/mux2t1_dataflow.vhd
Z163 Fproj/src/TopLevel/Fetch Logic/mux2t1_dataflow.vhd
l0
L22 1
VWiga^f9_lWM=nQk]]?[ff2
!s100 2NN1AKDUa8C_ASPl4O?]G3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z164 DEx4 work 15 mux2t1_dataflow 0 22 Wiga^f9_lWM=nQk]]?[ff2
!i122 8
l29
Z165 L28 6
Z166 VNX;d>1?mQBC5LlGVdToPW1
Z167 !s100 U2Rcf8a96W_fCAifLgfg;1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emux2t1_n
R1
R3
R4
!i122 8
R0
Z168 8proj/src/TopLevel/Fetch Logic/mux2t1_N.vhd
Z169 Fproj/src/TopLevel/Fetch Logic/mux2t1_N.vhd
l0
L21 1
V^naQNg30@fDK=gaeXbe;30
!s100 Y80E^d;5=hf2cNC6Yk_Di1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R3
R4
Z170 DEx4 work 8 mux2t1_n 0 22 ^naQNg30@fDK=gaeXbe;30
!i122 8
l39
Z171 L30 21
Z172 V7]4l1^Ie6Oj5MCGLI_U<U1
Z173 !s100 z@V^Da@TT<kE]=8h20CUZ3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Emy_32t1_mux
Z174 w1711424137
R129
R3
R4
!i122 8
R0
Z175 8proj/src/TopLevel/Register/my_32t1_mux.vhd
Z176 Fproj/src/TopLevel/Register/my_32t1_mux.vhd
l0
L5 1
VDa]FzL=J[`]3ESOBJ:;:L0
!s100 3j0I4CD@R@cQJ83f>JKB[2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Amux32t1
R129
R3
R4
Z177 DEx4 work 11 my_32t1_mux 0 22 Da]FzL=J[`]3ESOBJ:;:L0
!i122 8
l14
Z178 L11 41
Z179 VRz^48mYmWfU3e`P`c0:a`3
Z180 !s100 Q1SS[nneDAFz6N6M?^B<?2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbit_reg
Z181 w1711424262
R129
R3
R4
!i122 8
R0
Z182 8proj/src/TopLevel/Register/Nbit_reg.vhd
Z183 Fproj/src/TopLevel/Register/Nbit_reg.vhd
l0
L10 1
V@g@;;D8X_e58N3[hA<BWL2
!s100 SlzmKh]Wb2@[f9O``kRm>2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructural
R129
R3
R4
Z184 DEx4 work 8 nbit_reg 0 22 @g@;;D8X_e58N3[hA<BWL2
!i122 8
l30
Z185 L20 23
Z186 Vg?@=FDm]ddPALR=mMOU6:0
Z187 !s100 Dgenn[L36dd1THWUjo`=@3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbitadder
R1
R3
R4
!i122 8
R0
Z188 8proj/src/TopLevel/Fetch Logic/nBitAdder.vhd
Z189 Fproj/src/TopLevel/Fetch Logic/nBitAdder.vhd
l0
R48
V0PnM@iT?AmFnnQN^h1W<E0
!s100 1<=39G^?I;lhWP6ciQjI30
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z190 DEx4 work 9 nbitadder 0 22 0PnM@iT?AmFnnQN^h1W<E0
!i122 8
l40
Z191 L27 46
Z192 ViUi5^U5N<_TTMnh0CW<YE1
Z193 !s100 BXH;VS>9c6P^]5D=L6`0B0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbitaddsub
R1
R3
R4
!i122 8
R0
Z194 8proj/src/TopLevel/ALU/nBitAddSub.vhd
Z195 Fproj/src/TopLevel/ALU/nBitAddSub.vhd
l0
R28
VQk3iU:27XElgKTO2L?Bz30
!s100 V?j12SSKLAVQVgZWg??IH1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z196 DEx4 work 10 nbitaddsub 0 22 Qk3iU:27XElgKTO2L?Bz30
!i122 8
l64
Z197 L25 68
Z198 VXM0IzWeBg[MRzGfEiCO>N0
Z199 !s100 T8L5@XOSnkNUN1:58A5hX0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbitand
R1
R3
R4
!i122 8
R0
Z200 8proj/src/TopLevel/ALU/nBitAnd.vhd
Z201 Fproj/src/TopLevel/ALU/nBitAnd.vhd
l0
R28
V2a6aN<Y4UmdW_kgjTWWM73
!s100 zbl4F3XB9Aai6]FmbV7kD0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z202 DEx4 work 7 nbitand 0 22 2a6aN<Y4UmdW_kgjTWWM73
!i122 8
l28
Z203 L18 24
Z204 VjK60WZnFJiNSLN<E52S>W2
Z205 !s100 F8K3M77ULnY5M[ZcE@`S91
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbitnor
R1
R3
R4
!i122 8
R0
Z206 8proj/src/TopLevel/ALU/nBitNor.vhd
Z207 Fproj/src/TopLevel/ALU/nBitNor.vhd
l0
R28
VI`25>WMQf>lP0dFSPi<ML1
!s100 Zh=zeaXe?KS0VC[H61WiF2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z208 DEx4 work 7 nbitnor 0 22 I`25>WMQf>lP0dFSPi<ML1
!i122 8
l20
Z209 L19 7
Z210 VKHf<F5X<JfgX4ae1PTKiO3
Z211 !s100 K2;go^oJYPfj4YDJKNC0B3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbitor
R1
R3
R4
!i122 8
R0
Z212 8proj/src/TopLevel/ALU/nBitOr.vhd
Z213 Fproj/src/TopLevel/ALU/nBitOr.vhd
l0
R28
VWFgKhVH6h?da8e5D@6^Ok1
!s100 N56VB52UZ_B;P62S=f0U42
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z214 DEx4 work 6 nbitor 0 22 WFgKhVH6h?da8e5D@6^Ok1
!i122 8
l30
R185
Z215 VBiH7Y[jWnO]h@:H;j>^dh0
Z216 !s100 UfdNZlaR7Hk7@6OSG`ma]0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Enbitxor
R1
R3
R4
!i122 8
R0
Z217 8proj/src/TopLevel/ALU/nBitXor.vhd
Z218 Fproj/src/TopLevel/ALU/nBitXor.vhd
l0
R28
Va^@aGBQe<2f2;Y:N8bP381
!s100 ^m>9=lRMEdHVjDec9N5Un0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z219 DEx4 work 7 nbitxor 0 22 a^@aGBQe<2f2;Y:N8bP381
!i122 8
l30
R185
Z220 V_^c>AS[X1ZiEIIaiQn21Q1
Z221 !s100 8`D<3UMR070ceUV7o:ObI2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eonescomp
R1
R3
R4
!i122 8
R0
Z222 8proj/src/TopLevel/ALU/onesComp.vhd
Z223 Fproj/src/TopLevel/ALU/onesComp.vhd
l0
R28
VIK9c7E8YG:kX=U^O;^6ZR2
!s100 ?iU?OD>WSZGZOOU6S1LCG0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z224 DEx4 work 8 onescomp 0 22 IK9c7E8YG:kX=U^O;^6ZR2
!i122 8
l31
Z225 L21 23
Z226 V0Fa2chDP_4bK5g9n=g<Q=2
Z227 !s100 7aFY9`J5dD5RXn;@2N1:b3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eorg2
R1
R3
R4
!i122 8
R0
Z228 8proj/src/TopLevel/Fetch Logic/org2.vhd
Z229 Fproj/src/TopLevel/Fetch Logic/org2.vhd
l0
R35
VaV[]T@E1l<VelaHoW:L;60
!s100 hJAZ>EB8bm_e<^5IFaP9e1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z230 DEx4 work 4 org2 0 22 aV[]T@E1l<VelaHoW:L;60
!i122 8
l32
R37
Z231 V5bY8D]TWo0LHRH2I5]i[W0
Z232 !s100 nma>Pa=mMW`KzzjeW=1[d1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Epcregister
R1
R3
R4
!i122 8
R0
Z233 8proj/src/TopLevel/Fetch Logic/pcRegister.vhd
Z234 Fproj/src/TopLevel/Fetch Logic/pcRegister.vhd
l0
R48
VCIC@bC;hX^0c<Rd?3bG^g0
!s100 SRXAIC7]z;UFADDk:H:IJ0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R3
R4
Z235 DEx4 work 10 pcregister 0 22 CIC@bC;hX^0c<Rd?3bG^g0
!i122 8
l36
Z236 L23 47
Z237 VgmD?HNZNkONZ_1DRTjPLF0
Z238 !s100 0LVCOV_9`Q88LJdZ8KM4n3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eselectoperation
R1
R3
R4
!i122 8
R0
Z239 8proj/src/TopLevel/ALU/selectOperation.vhd
Z240 Fproj/src/TopLevel/ALU/selectOperation.vhd
l0
R28
VNnh2>79C3XgkR9T^Cca_g0
!s100 hdQ_bJZ`W_DMWUd:LE4`P0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z241 DEx4 work 15 selectoperation 0 22 Nnh2>79C3XgkR9T^Cca_g0
!i122 8
l26
Z242 L25 13
Z243 VYXdNN]6RD5XF1>O;bhGQ42
Z244 !s100 [4zZ^J4G=;lm=P]Hzg3lI1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Esetlessthan
R1
R2
R3
R4
!i122 8
R0
Z245 8proj/src/TopLevel/ALU/setLessThan.vhd
Z246 Fproj/src/TopLevel/ALU/setLessThan.vhd
l0
L13 1
V_;Ek`UYH?=ndnG@MjgRWV0
!s100 =11o<HWWb?jTfWMl=KO8:0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R2
R3
R4
Z247 DEx4 work 11 setlessthan 0 22 _;Ek`UYH?=ndnG@MjgRWV0
!i122 8
l24
Z248 L21 11
Z249 V[:5gdNIAnAc8F96bo7M@V3
Z250 !s100 O:4VeWDVTnAKFg1k2P_1F0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Eshift
R1
R2
R3
R4
!i122 8
R0
Z251 8proj/src/TopLevel/Fetch Logic/shift.vhd
Z252 Fproj/src/TopLevel/Fetch Logic/shift.vhd
l0
R7
Vzm=QeZo7Q0UU_5jBVX_:l2
!s100 3o@Oj9mnaUooPmWKdScO@1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Abehavioral
R2
R3
R4
Z253 DEx4 work 5 shift 0 22 zm=QeZo7Q0UU_5jBVX_:l2
!i122 8
l20
R94
Z254 V@S41UH8CYWc1nE:WV4Q0N2
Z255 !s100 Bi?F0HNhjFLSS@cNia49P1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb
Z256 w1676495890
Z257 DPx3 std 3 env 0 22 QPZJVBPkV?55nUWhDzFik0
Z258 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
R3
R4
!i122 8
R0
Z259 8internal/testpy/tb.vhd
Z260 Finternal/testpy/tb.vhd
l0
L24 1
VmnW?FF:Ib87hj>e3NzoaR2
!s100 J8cbzZD^Tj2:AHVPB^Ch:2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Amixed
R257
R258
R3
R4
Z261 DEx4 work 2 tb 0 22 mnW?FF:Ib87hj>e3NzoaR2
!i122 8
l56
Z262 L31 127
Z263 V8b52hZOUTz;mGPlR1XoM@1
Z264 !s100 Q?C5mH^o;6?]2EDH4@`oS3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb_alu
R1
R258
R3
R4
!i122 8
R0
Z265 8proj/src/TopLevel/ALU/tb_alu.vhd
Z266 Fproj/src/TopLevel/ALU/tb_alu.vhd
l0
R48
VMBT?@BDH:M2]VQgOf]^<n2
!s100 1fQX<;_PRhBMajG2zlJ1@0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R258
R3
R4
Z267 DEx4 work 6 tb_alu 0 22 MBT?@BDH:M2]VQgOf]^<n2
!i122 8
l48
Z268 L19 417
Z269 VIK>YjbZ3Bc0IKoTK:hzWh2
Z270 !s100 fXTKGOHTaV0F>=o<YgZMZ1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb_branch
R1
R257
R258
R3
R4
!i122 8
R0
Z271 8proj/src/TopLevel/Fetch Logic/tb_branch.vhd
Z272 Fproj/src/TopLevel/Fetch Logic/tb_branch.vhd
l0
L8 1
VETmS>41OiMoY==Q8cR^OG0
!s100 n@<YddkOFO;BX;=^6RdQ?0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Atb
R257
R258
R3
R4
Z273 DEx4 work 9 tb_branch 0 22 ETmS>41OiMoY==Q8cR^OG0
!i122 8
l30
Z274 L12 58
Z275 Vo97HY]0=de>@3ffDbbB>V2
Z276 !s100 4KSPJ]X5:LL<giBTTNHiN1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb_control
R1
R258
R3
R4
!i122 8
R0
Z277 8proj/src/TopLevel/Control/tb_control.vhd
Z278 Fproj/src/TopLevel/Control/tb_control.vhd
l0
R106
VVl@:@_n82K68FjE0a_VBN3
!s100 SSkzRAnJ[3=c2f>G^YRY]1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Astructure
R258
R3
R4
Z279 DEx4 work 10 tb_control 0 22 Vl@:@_n82K68FjE0a_VBN3
!i122 8
l69
Z280 L23 184
Z281 VHo:55zlBVcQdLdHiWkSb91
Z282 !s100 VX@E@cc`I^J^^c_7_44FB1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb_fetchlogic
R1
R2
R3
R4
!i122 8
R0
Z283 8proj/src/TopLevel/Fetch Logic/tb_fetchLogic.vhd
Z284 Fproj/src/TopLevel/Fetch Logic/tb_fetchLogic.vhd
l0
R80
Vl3RH5USBbBo>0amZ_>Ck;3
!s100 1;18NBlTS9i`Ql^o1gkH@0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Atb
R2
R3
R4
Z285 DEx4 work 13 tb_fetchlogic 0 22 l3RH5USBbBo>0amZ_>Ck;3
!i122 8
l41
Z286 L19 155
Z287 VCXLNf4>G^le?YKKDLeY7P3
Z288 !s100 UIYP7:1ocJ6;`8@FfT[lF0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb_jump
R1
R257
R258
R3
R4
!i122 8
R0
Z289 8proj/src/TopLevel/Fetch Logic/tb_jump.vhd
Z290 Fproj/src/TopLevel/Fetch Logic/tb_jump.vhd
l0
L8 1
V5P<Q7ZXg94heZ3BVB=^jD0
!s100 hT]il[d[Nb[:W4CoiilkX2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Atb
R257
R258
R3
R4
Z291 DEx4 work 7 tb_jump 0 22 5P<Q7ZXg94heZ3BVB=^jD0
!i122 8
l32
Z292 L12 75
Z293 VMY<GDfzlb:DWFZ8nGZgG52
Z294 !s100 3hlAhTI]DAY7OPDAeli5E3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etb_shift
R1
R2
R3
R4
!i122 8
R0
Z295 8proj/src/TopLevel/Fetch Logic/tb_shift.vhd
Z296 Fproj/src/TopLevel/Fetch Logic/tb_shift.vhd
l0
L5 1
V2jE]7^]8@;aJm26`h<;MA2
!s100 QA`:6gSf>m^@5Sb`6hLP<3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Atb
R2
R3
R4
Z297 DEx4 work 8 tb_shift 0 22 2jE]7^]8@;aJm26`h<;MA2
!i122 8
l27
Z298 L8 63
Z299 V:^iA74V^dR<=7jIN2QbTE1
Z300 !s100 X7LY<C2c=<Y3JkMm:VdJ32
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Exorg2
R1
R3
R4
!i122 8
R0
Z301 8proj/src/TopLevel/Fetch Logic/xorg2.vhd
Z302 Fproj/src/TopLevel/Fetch Logic/xorg2.vhd
l0
R35
V>8:W_a_Yo8nfe6MMcbgE73
!s100 zGkHVGJ]HQ5RboN2N>KzN1
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Adataflow
R3
R4
Z303 DEx4 work 5 xorg2 0 22 >8:W_a_Yo8nfe6MMcbgE73
!i122 8
l32
R37
Z304 Vn2QZ9MNeUiN4G2Yb@g3:J0
Z305 !s100 2<f]d3XziROLh_[:_6mNg2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
