sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Xilinx/Projects/PC2118FPGA/Top_PC2118.vf,-w,C:/Xilinx/Projects/PC2118FPGA/Top_PC2118.sch
