
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v
# synth_design -part xc7z020clg484-3 -top ldpc_iocontrol -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ldpc_iocontrol -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 213485 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.996 ; gain = 79.895 ; free physical = 253779 ; free virtual = 314796
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ldpc_iocontrol' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:2]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LOG2FOLDFACTOR bound to: 2 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 3 - type: integer 
	Parameter NUMINSTANCES bound to: 180 - type: integer 
	Parameter DONT_SHIFT bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_PREPDECODE0 bound to: 1 - type: integer 
	Parameter S_PREPDECODE1 bound to: 2 - type: integer 
	Parameter S_FETCHCMD0 bound to: 3 - type: integer 
	Parameter S_FETCHCMD1 bound to: 4 - type: integer 
	Parameter S_STOREMSG bound to: 5 - type: integer 
	Parameter S_STOREPARITYMSG bound to: 6 - type: integer 
	Parameter S_STORESHIFTEDPARITY bound to: 7 - type: integer 
	Parameter S_FINISHPIPE0 bound to: 8 - type: integer 
	Parameter S_FINISHPIPE1 bound to: 9 - type: integer 
	Parameter S_FINISHPIPE2 bound to: 10 - type: integer 
	Parameter S_FINISHPIPE3 bound to: 11 - type: integer 
	Parameter S_FINISHPIPE4 bound to: 12 - type: integer 
	Parameter S_FINISHPIPE5 bound to: 13 - type: integer 
	Parameter S_FINISHPIPE6 bound to: 14 - type: integer 
	Parameter S_RESTART bound to: 15 - type: integer 
	Parameter TURNAROUND_WAITSTATES bound to: 11 - type: integer 
	Parameter LOCAL_DELAY bound to: 1 - type: integer 
	Parameter RAM_LATENCY bound to: 2 - type: integer 
	Parameter VN_PIPES bound to: 3 - type: integer 
	Parameter SHUFFLE_PIPES bound to: 3 - type: integer 
	Parameter CN_PIPES bound to: 2 - type: integer 
	Parameter MAX_PIPES bound to: 3 - type: integer 
	Parameter SHUFFLE_PREPSTAGES bound to: 1 - type: integer 
	Parameter DISABLE_PREPSTAGES bound to: 1 - type: integer 
	Parameter LATENCY_VN_DEST bound to: 8 - type: integer 
	Parameter LATENCY_CN_DEST bound to: 9 - type: integer 
	Parameter LATENCY_CNVN_MAX bound to: 9 - type: integer 
	Parameter LATENCY_DISABLE_DL bound to: 8 - type: integer 
	Parameter LATENCY_DISABLE_UL bound to: 7 - type: integer 
	Parameter LATENCY_SHIFTVALS_DL bound to: 5 - type: integer 
	Parameter LATENCY_SHIFTVALS_UL bound to: 4 - type: integer 
	Parameter LATENCY_SHIFTVALS_MAX bound to: 5 - type: integer 
WARNING: [Synth 8-324] index 16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:167]
WARNING: [Synth 8-6014] Unused sequential element turnaround_next_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:122]
WARNING: [Synth 8-6014] Unused sequential element last_group_next_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:126]
WARNING: [Synth 8-6014] Unused sequential element vn_addr_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:412]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[5] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:417]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[6] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:417]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[7] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:417]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:417]
WARNING: [Synth 8-6014] Unused sequential element we_vnmsg_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:409]
WARNING: [Synth 8-6014] Unused sequential element disable_vn_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:414]
WARNING: [Synth 8-5788] Register ta_count_reg in module ldpc_iocontrol is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:152]
WARNING: [Synth 8-3848] Net addr_vn_lo in module/entity ldpc_iocontrol does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:26]
WARNING: [Synth 8-3848] Net addr_cn_lo in module/entity ldpc_iocontrol does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_iocontrol' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:2]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_vn_lo[1]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_vn_lo[0]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_cn_lo[1]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_cn_lo[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.762 ; gain = 125.660 ; free physical = 253485 ; free virtual = 314504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.762 ; gain = 125.660 ; free physical = 253450 ; free virtual = 314469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.758 ; gain = 133.656 ; free physical = 253455 ; free virtual = 314474
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[0]' into 'we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[1]' into 'we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[2]' into 'we_vnmsg_del_reg[2]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[3]' into 'we_vnmsg_del_reg[3]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[4]' into 'we_vnmsg_del_reg[4]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[5]' into 'we_vnmsg_del_reg[5]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[6]' into 'we_vnmsg_del_reg[6]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:411]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[0]' into 'disable_vn_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[1]' into 'disable_vn_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[2]' into 'disable_vn_del_reg[2]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[3]' into 'disable_vn_del_reg[3]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[4]' into 'disable_vn_del_reg[4]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[5]' into 'disable_vn_del_reg[5]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[6]' into 'disable_vn_del_reg[6]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:415]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v:135]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ldpc_iocontrol'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vn_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_half_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vn_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_half_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vn_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift0_int1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
           S_PREPDECODE0 |                             0001 |                             0001
           S_PREPDECODE1 |                             0010 |                             0010
             S_FETCHCMD0 |                             0011 |                             0011
             S_FETCHCMD1 |                             0100 |                             0100
    S_STORESHIFTEDPARITY |                             0101 |                             0111
              S_STOREMSG |                             0110 |                             0101
        S_STOREPARITYMSG |                             0111 |                             0110
           S_FINISHPIPE0 |                             1000 |                             1000
               S_RESTART |                             1001 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ldpc_iocontrol'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.766 ; gain = 149.664 ; free physical = 253381 ; free virtual = 314401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	  10 Input     13 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpc_iocontrol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	  10 Input     13 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vn_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_vn_lo[1]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_vn_lo[0]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_cn_lo[1]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_cn_lo[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n64k_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rem0_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253469 ; free virtual = 314491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253379 ; free virtual = 314401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253318 ; free virtual = 314341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253161 ; free virtual = 314183
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253158 ; free virtual = 314180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253154 ; free virtual = 314176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253148 ; free virtual = 314170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253143 ; free virtual = 314165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253142 ; free virtual = 314164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ldpc_iocontrol | disable_vn_del_reg[6] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ldpc_iocontrol | we_vnmsg_del_reg[6]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ldpc_iocontrol | vn_addr_del_reg[6][7] | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|ldpc_iocontrol | cn_we_del_reg[7]      | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ldpc_iocontrol | cn_addr_del_reg[7][7] | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+---------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     1|
|3     |LUT2   |    36|
|4     |LUT3   |    34|
|5     |LUT4   |    33|
|6     |LUT5   |    42|
|7     |LUT6   |    98|
|8     |MUXF7  |     2|
|9     |SRL16E |    19|
|10    |FDCE   |   202|
|11    |FDRE   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   500|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253139 ; free virtual = 314161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253130 ; free virtual = 314152
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1714.406 ; gain = 293.305 ; free physical = 253136 ; free virtual = 314158
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.562 ; gain = 0.000 ; free physical = 252378 ; free virtual = 313400
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.562 ; gain = 427.559 ; free physical = 252405 ; free virtual = 313427
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.219 ; gain = 562.656 ; free physical = 250210 ; free virtual = 311272
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.219 ; gain = 0.000 ; free physical = 250205 ; free virtual = 311268
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.230 ; gain = 0.000 ; free physical = 250034 ; free virtual = 311102
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249440 ; free virtual = 310582

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 80c56896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249445 ; free virtual = 310587

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 80c56896

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249258 ; free virtual = 310433
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 80c56896

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249261 ; free virtual = 310436
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 378eac99

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249255 ; free virtual = 310430
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 378eac99

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249252 ; free virtual = 310427
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10a418533

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249247 ; free virtual = 310422
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10a418533

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249247 ; free virtual = 310422
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249246 ; free virtual = 310421
Ending Logic Optimization Task | Checksum: 10a418533

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249246 ; free virtual = 310421

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10a418533

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249269 ; free virtual = 310444

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10a418533

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249268 ; free virtual = 310443

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249268 ; free virtual = 310443
Ending Netlist Obfuscation Task | Checksum: 10a418533

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249268 ; free virtual = 310443
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2503.293 ; gain = 0.000 ; free physical = 249268 ; free virtual = 310443
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10a418533
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ldpc_iocontrol ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.273 ; gain = 1.988 ; free physical = 249157 ; free virtual = 310332
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2542.273 ; gain = 20.004 ; free physical = 249067 ; free virtual = 310242
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.583 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2544.273 ; gain = 24.988 ; free physical = 249156 ; free virtual = 310331
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2741.465 ; gain = 199.191 ; free physical = 249142 ; free virtual = 310317
Power optimization passes: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2741.465 ; gain = 222.180 ; free physical = 249142 ; free virtual = 310317

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249187 ; free virtual = 310362


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ldpc_iocontrol ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 13 accepted clusters 13

Number of Slice Registers augmented: 29 newly gated: 20 Total: 229
Number of SRLs augmented: 0  newly gated: 0 Total: 19
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/55 RAMS dropped: 0/0 Clusters dropped: 0/13 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: fbf79511

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249096 ; free virtual = 310271
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: fbf79511
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2741.465 ; gain = 238.172 ; free physical = 249167 ; free virtual = 310342
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28706416 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1207d29c1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249216 ; free virtual = 310392
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1207d29c1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249224 ; free virtual = 310399
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 198cac7be

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249272 ; free virtual = 310447
INFO: [Opt 31-389] Phase Remap created 5 cells and removed 10 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1308975ea

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249275 ; free virtual = 310450
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               5  |              10  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d7855d9a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249260 ; free virtual = 310435

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249259 ; free virtual = 310435
Ending Netlist Obfuscation Task | Checksum: d7855d9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249258 ; free virtual = 310434
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249014 ; free virtual = 310190
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca6ebaf0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249013 ; free virtual = 310189
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249007 ; free virtual = 310183

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 23dee6df

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249030 ; free virtual = 310206

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 60ce0a01

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249009 ; free virtual = 310186

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 60ce0a01

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249005 ; free virtual = 310181
Phase 1 Placer Initialization | Checksum: 60ce0a01

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249006 ; free virtual = 310182

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4de7eb25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 249002 ; free virtual = 310178

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248874 ; free virtual = 310050

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 3a298ff9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248862 ; free virtual = 310039
Phase 2 Global Placement | Checksum: 108735012

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248830 ; free virtual = 310006

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 108735012

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248835 ; free virtual = 310011

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a1af7023

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248846 ; free virtual = 310022

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8c47d282

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248851 ; free virtual = 310027

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 65d6c848

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248850 ; free virtual = 310026

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13be23221

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248793 ; free virtual = 309970

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17b32dde6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248792 ; free virtual = 309969

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14c4d8a94

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248791 ; free virtual = 309967
Phase 3 Detail Placement | Checksum: 14c4d8a94

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248806 ; free virtual = 309982

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24acdf3c6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 24acdf3c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248794 ; free virtual = 309970
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.320. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22ed7afea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248788 ; free virtual = 309964
Phase 4.1 Post Commit Optimization | Checksum: 22ed7afea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248790 ; free virtual = 309966

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ed7afea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248789 ; free virtual = 309965

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22ed7afea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248784 ; free virtual = 309960

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248792 ; free virtual = 309968
Phase 4.4 Final Placement Cleanup | Checksum: 1f665e4fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248788 ; free virtual = 309964
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f665e4fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248783 ; free virtual = 309960
Ending Placer Task | Checksum: 11a161837

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248797 ; free virtual = 309974
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248797 ; free virtual = 309973
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248768 ; free virtual = 309944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248713 ; free virtual = 309890
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 248703 ; free virtual = 309881
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5e5b8984 ConstDB: 0 ShapeSum: bbba8eb3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "romdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "romdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iter_limit[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iter_limit[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iter_limit[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iter_limit[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iter_limit[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iter_limit[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iter_limit[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iter_limit[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iter_limit[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iter_limit[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iter_limit[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iter_limit[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11036b2b3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251151 ; free virtual = 312234
Post Restoration Checksum: NetGraph: 5bdf1f93 NumContArr: b4579320 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11036b2b3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251133 ; free virtual = 312218

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11036b2b3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251091 ; free virtual = 312179

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11036b2b3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251091 ; free virtual = 312178
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 96324785

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251089 ; free virtual = 312171
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.437  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ada4deb5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251084 ; free virtual = 312167

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1681f1a88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251056 ; free virtual = 312135

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.938  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17aaf6859

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251035 ; free virtual = 312114
Phase 4 Rip-up And Reroute | Checksum: 17aaf6859

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251032 ; free virtual = 312111

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17aaf6859

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251038 ; free virtual = 312117

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17aaf6859

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251038 ; free virtual = 312117
Phase 5 Delay and Skew Optimization | Checksum: 17aaf6859

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251038 ; free virtual = 312117

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14de6c187

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251028 ; free virtual = 312106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.938  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14de6c187

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251027 ; free virtual = 312106
Phase 6 Post Hold Fix | Checksum: 14de6c187

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251027 ; free virtual = 312106

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0299783 %
  Global Horizontal Routing Utilization  = 0.0398073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1749e4e2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251019 ; free virtual = 312098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1749e4e2e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251011 ; free virtual = 312090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22845e10a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251009 ; free virtual = 312088

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.938  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22845e10a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251008 ; free virtual = 312087
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251038 ; free virtual = 312117

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251038 ; free virtual = 312117
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251037 ; free virtual = 312116
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251037 ; free virtual = 312117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.465 ; gain = 0.000 ; free physical = 251029 ; free virtual = 312109
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.500 ; gain = 0.000 ; free physical = 250945 ; free virtual = 312013
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:25:18 2022...
