
Weekly report（2019/03/28）：
============
1.Paper reading：
----------------
ISSCC2017 14.5 Envision(previous paper：DVAS,Energy-Efficient ConvNets Through Approximate Computing)：
This paper introduce a new low power consumption architecture named DVAFS（Dynamic Voltage Accuracy Frequency Scalable）to mainly support subword-parallel DVAFS multiplier；concept hierarchy design can support different demand with different accuracy、topology、cnn size，thus supporting always-on fac recognition.

2.Learn the actual circuit after Verilog synthesis.
--------------------

3.Learn five-level pipeline structure：Instructions fetch——instruction decode——execute———memory——write back
-----------------------------------

Plan next week：
==============

1.Paper reading.
-----------

2.Read Tanji3 code.
----------
