module ring_counter(
input clk,
input clr,
output reg [3:0]q
);
always@(posedge clk)
begin
if(clr==1)
begin
q<=4'b0000;
end
else
begin
q<={q[2:0],q[3]};
end
end
endmodule
