|dvi_int_test
clk50 => dvi_stripes:c1.clk50
red_switch => dvi_stripes:c1.red_switch
green_switch => dvi_stripes:c1.green_switch
blue_switch => dvi_stripes:c1.blue_switch
tmds0a << dvi_intervention:c2.o_tmds0a
tmds0b << dvi_intervention:c2.o_tmds0b
tmds1a << dvi_intervention:c2.o_tmds1a
tmds1b << dvi_intervention:c2.o_tmds1b
tmds2a << dvi_intervention:c2.o_tmds2a
tmds2b << dvi_intervention:c2.o_tmds2b
tmds_clka << dvi_intervention:c2.o_tmds_CLKa
tmds_clkb << dvi_intervention:c2.o_tmds_CLKb


|dvi_int_test|dvi_stripes:c1
clk50 => control_generator:control_gen.clk50
red_switch => image_generator:image_gen.red_switch
green_switch => image_generator:image_gen.green_switch
blue_switch => image_generator:image_gen.blue_switch
tmds0a <= serializer:serial0.dout
tmds0b <= serializer:serial0.dout
tmds1a <= serializer:serial1.dout
tmds1b <= serializer:serial1.dout
tmds2a <= serializer:serial2.dout
tmds2b <= serializer:serial2.dout
tmds_clka <= control_generator:control_gen.clk25
tmds_clkb <= control_generator:control_gen.clk25


|dvi_int_test|dvi_stripes:c1|image_generator:image_gen
red_switch => R.DATAA
green_switch => G.DATAA
blue_switch => B.DATAA
Hsync => line_counter[0].CLK
Hsync => line_counter[1].CLK
Hsync => line_counter[2].CLK
Hsync => line_counter[3].CLK
Hsync => line_counter[4].CLK
Hsync => line_counter[5].CLK
Hsync => line_counter[6].CLK
Hsync => line_counter[7].CLK
Hsync => line_counter[8].CLK
Vsync => line_counter[0].ACLR
Vsync => line_counter[1].ACLR
Vsync => line_counter[2].ACLR
Vsync => line_counter[3].ACLR
Vsync => line_counter[4].ACLR
Vsync => line_counter[5].ACLR
Vsync => line_counter[6].ACLR
Vsync => line_counter[7].ACLR
Vsync => line_counter[8].ACLR
Vactive => line_counter[8].ENA
Vactive => line_counter[7].ENA
Vactive => line_counter[6].ENA
Vactive => line_counter[5].ENA
Vactive => line_counter[4].ENA
Vactive => line_counter[3].ENA
Vactive => line_counter[2].ENA
Vactive => line_counter[1].ENA
Vactive => line_counter[0].ENA
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => R.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => G.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
dena => B.OUTPUTSELECT
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|control_generator:control_gen
clk50 => pll50to250:pll228.inclk0
clk50 => clk25~reg0.CLK
clk25 <= clk25~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk250 <= pll50to250:pll228.c0
Hsync <= Hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vsync <= Vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hactive <= Hactive~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vactive <= Vactive~reg0.DB_MAX_OUTPUT_PORT_TYPE
dena <= dena.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|dvi_int_test|dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component
inclk[0] => pll50to250_altpll:auto_generated.inclk[0]
inclk[1] => pll50to250_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|dvi_int_test|dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component|pll50to250_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0
din[0] => x.IN0
din[0] => x.IN0
din[0] => Add6.IN2
din[0] => counterX.DATAA
din[0] => dout.DATAA
din[0] => dout.DATAA
din[0] => counterD.DATAA
din[0] => process_1.IN1
din[0] => dout.DATAB
din[0] => dout.DATAB
din[1] => counterD.OUTPUTSELECT
din[1] => counterD.OUTPUTSELECT
din[1] => x.IN1
din[1] => x.IN1
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => x.IN1
din[2] => x.IN1
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => x.IN1
din[3] => x.IN1
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => x.IN1
din[4] => x.IN1
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => x.IN1
din[5] => x.IN1
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => x.IN1
din[6] => x.IN1
din[7] => counterD[3].OUTPUTSELECT
din[7] => counterD[2].OUTPUTSELECT
din[7] => counterD[1].OUTPUTSELECT
din[7] => counterD[0].OUTPUTSELECT
din[7] => x.IN1
din[7] => x.IN1
control[0] => Equal3.IN1
control[0] => Equal4.IN1
control[0] => Equal5.IN0
control[1] => Equal3.IN0
control[1] => Equal4.IN0
control[1] => Equal5.IN1
clk25 => disp[0].CLK
clk25 => disp[1].CLK
clk25 => disp[2].CLK
clk25 => disp[3].CLK
clk25 => disp[4].CLK
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => disp_new[4].OUTPUTSELECT
dena => disp_new[3].OUTPUTSELECT
dena => disp_new[2].OUTPUTSELECT
dena => disp_new[1].OUTPUTSELECT
dena => disp[0].ENA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds1
din[0] => x.IN0
din[0] => x.IN0
din[0] => Add6.IN2
din[0] => counterX.DATAA
din[0] => dout.DATAA
din[0] => dout.DATAA
din[0] => counterD.DATAA
din[0] => process_1.IN1
din[0] => dout.DATAB
din[0] => dout.DATAB
din[1] => counterD.OUTPUTSELECT
din[1] => counterD.OUTPUTSELECT
din[1] => x.IN1
din[1] => x.IN1
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => x.IN1
din[2] => x.IN1
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => x.IN1
din[3] => x.IN1
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => x.IN1
din[4] => x.IN1
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => x.IN1
din[5] => x.IN1
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => x.IN1
din[6] => x.IN1
din[7] => counterD[3].OUTPUTSELECT
din[7] => counterD[2].OUTPUTSELECT
din[7] => counterD[1].OUTPUTSELECT
din[7] => counterD[0].OUTPUTSELECT
din[7] => x.IN1
din[7] => x.IN1
control[0] => Equal3.IN1
control[0] => Equal4.IN1
control[0] => Equal5.IN0
control[1] => Equal3.IN0
control[1] => Equal4.IN0
control[1] => Equal5.IN1
clk25 => disp[0].CLK
clk25 => disp[1].CLK
clk25 => disp[2].CLK
clk25 => disp[3].CLK
clk25 => disp[4].CLK
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => disp_new[4].OUTPUTSELECT
dena => disp_new[3].OUTPUTSELECT
dena => disp_new[2].OUTPUTSELECT
dena => disp_new[1].OUTPUTSELECT
dena => disp[0].ENA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds2
din[0] => x.IN0
din[0] => x.IN0
din[0] => Add6.IN2
din[0] => counterX.DATAA
din[0] => dout.DATAA
din[0] => dout.DATAA
din[0] => counterD.DATAA
din[0] => process_1.IN1
din[0] => dout.DATAB
din[0] => dout.DATAB
din[1] => counterD.OUTPUTSELECT
din[1] => counterD.OUTPUTSELECT
din[1] => x.IN1
din[1] => x.IN1
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => x.IN1
din[2] => x.IN1
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => x.IN1
din[3] => x.IN1
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => x.IN1
din[4] => x.IN1
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => x.IN1
din[5] => x.IN1
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => x.IN1
din[6] => x.IN1
din[7] => counterD[3].OUTPUTSELECT
din[7] => counterD[2].OUTPUTSELECT
din[7] => counterD[1].OUTPUTSELECT
din[7] => counterD[0].OUTPUTSELECT
din[7] => x.IN1
din[7] => x.IN1
control[0] => Equal3.IN1
control[0] => Equal4.IN1
control[0] => Equal5.IN0
control[1] => Equal3.IN0
control[1] => Equal4.IN0
control[1] => Equal5.IN1
clk25 => disp[0].CLK
clk25 => disp[1].CLK
clk25 => disp[2].CLK
clk25 => disp[3].CLK
clk25 => disp[4].CLK
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => disp_new[4].OUTPUTSELECT
dena => disp_new[3].OUTPUTSELECT
dena => disp_new[2].OUTPUTSELECT
dena => disp_new[1].OUTPUTSELECT
dena => disp[0].ENA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|serializer:serial0
clk250 => dout~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => count[0].CLK
clk250 => count[1].CLK
clk250 => count[2].CLK
clk250 => count[3].CLK
din[0] => internal[0].DATAIN
din[1] => internal[1].DATAIN
din[2] => internal[2].DATAIN
din[3] => internal[3].DATAIN
din[4] => internal[4].DATAIN
din[5] => internal[5].DATAIN
din[6] => internal[6].DATAIN
din[7] => internal[7].DATAIN
din[8] => internal[8].DATAIN
din[9] => internal[9].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|serializer:serial1
clk250 => dout~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => count[0].CLK
clk250 => count[1].CLK
clk250 => count[2].CLK
clk250 => count[3].CLK
din[0] => internal[0].DATAIN
din[1] => internal[1].DATAIN
din[2] => internal[2].DATAIN
din[3] => internal[3].DATAIN
din[4] => internal[4].DATAIN
din[5] => internal[5].DATAIN
din[6] => internal[6].DATAIN
din[7] => internal[7].DATAIN
din[8] => internal[8].DATAIN
din[9] => internal[9].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_stripes:c1|serializer:serial2
clk250 => dout~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => count[0].CLK
clk250 => count[1].CLK
clk250 => count[2].CLK
clk250 => count[3].CLK
din[0] => internal[0].DATAIN
din[1] => internal[1].DATAIN
din[2] => internal[2].DATAIN
din[3] => internal[3].DATAIN
din[4] => internal[4].DATAIN
din[5] => internal[5].DATAIN
din[6] => internal[6].DATAIN
din[7] => internal[7].DATAIN
din[8] => internal[8].DATAIN
din[9] => internal[9].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2
i_tmds0a => antiserializer:aser_0.din
i_tmds0b => ~NO_FANOUT~
i_tmds1a => antiserializer:aser_1.din
i_tmds1b => ~NO_FANOUT~
i_tmds2a => antiserializer:aser_2.din
i_tmds2b => ~NO_FANOUT~
i_tmds_CLKa => pll25to250:pll.inclk0
i_tmds_CLKa => control_detector:control_0.clk25
i_tmds_CLKa => tmds_encoder:tmds0.clk25
i_tmds_CLKa => tmds_encoder:tmds1.clk25
i_tmds_CLKa => tmds_encoder:tmds2.clk25
i_tmds_CLKb => ~NO_FANOUT~
o_tmds0a <= serializer:serial0.dout
o_tmds0b <= serializer:serial0.dout
o_tmds1a <= serializer:serial1.dout
o_tmds1b <= serializer:serial1.dout
o_tmds2a <= serializer:serial2.dout
o_tmds2b <= serializer:serial2.dout
o_tmds_CLKa <= <GND>
o_tmds_CLKb <= <VCC>


|dvi_int_test|dvi_intervention:c2|pll25to250:pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|dvi_int_test|dvi_intervention:c2|pll25to250:pll|altpll:altpll_component
inclk[0] => pll25to250_altpll:auto_generated.inclk[0]
inclk[1] => pll25to250_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|dvi_int_test|dvi_intervention:c2|pll25to250:pll|altpll:altpll_component|pll25to250_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|dvi_int_test|dvi_intervention:c2|control_detector:control_0
clk25 => Hactive_mini~reg0.CLK
clk25 => Hactive~reg0.CLK
clk25 => Hcount[0].CLK
clk25 => Hcount[1].CLK
clk25 => Hcount[2].CLK
clk25 => Hcount[3].CLK
clk25 => Hcount[4].CLK
clk25 => Hcount[5].CLK
clk25 => Hcount[6].CLK
clk25 => Hcount[7].CLK
clk25 => Hcount[8].CLK
clk25 => Hcount[9].CLK
din[0] => Equal0.IN4
din[0] => Equal1.IN9
din[0] => Equal2.IN5
din[1] => Equal0.IN3
din[1] => Equal1.IN8
din[1] => Equal2.IN4
din[2] => Equal0.IN9
din[2] => Equal1.IN4
din[2] => Equal2.IN9
din[3] => Equal0.IN2
din[3] => Equal1.IN7
din[3] => Equal2.IN3
din[4] => Equal0.IN8
din[4] => Equal1.IN3
din[4] => Equal2.IN8
din[5] => Equal0.IN1
din[5] => Equal1.IN6
din[5] => Equal2.IN2
din[6] => Equal0.IN7
din[6] => Equal1.IN2
din[6] => Equal2.IN7
din[7] => Equal0.IN0
din[7] => Equal1.IN5
din[7] => Equal2.IN1
din[8] => Equal0.IN6
din[8] => Equal1.IN1
din[8] => Equal2.IN6
din[9] => Equal0.IN5
din[9] => Equal1.IN0
din[9] => Equal2.IN0
Hsync <= Hsync.DB_MAX_OUTPUT_PORT_TYPE
Vsync <= Vsync.DB_MAX_OUTPUT_PORT_TYPE
Hactive <= Hactive~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hactive_mini <= Hactive_mini~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vactive <= Vactive~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vactive_mini <= Vactive_mini~reg0.DB_MAX_OUTPUT_PORT_TYPE
dena_main <= dena_main.DB_MAX_OUTPUT_PORT_TYPE
dena_mini <= dena_mini.DB_MAX_OUTPUT_PORT_TYPE
err <= err$latch.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|antiserializer:aser_0
clk250 => dout[0]~reg0.CLK
clk250 => dout[1]~reg0.CLK
clk250 => dout[2]~reg0.CLK
clk250 => dout[3]~reg0.CLK
clk250 => dout[4]~reg0.CLK
clk250 => dout[5]~reg0.CLK
clk250 => dout[6]~reg0.CLK
clk250 => dout[7]~reg0.CLK
clk250 => dout[8]~reg0.CLK
clk250 => dout[9]~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => \serial:count[0].CLK
clk250 => \serial:count[1].CLK
clk250 => \serial:count[2].CLK
clk250 => \serial:count[3].CLK
err <= <GND>
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|tmds_encoder:tmds0
din[0] => x.IN0
din[0] => x.IN0
din[0] => Add6.IN2
din[0] => counterX.DATAA
din[0] => dout.DATAA
din[0] => dout.DATAA
din[0] => counterD.DATAA
din[0] => process_1.IN1
din[0] => dout.DATAB
din[0] => dout.DATAB
din[1] => counterD.OUTPUTSELECT
din[1] => counterD.OUTPUTSELECT
din[1] => x.IN1
din[1] => x.IN1
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => x.IN1
din[2] => x.IN1
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => x.IN1
din[3] => x.IN1
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => x.IN1
din[4] => x.IN1
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => x.IN1
din[5] => x.IN1
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => x.IN1
din[6] => x.IN1
din[7] => counterD[3].OUTPUTSELECT
din[7] => counterD[2].OUTPUTSELECT
din[7] => counterD[1].OUTPUTSELECT
din[7] => counterD[0].OUTPUTSELECT
din[7] => x.IN1
din[7] => x.IN1
control[0] => Equal3.IN1
control[0] => Equal4.IN1
control[0] => Equal5.IN0
control[1] => Equal3.IN0
control[1] => Equal4.IN0
control[1] => Equal5.IN1
clk25 => disp[0].CLK
clk25 => disp[1].CLK
clk25 => disp[2].CLK
clk25 => disp[3].CLK
clk25 => disp[4].CLK
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => disp_new[4].OUTPUTSELECT
dena => disp_new[3].OUTPUTSELECT
dena => disp_new[2].OUTPUTSELECT
dena => disp_new[1].OUTPUTSELECT
dena => disp[0].ENA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|serializer:serial0
clk250 => dout~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => count[0].CLK
clk250 => count[1].CLK
clk250 => count[2].CLK
clk250 => count[3].CLK
din[0] => internal[0].DATAIN
din[1] => internal[1].DATAIN
din[2] => internal[2].DATAIN
din[3] => internal[3].DATAIN
din[4] => internal[4].DATAIN
din[5] => internal[5].DATAIN
din[6] => internal[6].DATAIN
din[7] => internal[7].DATAIN
din[8] => internal[8].DATAIN
din[9] => internal[9].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|antiserializer:aser_1
clk250 => dout[0]~reg0.CLK
clk250 => dout[1]~reg0.CLK
clk250 => dout[2]~reg0.CLK
clk250 => dout[3]~reg0.CLK
clk250 => dout[4]~reg0.CLK
clk250 => dout[5]~reg0.CLK
clk250 => dout[6]~reg0.CLK
clk250 => dout[7]~reg0.CLK
clk250 => dout[8]~reg0.CLK
clk250 => dout[9]~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => \serial:count[0].CLK
clk250 => \serial:count[1].CLK
clk250 => \serial:count[2].CLK
clk250 => \serial:count[3].CLK
err <= <GND>
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|tmds_encoder:tmds1
din[0] => x.IN0
din[0] => x.IN0
din[0] => Add6.IN2
din[0] => counterX.DATAA
din[0] => dout.DATAA
din[0] => dout.DATAA
din[0] => counterD.DATAA
din[0] => process_1.IN1
din[0] => dout.DATAB
din[0] => dout.DATAB
din[1] => counterD.OUTPUTSELECT
din[1] => counterD.OUTPUTSELECT
din[1] => x.IN1
din[1] => x.IN1
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => x.IN1
din[2] => x.IN1
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => x.IN1
din[3] => x.IN1
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => x.IN1
din[4] => x.IN1
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => x.IN1
din[5] => x.IN1
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => x.IN1
din[6] => x.IN1
din[7] => counterD[3].OUTPUTSELECT
din[7] => counterD[2].OUTPUTSELECT
din[7] => counterD[1].OUTPUTSELECT
din[7] => counterD[0].OUTPUTSELECT
din[7] => x.IN1
din[7] => x.IN1
control[0] => Equal3.IN1
control[0] => Equal4.IN1
control[0] => Equal5.IN0
control[1] => Equal3.IN0
control[1] => Equal4.IN0
control[1] => Equal5.IN1
clk25 => disp[0].CLK
clk25 => disp[1].CLK
clk25 => disp[2].CLK
clk25 => disp[3].CLK
clk25 => disp[4].CLK
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => disp_new[4].OUTPUTSELECT
dena => disp_new[3].OUTPUTSELECT
dena => disp_new[2].OUTPUTSELECT
dena => disp_new[1].OUTPUTSELECT
dena => disp[0].ENA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|serializer:serial1
clk250 => dout~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => count[0].CLK
clk250 => count[1].CLK
clk250 => count[2].CLK
clk250 => count[3].CLK
din[0] => internal[0].DATAIN
din[1] => internal[1].DATAIN
din[2] => internal[2].DATAIN
din[3] => internal[3].DATAIN
din[4] => internal[4].DATAIN
din[5] => internal[5].DATAIN
din[6] => internal[6].DATAIN
din[7] => internal[7].DATAIN
din[8] => internal[8].DATAIN
din[9] => internal[9].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|antiserializer:aser_2
clk250 => dout[0]~reg0.CLK
clk250 => dout[1]~reg0.CLK
clk250 => dout[2]~reg0.CLK
clk250 => dout[3]~reg0.CLK
clk250 => dout[4]~reg0.CLK
clk250 => dout[5]~reg0.CLK
clk250 => dout[6]~reg0.CLK
clk250 => dout[7]~reg0.CLK
clk250 => dout[8]~reg0.CLK
clk250 => dout[9]~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => \serial:count[0].CLK
clk250 => \serial:count[1].CLK
clk250 => \serial:count[2].CLK
clk250 => \serial:count[3].CLK
err <= <GND>
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
din => internal.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|tmds_encoder:tmds2
din[0] => x.IN0
din[0] => x.IN0
din[0] => Add6.IN2
din[0] => counterX.DATAA
din[0] => dout.DATAA
din[0] => dout.DATAA
din[0] => counterD.DATAA
din[0] => process_1.IN1
din[0] => dout.DATAB
din[0] => dout.DATAB
din[1] => counterD.OUTPUTSELECT
din[1] => counterD.OUTPUTSELECT
din[1] => x.IN1
din[1] => x.IN1
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => counterD.OUTPUTSELECT
din[2] => x.IN1
din[2] => x.IN1
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => counterD.OUTPUTSELECT
din[3] => x.IN1
din[3] => x.IN1
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => counterD.OUTPUTSELECT
din[4] => x.IN1
din[4] => x.IN1
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => counterD.OUTPUTSELECT
din[5] => x.IN1
din[5] => x.IN1
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => counterD.OUTPUTSELECT
din[6] => x.IN1
din[6] => x.IN1
din[7] => counterD[3].OUTPUTSELECT
din[7] => counterD[2].OUTPUTSELECT
din[7] => counterD[1].OUTPUTSELECT
din[7] => counterD[0].OUTPUTSELECT
din[7] => x.IN1
din[7] => x.IN1
control[0] => Equal3.IN1
control[0] => Equal4.IN1
control[0] => Equal5.IN0
control[1] => Equal3.IN0
control[1] => Equal4.IN0
control[1] => Equal5.IN1
clk25 => disp[0].CLK
clk25 => disp[1].CLK
clk25 => disp[2].CLK
clk25 => disp[3].CLK
clk25 => disp[4].CLK
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => dout.OUTPUTSELECT
dena => disp_new[4].OUTPUTSELECT
dena => disp_new[3].OUTPUTSELECT
dena => disp_new[2].OUTPUTSELECT
dena => disp_new[1].OUTPUTSELECT
dena => disp[0].ENA
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|dvi_int_test|dvi_intervention:c2|serializer:serial2
clk250 => dout~reg0.CLK
clk250 => internal[0].CLK
clk250 => internal[1].CLK
clk250 => internal[2].CLK
clk250 => internal[3].CLK
clk250 => internal[4].CLK
clk250 => internal[5].CLK
clk250 => internal[6].CLK
clk250 => internal[7].CLK
clk250 => internal[8].CLK
clk250 => internal[9].CLK
clk250 => count[0].CLK
clk250 => count[1].CLK
clk250 => count[2].CLK
clk250 => count[3].CLK
din[0] => internal[0].DATAIN
din[1] => internal[1].DATAIN
din[2] => internal[2].DATAIN
din[3] => internal[3].DATAIN
din[4] => internal[4].DATAIN
din[5] => internal[5].DATAIN
din[6] => internal[6].DATAIN
din[7] => internal[7].DATAIN
din[8] => internal[8].DATAIN
din[9] => internal[9].DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


