
RFID_IIC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003708  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000634  080037c8  080037c8  000047c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dfc  08003dfc  0000505c  2**0
                  CONTENTS
  4 .ARM          00000000  08003dfc  08003dfc  0000505c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003dfc  08003dfc  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003dfc  08003dfc  00004dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e00  08003e00  00004e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003e04  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  2000005c  08003e60  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  08003e60  000051d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010df6  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028b2  00000000  00000000  00015e7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  00018730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c86  00000000  00000000  00019718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab80  00000000  00000000  0001a39e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015629  00000000  00000000  00034f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a040  00000000  00000000  0004a547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4587  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000390c  00000000  00000000  000e45cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e7ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080037b0 	.word	0x080037b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080037b0 	.word	0x080037b0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000226:	4b17      	ldr	r3, [pc, #92]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000228:	695a      	ldr	r2, [r3, #20]
 800022a:	4b16      	ldr	r3, [pc, #88]	@ (8000284 <MX_GPIO_Init+0x64>)
 800022c:	2180      	movs	r1, #128	@ 0x80
 800022e:	03c9      	lsls	r1, r1, #15
 8000230:	430a      	orrs	r2, r1
 8000232:	615a      	str	r2, [r3, #20]
 8000234:	4b13      	ldr	r3, [pc, #76]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000236:	695a      	ldr	r2, [r3, #20]
 8000238:	2380      	movs	r3, #128	@ 0x80
 800023a:	03db      	lsls	r3, r3, #15
 800023c:	4013      	ands	r3, r2
 800023e:	60fb      	str	r3, [r7, #12]
 8000240:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000242:	4b10      	ldr	r3, [pc, #64]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000244:	695a      	ldr	r2, [r3, #20]
 8000246:	4b0f      	ldr	r3, [pc, #60]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000248:	2180      	movs	r1, #128	@ 0x80
 800024a:	0289      	lsls	r1, r1, #10
 800024c:	430a      	orrs	r2, r1
 800024e:	615a      	str	r2, [r3, #20]
 8000250:	4b0c      	ldr	r3, [pc, #48]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000252:	695a      	ldr	r2, [r3, #20]
 8000254:	2380      	movs	r3, #128	@ 0x80
 8000256:	029b      	lsls	r3, r3, #10
 8000258:	4013      	ands	r3, r2
 800025a:	60bb      	str	r3, [r7, #8]
 800025c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800025e:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000260:	695a      	ldr	r2, [r3, #20]
 8000262:	4b08      	ldr	r3, [pc, #32]	@ (8000284 <MX_GPIO_Init+0x64>)
 8000264:	2180      	movs	r1, #128	@ 0x80
 8000266:	02c9      	lsls	r1, r1, #11
 8000268:	430a      	orrs	r2, r1
 800026a:	615a      	str	r2, [r3, #20]
 800026c:	4b05      	ldr	r3, [pc, #20]	@ (8000284 <MX_GPIO_Init+0x64>)
 800026e:	695a      	ldr	r2, [r3, #20]
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	02db      	lsls	r3, r3, #11
 8000274:	4013      	ands	r3, r2
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]

}
 800027a:	46c0      	nop			@ (mov r8, r8)
 800027c:	46bd      	mov	sp, r7
 800027e:	b004      	add	sp, #16
 8000280:	bd80      	pop	{r7, pc}
 8000282:	46c0      	nop			@ (mov r8, r8)
 8000284:	40021000 	.word	0x40021000

08000288 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800028c:	4b1b      	ldr	r3, [pc, #108]	@ (80002fc <MX_I2C1_Init+0x74>)
 800028e:	4a1c      	ldr	r2, [pc, #112]	@ (8000300 <MX_I2C1_Init+0x78>)
 8000290:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 8000292:	4b1a      	ldr	r3, [pc, #104]	@ (80002fc <MX_I2C1_Init+0x74>)
 8000294:	4a1b      	ldr	r2, [pc, #108]	@ (8000304 <MX_I2C1_Init+0x7c>)
 8000296:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000298:	4b18      	ldr	r3, [pc, #96]	@ (80002fc <MX_I2C1_Init+0x74>)
 800029a:	2200      	movs	r2, #0
 800029c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800029e:	4b17      	ldr	r3, [pc, #92]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002a0:	2201      	movs	r2, #1
 80002a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002a4:	4b15      	ldr	r3, [pc, #84]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80002aa:	4b14      	ldr	r3, [pc, #80]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002b0:	4b12      	ldr	r3, [pc, #72]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002b6:	4b11      	ldr	r3, [pc, #68]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002bc:	4b0f      	ldr	r3, [pc, #60]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002be:	2200      	movs	r2, #0
 80002c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002c2:	4b0e      	ldr	r3, [pc, #56]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 fafb 	bl	80018c0 <HAL_I2C_Init>
 80002ca:	1e03      	subs	r3, r0, #0
 80002cc:	d001      	beq.n	80002d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80002ce:	f000 f977 	bl	80005c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80002d2:	4b0a      	ldr	r3, [pc, #40]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002d4:	2100      	movs	r1, #0
 80002d6:	0018      	movs	r0, r3
 80002d8:	f001 fb98 	bl	8001a0c <HAL_I2CEx_ConfigAnalogFilter>
 80002dc:	1e03      	subs	r3, r0, #0
 80002de:	d001      	beq.n	80002e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80002e0:	f000 f96e 	bl	80005c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80002e4:	4b05      	ldr	r3, [pc, #20]	@ (80002fc <MX_I2C1_Init+0x74>)
 80002e6:	2100      	movs	r1, #0
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 fbdb 	bl	8001aa4 <HAL_I2CEx_ConfigDigitalFilter>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d001      	beq.n	80002f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80002f2:	f000 f965 	bl	80005c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80002f6:	46c0      	nop			@ (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000078 	.word	0x20000078
 8000300:	40005400 	.word	0x40005400
 8000304:	10805d88 	.word	0x10805d88

08000308 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000308:	b590      	push	{r4, r7, lr}
 800030a:	b08b      	sub	sp, #44	@ 0x2c
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000310:	2414      	movs	r4, #20
 8000312:	193b      	adds	r3, r7, r4
 8000314:	0018      	movs	r0, r3
 8000316:	2314      	movs	r3, #20
 8000318:	001a      	movs	r2, r3
 800031a:	2100      	movs	r1, #0
 800031c:	f003 fa12 	bl	8003744 <memset>
  if(i2cHandle->Instance==I2C1)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a1c      	ldr	r2, [pc, #112]	@ (8000398 <HAL_I2C_MspInit+0x90>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d131      	bne.n	800038e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800032a:	4b1c      	ldr	r3, [pc, #112]	@ (800039c <HAL_I2C_MspInit+0x94>)
 800032c:	695a      	ldr	r2, [r3, #20]
 800032e:	4b1b      	ldr	r3, [pc, #108]	@ (800039c <HAL_I2C_MspInit+0x94>)
 8000330:	2180      	movs	r1, #128	@ 0x80
 8000332:	02c9      	lsls	r1, r1, #11
 8000334:	430a      	orrs	r2, r1
 8000336:	615a      	str	r2, [r3, #20]
 8000338:	4b18      	ldr	r3, [pc, #96]	@ (800039c <HAL_I2C_MspInit+0x94>)
 800033a:	695a      	ldr	r2, [r3, #20]
 800033c:	2380      	movs	r3, #128	@ 0x80
 800033e:	02db      	lsls	r3, r3, #11
 8000340:	4013      	ands	r3, r2
 8000342:	613b      	str	r3, [r7, #16]
 8000344:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000346:	0021      	movs	r1, r4
 8000348:	187b      	adds	r3, r7, r1
 800034a:	22c0      	movs	r2, #192	@ 0xc0
 800034c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2212      	movs	r2, #18
 8000352:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	187b      	adds	r3, r7, r1
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800035a:	187b      	adds	r3, r7, r1
 800035c:	2203      	movs	r2, #3
 800035e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000360:	187b      	adds	r3, r7, r1
 8000362:	2201      	movs	r2, #1
 8000364:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000366:	187b      	adds	r3, r7, r1
 8000368:	4a0d      	ldr	r2, [pc, #52]	@ (80003a0 <HAL_I2C_MspInit+0x98>)
 800036a:	0019      	movs	r1, r3
 800036c:	0010      	movs	r0, r2
 800036e:	f001 f911 	bl	8001594 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000372:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <HAL_I2C_MspInit+0x94>)
 8000374:	69da      	ldr	r2, [r3, #28]
 8000376:	4b09      	ldr	r3, [pc, #36]	@ (800039c <HAL_I2C_MspInit+0x94>)
 8000378:	2180      	movs	r1, #128	@ 0x80
 800037a:	0389      	lsls	r1, r1, #14
 800037c:	430a      	orrs	r2, r1
 800037e:	61da      	str	r2, [r3, #28]
 8000380:	4b06      	ldr	r3, [pc, #24]	@ (800039c <HAL_I2C_MspInit+0x94>)
 8000382:	69da      	ldr	r2, [r3, #28]
 8000384:	2380      	movs	r3, #128	@ 0x80
 8000386:	039b      	lsls	r3, r3, #14
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
 800038c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800038e:	46c0      	nop			@ (mov r8, r8)
 8000390:	46bd      	mov	sp, r7
 8000392:	b00b      	add	sp, #44	@ 0x2c
 8000394:	bd90      	pop	{r4, r7, pc}
 8000396:	46c0      	nop			@ (mov r8, r8)
 8000398:	40005400 	.word	0x40005400
 800039c:	40021000 	.word	0x40021000
 80003a0:	48000400 	.word	0x48000400

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b590      	push	{r4, r7, lr}
 80003a6:	b099      	sub	sp, #100	@ 0x64
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  Material_Data write_data;
  Material_Data read_data;

  memcpy(write_data.material_type, "PLA",sizeof("PLA"));
 80003aa:	4942      	ldr	r1, [pc, #264]	@ (80004b4 <main+0x110>)
 80003ac:	2430      	movs	r4, #48	@ 0x30
 80003ae:	193b      	adds	r3, r7, r4
 80003b0:	2204      	movs	r2, #4
 80003b2:	0018      	movs	r0, r3
 80003b4:	f003 f9f2 	bl	800379c <memcpy>
  write_data.rgb[0] = 0xff;
 80003b8:	193b      	adds	r3, r7, r4
 80003ba:	22ff      	movs	r2, #255	@ 0xff
 80003bc:	725a      	strb	r2, [r3, #9]
  write_data.rgb[1] = 0xff;
 80003be:	193b      	adds	r3, r7, r4
 80003c0:	22ff      	movs	r2, #255	@ 0xff
 80003c2:	729a      	strb	r2, [r3, #10]
  write_data.rgb[2] = 0xff;
 80003c4:	193b      	adds	r3, r7, r4
 80003c6:	22ff      	movs	r2, #255	@ 0xff
 80003c8:	72da      	strb	r2, [r3, #11]
  write_data.produced_date =1731578537;
 80003ca:	193b      	adds	r3, r7, r4
 80003cc:	4a3a      	ldr	r2, [pc, #232]	@ (80004b8 <main+0x114>)
 80003ce:	60da      	str	r2, [r3, #12]
  memcpy(write_data.batch_number, "MD00001",sizeof("MD00001"));
 80003d0:	193b      	adds	r3, r7, r4
 80003d2:	4a3a      	ldr	r2, [pc, #232]	@ (80004bc <main+0x118>)
 80003d4:	3310      	adds	r3, #16
 80003d6:	ca03      	ldmia	r2!, {r0, r1}
 80003d8:	c303      	stmia	r3!, {r0, r1}
  write_data.hot_bed_temp_H = 100;
 80003da:	0021      	movs	r1, r4
 80003dc:	187b      	adds	r3, r7, r1
 80003de:	2264      	movs	r2, #100	@ 0x64
 80003e0:	835a      	strh	r2, [r3, #26]
  write_data.hot_bed_temp_L = 40;
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	2228      	movs	r2, #40	@ 0x28
 80003e6:	831a      	strh	r2, [r3, #24]
  write_data.exthead_temp_L = 150;
 80003e8:	187b      	adds	r3, r7, r1
 80003ea:	2296      	movs	r2, #150	@ 0x96
 80003ec:	839a      	strh	r2, [r3, #28]
  write_data.exthead_temp_H = 400;
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	22c8      	movs	r2, #200	@ 0xc8
 80003f2:	0052      	lsls	r2, r2, #1
 80003f4:	83da      	strh	r2, [r3, #30]
  write_data.init_weight = 2000;
 80003f6:	187b      	adds	r3, r7, r1
 80003f8:	22fa      	movs	r2, #250	@ 0xfa
 80003fa:	00d2      	lsls	r2, r2, #3
 80003fc:	841a      	strh	r2, [r3, #32]
  write_data.empty_tray_weight = 150;
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	2296      	movs	r2, #150	@ 0x96
 8000402:	845a      	strh	r2, [r3, #34]	@ 0x22
  write_data.residual_weight = 1500;
 8000404:	187b      	adds	r3, r7, r1
 8000406:	4a2e      	ldr	r2, [pc, #184]	@ (80004c0 <main+0x11c>)
 8000408:	849a      	strh	r2, [r3, #36]	@ 0x24
  write_data.supplier = 0x01;
 800040a:	187b      	adds	r3, r7, r1
 800040c:	2201      	movs	r2, #1
 800040e:	84da      	strh	r2, [r3, #38]	@ 0x26
  write_data.material_diameter = 1.75;
 8000410:	187b      	adds	r3, r7, r1
 8000412:	4a2c      	ldr	r2, [pc, #176]	@ (80004c4 <main+0x120>)
 8000414:	629a      	str	r2, [r3, #40]	@ 0x28
  write_data.material_density = 1.23;
 8000416:	187b      	adds	r3, r7, r1
 8000418:	4a2b      	ldr	r2, [pc, #172]	@ (80004c8 <main+0x124>)
 800041a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041c:	f000 ffb8 	bl	8001390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000420:	f000 f856 	bl	80004d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000424:	f7ff fefc 	bl	8000220 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000428:	f7ff ff2e 	bl	8000288 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800042c:	f000 ff08 	bl	8001240 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  OLED_Init();
 8000430:	f000 fb72 	bl	8000b18 <OLED_Init>
  OLED_Clear();
 8000434:	f000 f9da 	bl	80007ec <OLED_Clear>

  RFID_Rc523_Config();
 8000438:	f000 fc8e 	bl	8000d58 <RFID_Rc523_Config>
//	  OLED_ShowHexArray((uint8_t*)&write_data + 32, 8, 1);
//	  OLED_ShowHexArray((uint8_t*)&write_data + 40, 8, 2);
//	  HAL_Delay(5000);
//	  OLED_Clear();
//	  rfid_write_channel_data(0x02, &write_data);
	  rfid_read_channel_data(0x02, &read_data);
 800043c:	003b      	movs	r3, r7
 800043e:	0019      	movs	r1, r3
 8000440:	2002      	movs	r0, #2
 8000442:	f000 fdbb 	bl	8000fbc <rfid_read_channel_data>
	  OLED_ShowHexArray((uint8_t*)&read_data , 8, 1);
 8000446:	003b      	movs	r3, r7
 8000448:	2201      	movs	r2, #1
 800044a:	2108      	movs	r1, #8
 800044c:	0018      	movs	r0, r3
 800044e:	f000 fb2f 	bl	8000ab0 <OLED_ShowHexArray>
	  OLED_ShowHexArray((uint8_t*)&read_data + 8, 8, 2);
 8000452:	003b      	movs	r3, r7
 8000454:	3308      	adds	r3, #8
 8000456:	2202      	movs	r2, #2
 8000458:	2108      	movs	r1, #8
 800045a:	0018      	movs	r0, r3
 800045c:	f000 fb28 	bl	8000ab0 <OLED_ShowHexArray>
	  OLED_ShowHexArray((uint8_t*)&read_data + 16, 8, 3);
 8000460:	003b      	movs	r3, r7
 8000462:	3310      	adds	r3, #16
 8000464:	2203      	movs	r2, #3
 8000466:	2108      	movs	r1, #8
 8000468:	0018      	movs	r0, r3
 800046a:	f000 fb21 	bl	8000ab0 <OLED_ShowHexArray>
	  OLED_ShowHexArray((uint8_t*)&read_data + 24, 8, 4);
 800046e:	003b      	movs	r3, r7
 8000470:	3318      	adds	r3, #24
 8000472:	2204      	movs	r2, #4
 8000474:	2108      	movs	r1, #8
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fb1a 	bl	8000ab0 <OLED_ShowHexArray>
	  HAL_Delay(5000);
 800047c:	4b13      	ldr	r3, [pc, #76]	@ (80004cc <main+0x128>)
 800047e:	0018      	movs	r0, r3
 8000480:	f000 ffb6 	bl	80013f0 <HAL_Delay>
	  OLED_Clear();
 8000484:	f000 f9b2 	bl	80007ec <OLED_Clear>
	  OLED_ShowHexArray((uint8_t*)&read_data + 32, 8, 1);
 8000488:	003b      	movs	r3, r7
 800048a:	3320      	adds	r3, #32
 800048c:	2201      	movs	r2, #1
 800048e:	2108      	movs	r1, #8
 8000490:	0018      	movs	r0, r3
 8000492:	f000 fb0d 	bl	8000ab0 <OLED_ShowHexArray>
	  OLED_ShowHexArray((uint8_t*)&read_data + 40, 8, 2);
 8000496:	003b      	movs	r3, r7
 8000498:	3328      	adds	r3, #40	@ 0x28
 800049a:	2202      	movs	r2, #2
 800049c:	2108      	movs	r1, #8
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 fb06 	bl	8000ab0 <OLED_ShowHexArray>
	  HAL_Delay(5000);
 80004a4:	4b09      	ldr	r3, [pc, #36]	@ (80004cc <main+0x128>)
 80004a6:	0018      	movs	r0, r3
 80004a8:	f000 ffa2 	bl	80013f0 <HAL_Delay>
	  OLED_Clear();
 80004ac:	f000 f99e 	bl	80007ec <OLED_Clear>
	  rfid_read_channel_data(0x02, &read_data);
 80004b0:	46c0      	nop			@ (mov r8, r8)
 80004b2:	e7c3      	b.n	800043c <main+0x98>
 80004b4:	080037c8 	.word	0x080037c8
 80004b8:	6735caa9 	.word	0x6735caa9
 80004bc:	080037cc 	.word	0x080037cc
 80004c0:	000005dc 	.word	0x000005dc
 80004c4:	3fe00000 	.word	0x3fe00000
 80004c8:	3f9d70a4 	.word	0x3f9d70a4
 80004cc:	00001388 	.word	0x00001388

080004d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d0:	b590      	push	{r4, r7, lr}
 80004d2:	b099      	sub	sp, #100	@ 0x64
 80004d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004d6:	242c      	movs	r4, #44	@ 0x2c
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	0018      	movs	r0, r3
 80004dc:	2334      	movs	r3, #52	@ 0x34
 80004de:	001a      	movs	r2, r3
 80004e0:	2100      	movs	r1, #0
 80004e2:	f003 f92f 	bl	8003744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e6:	231c      	movs	r3, #28
 80004e8:	18fb      	adds	r3, r7, r3
 80004ea:	0018      	movs	r0, r3
 80004ec:	2310      	movs	r3, #16
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f003 f927 	bl	8003744 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004f6:	003b      	movs	r3, r7
 80004f8:	0018      	movs	r0, r3
 80004fa:	231c      	movs	r3, #28
 80004fc:	001a      	movs	r2, r3
 80004fe:	2100      	movs	r1, #0
 8000500:	f003 f920 	bl	8003744 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000504:	0021      	movs	r1, r4
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2202      	movs	r2, #2
 800050a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2201      	movs	r2, #1
 8000510:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2210      	movs	r2, #16
 8000516:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2202      	movs	r2, #2
 800051c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2280      	movs	r2, #128	@ 0x80
 8000522:	0212      	lsls	r2, r2, #8
 8000524:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2280      	movs	r2, #128	@ 0x80
 800052a:	0352      	lsls	r2, r2, #13
 800052c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2200      	movs	r2, #0
 8000532:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000534:	187b      	adds	r3, r7, r1
 8000536:	0018      	movs	r0, r3
 8000538:	f001 fb00 	bl	8001b3c <HAL_RCC_OscConfig>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d001      	beq.n	8000544 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000540:	f000 f83e 	bl	80005c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000544:	211c      	movs	r1, #28
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2207      	movs	r2, #7
 800054a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2202      	movs	r2, #2
 8000550:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2101      	movs	r1, #1
 8000562:	0018      	movs	r0, r3
 8000564:	f001 fe70 	bl	8002248 <HAL_RCC_ClockConfig>
 8000568:	1e03      	subs	r3, r0, #0
 800056a:	d001      	beq.n	8000570 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800056c:	f000 f828 	bl	80005c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000570:	003b      	movs	r3, r7
 8000572:	2221      	movs	r2, #33	@ 0x21
 8000574:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000576:	003b      	movs	r3, r7
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800057c:	003b      	movs	r3, r7
 800057e:	2210      	movs	r2, #16
 8000580:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000582:	003b      	movs	r3, r7
 8000584:	0018      	movs	r0, r3
 8000586:	f001 fff5 	bl	8002574 <HAL_RCCEx_PeriphCLKConfig>
 800058a:	1e03      	subs	r3, r0, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800058e:	f000 f817 	bl	80005c0 <Error_Handler>
  }
}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b019      	add	sp, #100	@ 0x64
 8000598:	bd90      	pop	{r4, r7, pc}
	...

0800059c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a04      	ldr	r2, [pc, #16]	@ (80005bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d101      	bne.n	80005b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80005ae:	f000 ff03 	bl	80013b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005b2:	46c0      	nop			@ (mov r8, r8)
 80005b4:	46bd      	mov	sp, r7
 80005b6:	b002      	add	sp, #8
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	40012c00 	.word	0x40012c00

080005c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c4:	b672      	cpsid	i
}
 80005c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c8:	46c0      	nop			@ (mov r8, r8)
 80005ca:	e7fd      	b.n	80005c8 <Error_Handler+0x8>

080005cc <OLED_I2C_Init>:
#define OLED_W_SCL(x) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (GPIO_PinState)(x))
#define OLED_W_SDA(x) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, (GPIO_PinState)(x))

/*引脚初始化*/
void OLED_I2C_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b09a      	sub	sp, #104	@ 0x68
 80005d0:	af00      	add	r7, sp, #0
	I2C_HandleTypeDef I2cHandle;
	I2cHandle.Instance = I2C1;
 80005d2:	2114      	movs	r1, #20
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	4a16      	ldr	r2, [pc, #88]	@ (8000630 <OLED_I2C_Init+0x64>)
 80005d8:	601a      	str	r2, [r3, #0]
	HAL_I2C_MspInit(&I2cHandle);
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	0018      	movs	r0, r3
 80005de:	f7ff fe93 	bl	8000308 <HAL_I2C_MspInit>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	003b      	movs	r3, r7
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f003 f8aa 	bl	8003744 <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80005f0:	003b      	movs	r3, r7
 80005f2:	22c0      	movs	r2, #192	@ 0xc0
 80005f4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80005f6:	003b      	movs	r3, r7
 80005f8:	2211      	movs	r2, #17
 80005fa:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005fc:	003b      	movs	r3, r7
 80005fe:	2203      	movs	r2, #3
 8000600:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000602:	003b      	movs	r3, r7
 8000604:	4a0b      	ldr	r2, [pc, #44]	@ (8000634 <OLED_I2C_Init+0x68>)
 8000606:	0019      	movs	r1, r3
 8000608:	0010      	movs	r0, r2
 800060a:	f000 ffc3 	bl	8001594 <HAL_GPIO_Init>

	OLED_W_SCL(1);
 800060e:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <OLED_I2C_Init+0x68>)
 8000610:	2201      	movs	r2, #1
 8000612:	2140      	movs	r1, #64	@ 0x40
 8000614:	0018      	movs	r0, r3
 8000616:	f001 f935 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 800061a:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <OLED_I2C_Init+0x68>)
 800061c:	2201      	movs	r2, #1
 800061e:	2180      	movs	r1, #128	@ 0x80
 8000620:	0018      	movs	r0, r3
 8000622:	f001 f92f 	bl	8001884 <HAL_GPIO_WritePin>
}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	b01a      	add	sp, #104	@ 0x68
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	40005400 	.word	0x40005400
 8000634:	48000400 	.word	0x48000400

08000638 <OLED_I2C_Start>:
 * @brief  I2C开始
 * @param  无
 * @retval 无
 */
void OLED_I2C_Start(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 800063c:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <OLED_I2C_Start+0x3c>)
 800063e:	2201      	movs	r2, #1
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	0018      	movs	r0, r3
 8000644:	f001 f91e 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SCL(1);
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <OLED_I2C_Start+0x3c>)
 800064a:	2201      	movs	r2, #1
 800064c:	2140      	movs	r1, #64	@ 0x40
 800064e:	0018      	movs	r0, r3
 8000650:	f001 f918 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SDA(0);
 8000654:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <OLED_I2C_Start+0x3c>)
 8000656:	2200      	movs	r2, #0
 8000658:	2180      	movs	r1, #128	@ 0x80
 800065a:	0018      	movs	r0, r3
 800065c:	f001 f912 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SCL(0);
 8000660:	4b04      	ldr	r3, [pc, #16]	@ (8000674 <OLED_I2C_Start+0x3c>)
 8000662:	2200      	movs	r2, #0
 8000664:	2140      	movs	r1, #64	@ 0x40
 8000666:	0018      	movs	r0, r3
 8000668:	f001 f90c 	bl	8001884 <HAL_GPIO_WritePin>
}
 800066c:	46c0      	nop			@ (mov r8, r8)
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	48000400 	.word	0x48000400

08000678 <OLED_I2C_Stop>:
 * @brief  I2C停止
 * @param  无
 * @retval 无
 */
void OLED_I2C_Stop(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 800067c:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <OLED_I2C_Stop+0x30>)
 800067e:	2200      	movs	r2, #0
 8000680:	2180      	movs	r1, #128	@ 0x80
 8000682:	0018      	movs	r0, r3
 8000684:	f001 f8fe 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SCL(1);
 8000688:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <OLED_I2C_Stop+0x30>)
 800068a:	2201      	movs	r2, #1
 800068c:	2140      	movs	r1, #64	@ 0x40
 800068e:	0018      	movs	r0, r3
 8000690:	f001 f8f8 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 8000694:	4b04      	ldr	r3, [pc, #16]	@ (80006a8 <OLED_I2C_Stop+0x30>)
 8000696:	2201      	movs	r2, #1
 8000698:	2180      	movs	r1, #128	@ 0x80
 800069a:	0018      	movs	r0, r3
 800069c:	f001 f8f2 	bl	8001884 <HAL_GPIO_WritePin>
}
 80006a0:	46c0      	nop			@ (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	48000400 	.word	0x48000400

080006ac <OLED_I2C_SendByte>:
 * @brief  I2C发送一个字节
 * @param  Byte 要发送的一个字节
 * @retval 无
 */
void OLED_I2C_SendByte(uint8_t Byte)
{
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	0002      	movs	r2, r0
 80006b4:	1dfb      	adds	r3, r7, #7
 80006b6:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < 8; i++)
 80006b8:	230f      	movs	r3, #15
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	2200      	movs	r2, #0
 80006be:	701a      	strb	r2, [r3, #0]
 80006c0:	e022      	b.n	8000708 <OLED_I2C_SendByte+0x5c>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 80006c2:	240f      	movs	r4, #15
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2280      	movs	r2, #128	@ 0x80
 80006ca:	411a      	asrs	r2, r3
 80006cc:	0013      	movs	r3, r2
 80006ce:	b25b      	sxtb	r3, r3
 80006d0:	1dfa      	adds	r2, r7, #7
 80006d2:	7812      	ldrb	r2, [r2, #0]
 80006d4:	b252      	sxtb	r2, r2
 80006d6:	4013      	ands	r3, r2
 80006d8:	b25b      	sxtb	r3, r3
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	4815      	ldr	r0, [pc, #84]	@ (8000734 <OLED_I2C_SendByte+0x88>)
 80006de:	001a      	movs	r2, r3
 80006e0:	2180      	movs	r1, #128	@ 0x80
 80006e2:	f001 f8cf 	bl	8001884 <HAL_GPIO_WritePin>
		OLED_W_SCL(1);
 80006e6:	4b13      	ldr	r3, [pc, #76]	@ (8000734 <OLED_I2C_SendByte+0x88>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	2140      	movs	r1, #64	@ 0x40
 80006ec:	0018      	movs	r0, r3
 80006ee:	f001 f8c9 	bl	8001884 <HAL_GPIO_WritePin>
		OLED_W_SCL(0);
 80006f2:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <OLED_I2C_SendByte+0x88>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	2140      	movs	r1, #64	@ 0x40
 80006f8:	0018      	movs	r0, r3
 80006fa:	f001 f8c3 	bl	8001884 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	781a      	ldrb	r2, [r3, #0]
 8000702:	193b      	adds	r3, r7, r4
 8000704:	3201      	adds	r2, #1
 8000706:	701a      	strb	r2, [r3, #0]
 8000708:	230f      	movs	r3, #15
 800070a:	18fb      	adds	r3, r7, r3
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d9d7      	bls.n	80006c2 <OLED_I2C_SendByte+0x16>
	}
	OLED_W_SCL(1); // 额外的一个时钟，不处理应答信号
 8000712:	4b08      	ldr	r3, [pc, #32]	@ (8000734 <OLED_I2C_SendByte+0x88>)
 8000714:	2201      	movs	r2, #1
 8000716:	2140      	movs	r1, #64	@ 0x40
 8000718:	0018      	movs	r0, r3
 800071a:	f001 f8b3 	bl	8001884 <HAL_GPIO_WritePin>
	OLED_W_SCL(0);
 800071e:	4b05      	ldr	r3, [pc, #20]	@ (8000734 <OLED_I2C_SendByte+0x88>)
 8000720:	2200      	movs	r2, #0
 8000722:	2140      	movs	r1, #64	@ 0x40
 8000724:	0018      	movs	r0, r3
 8000726:	f001 f8ad 	bl	8001884 <HAL_GPIO_WritePin>
}
 800072a:	46c0      	nop			@ (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b005      	add	sp, #20
 8000730:	bd90      	pop	{r4, r7, pc}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	48000400 	.word	0x48000400

08000738 <OLED_WriteCommand>:
 * @brief  OLED写命令
 * @param  Command 要写入的命令
 * @retval 无
 */
void OLED_WriteCommand(uint8_t Command)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	0002      	movs	r2, r0
 8000740:	1dfb      	adds	r3, r7, #7
 8000742:	701a      	strb	r2, [r3, #0]
	OLED_I2C_Start();
 8000744:	f7ff ff78 	bl	8000638 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78); // 从机地址
 8000748:	2078      	movs	r0, #120	@ 0x78
 800074a:	f7ff ffaf 	bl	80006ac <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00); // 写命令
 800074e:	2000      	movs	r0, #0
 8000750:	f7ff ffac 	bl	80006ac <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command);
 8000754:	1dfb      	adds	r3, r7, #7
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	0018      	movs	r0, r3
 800075a:	f7ff ffa7 	bl	80006ac <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 800075e:	f7ff ff8b 	bl	8000678 <OLED_I2C_Stop>
}
 8000762:	46c0      	nop			@ (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	b002      	add	sp, #8
 8000768:	bd80      	pop	{r7, pc}

0800076a <OLED_WriteData>:
 * @brief  OLED写数据
 * @param  Data 要写入的数据
 * @retval 无
 */
void OLED_WriteData(uint8_t Data)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	0002      	movs	r2, r0
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	701a      	strb	r2, [r3, #0]
	OLED_I2C_Start();
 8000776:	f7ff ff5f 	bl	8000638 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78); // 从机地址
 800077a:	2078      	movs	r0, #120	@ 0x78
 800077c:	f7ff ff96 	bl	80006ac <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40); // 写数据
 8000780:	2040      	movs	r0, #64	@ 0x40
 8000782:	f7ff ff93 	bl	80006ac <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 8000786:	1dfb      	adds	r3, r7, #7
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	0018      	movs	r0, r3
 800078c:	f7ff ff8e 	bl	80006ac <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8000790:	f7ff ff72 	bl	8000678 <OLED_I2C_Stop>
}
 8000794:	46c0      	nop			@ (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	b002      	add	sp, #8
 800079a:	bd80      	pop	{r7, pc}

0800079c <OLED_SetCursor>:
 * @param  Y 以左上角为原点，向下方向的坐标，范围：0~7
 * @param  X 以左上角为原点，向右方向的坐标，范围：0~127
 * @retval 无
 */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	0002      	movs	r2, r0
 80007a4:	1dfb      	adds	r3, r7, #7
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	1dbb      	adds	r3, r7, #6
 80007aa:	1c0a      	adds	r2, r1, #0
 80007ac:	701a      	strb	r2, [r3, #0]
	OLED_WriteCommand(0xB0 | Y);				 // 设置Y位置
 80007ae:	1dfb      	adds	r3, r7, #7
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2250      	movs	r2, #80	@ 0x50
 80007b4:	4252      	negs	r2, r2
 80007b6:	4313      	orrs	r3, r2
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	0018      	movs	r0, r3
 80007bc:	f7ff ffbc 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4)); // 设置X位置高4位
 80007c0:	1dbb      	adds	r3, r7, #6
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	091b      	lsrs	r3, r3, #4
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2210      	movs	r2, #16
 80007ca:	4313      	orrs	r3, r2
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	0018      	movs	r0, r3
 80007d0:	f7ff ffb2 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));		 // 设置X位置低4位
 80007d4:	1dbb      	adds	r3, r7, #6
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	220f      	movs	r2, #15
 80007da:	4013      	ands	r3, r2
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	0018      	movs	r0, r3
 80007e0:	f7ff ffaa 	bl	8000738 <OLED_WriteCommand>
}
 80007e4:	46c0      	nop			@ (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b002      	add	sp, #8
 80007ea:	bd80      	pop	{r7, pc}

080007ec <OLED_Clear>:
 * @brief  OLED清屏
 * @param  无
 * @retval 无
 */
void OLED_Clear(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 80007f2:	1dbb      	adds	r3, r7, #6
 80007f4:	2200      	movs	r2, #0
 80007f6:	701a      	strb	r2, [r3, #0]
 80007f8:	e01b      	b.n	8000832 <OLED_Clear+0x46>
	{
		OLED_SetCursor(j, 0);
 80007fa:	1dbb      	adds	r3, r7, #6
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2100      	movs	r1, #0
 8000800:	0018      	movs	r0, r3
 8000802:	f7ff ffcb 	bl	800079c <OLED_SetCursor>
		for (i = 0; i < 128; i++)
 8000806:	1dfb      	adds	r3, r7, #7
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
 800080c:	e007      	b.n	800081e <OLED_Clear+0x32>
		{
			OLED_WriteData(0x00);
 800080e:	2000      	movs	r0, #0
 8000810:	f7ff ffab 	bl	800076a <OLED_WriteData>
		for (i = 0; i < 128; i++)
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	781a      	ldrb	r2, [r3, #0]
 8000818:	1dfb      	adds	r3, r7, #7
 800081a:	3201      	adds	r2, #1
 800081c:	701a      	strb	r2, [r3, #0]
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b25b      	sxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	daf2      	bge.n	800080e <OLED_Clear+0x22>
	for (j = 0; j < 8; j++)
 8000828:	1dbb      	adds	r3, r7, #6
 800082a:	781a      	ldrb	r2, [r3, #0]
 800082c:	1dbb      	adds	r3, r7, #6
 800082e:	3201      	adds	r2, #1
 8000830:	701a      	strb	r2, [r3, #0]
 8000832:	1dbb      	adds	r3, r7, #6
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b07      	cmp	r3, #7
 8000838:	d9df      	bls.n	80007fa <OLED_Clear+0xe>
		}
	}
}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	46c0      	nop			@ (mov r8, r8)
 800083e:	46bd      	mov	sp, r7
 8000840:	b002      	add	sp, #8
 8000842:	bd80      	pop	{r7, pc}

08000844 <OLED_ShowChar>:
 * @param  Column 列位置，范围：1~16
 * @param  Char 要显示的一个字符，范围：ASCII可见字符
 * @retval 无
 */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	0004      	movs	r4, r0
 800084c:	0008      	movs	r0, r1
 800084e:	0011      	movs	r1, r2
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	1c22      	adds	r2, r4, #0
 8000854:	701a      	strb	r2, [r3, #0]
 8000856:	1dbb      	adds	r3, r7, #6
 8000858:	1c02      	adds	r2, r0, #0
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	1d7b      	adds	r3, r7, #5
 800085e:	1c0a      	adds	r2, r1, #0
 8000860:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8); // 设置光标位置在上半部分
 8000862:	1dfb      	adds	r3, r7, #7
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	3b01      	subs	r3, #1
 8000868:	b2db      	uxtb	r3, r3
 800086a:	18db      	adds	r3, r3, r3
 800086c:	b2da      	uxtb	r2, r3
 800086e:	1dbb      	adds	r3, r7, #6
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	3b01      	subs	r3, #1
 8000874:	b2db      	uxtb	r3, r3
 8000876:	00db      	lsls	r3, r3, #3
 8000878:	b2db      	uxtb	r3, r3
 800087a:	0019      	movs	r1, r3
 800087c:	0010      	movs	r0, r2
 800087e:	f7ff ff8d 	bl	800079c <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8000882:	230f      	movs	r3, #15
 8000884:	18fb      	adds	r3, r7, r3
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
 800088a:	e012      	b.n	80008b2 <OLED_ShowChar+0x6e>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]); // 显示上半部分内容
 800088c:	1d7b      	adds	r3, r7, #5
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	3b20      	subs	r3, #32
 8000892:	001a      	movs	r2, r3
 8000894:	240f      	movs	r4, #15
 8000896:	193b      	adds	r3, r7, r4
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	4922      	ldr	r1, [pc, #136]	@ (8000924 <OLED_ShowChar+0xe0>)
 800089c:	0112      	lsls	r2, r2, #4
 800089e:	188a      	adds	r2, r1, r2
 80008a0:	5cd3      	ldrb	r3, [r2, r3]
 80008a2:	0018      	movs	r0, r3
 80008a4:	f7ff ff61 	bl	800076a <OLED_WriteData>
	for (i = 0; i < 8; i++)
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	781a      	ldrb	r2, [r3, #0]
 80008ac:	193b      	adds	r3, r7, r4
 80008ae:	3201      	adds	r2, #1
 80008b0:	701a      	strb	r2, [r3, #0]
 80008b2:	240f      	movs	r4, #15
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2b07      	cmp	r3, #7
 80008ba:	d9e7      	bls.n	800088c <OLED_ShowChar+0x48>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8); // 设置光标位置在下半部分
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	3b01      	subs	r3, #1
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	18db      	adds	r3, r3, r3
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	3301      	adds	r3, #1
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	1dbb      	adds	r3, r7, #6
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	3b01      	subs	r3, #1
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	00db      	lsls	r3, r3, #3
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	0019      	movs	r1, r3
 80008da:	0010      	movs	r0, r2
 80008dc:	f7ff ff5e 	bl	800079c <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 80008e0:	193b      	adds	r3, r7, r4
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
 80008e6:	e013      	b.n	8000910 <OLED_ShowChar+0xcc>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]); // 显示下半部分内容
 80008e8:	1d7b      	adds	r3, r7, #5
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	3b20      	subs	r3, #32
 80008ee:	001a      	movs	r2, r3
 80008f0:	240f      	movs	r4, #15
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	3308      	adds	r3, #8
 80008f8:	490a      	ldr	r1, [pc, #40]	@ (8000924 <OLED_ShowChar+0xe0>)
 80008fa:	0112      	lsls	r2, r2, #4
 80008fc:	188a      	adds	r2, r1, r2
 80008fe:	5cd3      	ldrb	r3, [r2, r3]
 8000900:	0018      	movs	r0, r3
 8000902:	f7ff ff32 	bl	800076a <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8000906:	193b      	adds	r3, r7, r4
 8000908:	781a      	ldrb	r2, [r3, #0]
 800090a:	193b      	adds	r3, r7, r4
 800090c:	3201      	adds	r2, #1
 800090e:	701a      	strb	r2, [r3, #0]
 8000910:	230f      	movs	r3, #15
 8000912:	18fb      	adds	r3, r7, r3
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b07      	cmp	r3, #7
 8000918:	d9e6      	bls.n	80008e8 <OLED_ShowChar+0xa4>
	}
}
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	46c0      	nop			@ (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b005      	add	sp, #20
 8000922:	bd90      	pop	{r4, r7, pc}
 8000924:	080037d4 	.word	0x080037d4

08000928 <OLED_Pow>:
/**
 * @brief  OLED次方函数
 * @retval 返回值等于X的Y次方
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 8000932:	2301      	movs	r3, #1
 8000934:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8000936:	e003      	b.n	8000940 <OLED_Pow+0x18>
	{
		Result *= X;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	4353      	muls	r3, r2
 800093e:	60fb      	str	r3, [r7, #12]
	while (Y--)
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	1e5a      	subs	r2, r3, #1
 8000944:	603a      	str	r2, [r7, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d1f6      	bne.n	8000938 <OLED_Pow+0x10>
	}
	return Result;
 800094a:	68fb      	ldr	r3, [r7, #12]
}
 800094c:	0018      	movs	r0, r3
 800094e:	46bd      	mov	sp, r7
 8000950:	b004      	add	sp, #16
 8000952:	bd80      	pop	{r7, pc}

08000954 <OLED_ShowNum>:
 * @param  Number 要显示的数字，范围：0~4294967295
 * @param  Length 要显示数字的长度，范围：1~10
 * @retval 无
 */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 8000954:	b5b0      	push	{r4, r5, r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	0004      	movs	r4, r0
 800095c:	0008      	movs	r0, r1
 800095e:	603a      	str	r2, [r7, #0]
 8000960:	0019      	movs	r1, r3
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	1c22      	adds	r2, r4, #0
 8000966:	701a      	strb	r2, [r3, #0]
 8000968:	1dbb      	adds	r3, r7, #6
 800096a:	1c02      	adds	r2, r0, #0
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	1d7b      	adds	r3, r7, #5
 8000970:	1c0a      	adds	r2, r1, #0
 8000972:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < Length; i++)
 8000974:	230f      	movs	r3, #15
 8000976:	18fb      	adds	r3, r7, r3
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
 800097c:	e029      	b.n	80009d2 <OLED_ShowNum+0x7e>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 800097e:	1dba      	adds	r2, r7, #6
 8000980:	250f      	movs	r5, #15
 8000982:	197b      	adds	r3, r7, r5
 8000984:	7812      	ldrb	r2, [r2, #0]
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	18d3      	adds	r3, r2, r3
 800098a:	b2dc      	uxtb	r4, r3
 800098c:	1d7b      	adds	r3, r7, #5
 800098e:	781a      	ldrb	r2, [r3, #0]
 8000990:	197b      	adds	r3, r7, r5
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	3b01      	subs	r3, #1
 8000998:	0019      	movs	r1, r3
 800099a:	200a      	movs	r0, #10
 800099c:	f7ff ffc4 	bl	8000928 <OLED_Pow>
 80009a0:	0003      	movs	r3, r0
 80009a2:	0019      	movs	r1, r3
 80009a4:	6838      	ldr	r0, [r7, #0]
 80009a6:	f7ff fbaf 	bl	8000108 <__udivsi3>
 80009aa:	0003      	movs	r3, r0
 80009ac:	210a      	movs	r1, #10
 80009ae:	0018      	movs	r0, r3
 80009b0:	f7ff fc30 	bl	8000214 <__aeabi_uidivmod>
 80009b4:	000b      	movs	r3, r1
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	3330      	adds	r3, #48	@ 0x30
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	1dfb      	adds	r3, r7, #7
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	0021      	movs	r1, r4
 80009c2:	0018      	movs	r0, r3
 80009c4:	f7ff ff3e 	bl	8000844 <OLED_ShowChar>
	for (i = 0; i < Length; i++)
 80009c8:	197b      	adds	r3, r7, r5
 80009ca:	781a      	ldrb	r2, [r3, #0]
 80009cc:	197b      	adds	r3, r7, r5
 80009ce:	3201      	adds	r2, #1
 80009d0:	701a      	strb	r2, [r3, #0]
 80009d2:	230f      	movs	r3, #15
 80009d4:	18fa      	adds	r2, r7, r3
 80009d6:	1d7b      	adds	r3, r7, #5
 80009d8:	7812      	ldrb	r2, [r2, #0]
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	429a      	cmp	r2, r3
 80009de:	d3ce      	bcc.n	800097e <OLED_ShowNum+0x2a>
	}
}
 80009e0:	46c0      	nop			@ (mov r8, r8)
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b004      	add	sp, #16
 80009e8:	bdb0      	pop	{r4, r5, r7, pc}

080009ea <OLED_ShowHexNum>:
 * @param  Number 要显示的数字，范围：0~0xFFFFFFFF
 * @param  Length 要显示数字的长度，范围：1~8
 * @retval 无
 */
void OLED_ShowHexNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 80009ea:	b590      	push	{r4, r7, lr}
 80009ec:	b085      	sub	sp, #20
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	0004      	movs	r4, r0
 80009f2:	0008      	movs	r0, r1
 80009f4:	603a      	str	r2, [r7, #0]
 80009f6:	0019      	movs	r1, r3
 80009f8:	1dfb      	adds	r3, r7, #7
 80009fa:	1c22      	adds	r2, r4, #0
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	1dbb      	adds	r3, r7, #6
 8000a00:	1c02      	adds	r2, r0, #0
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	1d7b      	adds	r3, r7, #5
 8000a06:	1c0a      	adds	r2, r1, #0
 8000a08:	701a      	strb	r2, [r3, #0]
	uint8_t i, SingleNumber;
	for (i = 0; i < Length; i++)
 8000a0a:	230f      	movs	r3, #15
 8000a0c:	18fb      	adds	r3, r7, r3
 8000a0e:	2200      	movs	r2, #0
 8000a10:	701a      	strb	r2, [r3, #0]
 8000a12:	e041      	b.n	8000a98 <OLED_ShowHexNum+0xae>
	{
		SingleNumber = Number / OLED_Pow(16, Length - i - 1) % 16;
 8000a14:	1d7b      	adds	r3, r7, #5
 8000a16:	781a      	ldrb	r2, [r3, #0]
 8000a18:	240f      	movs	r4, #15
 8000a1a:	193b      	adds	r3, r7, r4
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	3b01      	subs	r3, #1
 8000a22:	0019      	movs	r1, r3
 8000a24:	2010      	movs	r0, #16
 8000a26:	f7ff ff7f 	bl	8000928 <OLED_Pow>
 8000a2a:	0003      	movs	r3, r0
 8000a2c:	0019      	movs	r1, r3
 8000a2e:	6838      	ldr	r0, [r7, #0]
 8000a30:	f7ff fb6a 	bl	8000108 <__udivsi3>
 8000a34:	0003      	movs	r3, r0
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	200e      	movs	r0, #14
 8000a3a:	183b      	adds	r3, r7, r0
 8000a3c:	210f      	movs	r1, #15
 8000a3e:	400a      	ands	r2, r1
 8000a40:	701a      	strb	r2, [r3, #0]
		if (SingleNumber < 10)
 8000a42:	183b      	adds	r3, r7, r0
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2b09      	cmp	r3, #9
 8000a48:	d80f      	bhi.n	8000a6a <OLED_ShowHexNum+0x80>
		{
			OLED_ShowChar(Line, Column + i, SingleNumber + '0');
 8000a4a:	1dba      	adds	r2, r7, #6
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	7812      	ldrb	r2, [r2, #0]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	18d3      	adds	r3, r2, r3
 8000a54:	b2d9      	uxtb	r1, r3
 8000a56:	183b      	adds	r3, r7, r0
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	3330      	adds	r3, #48	@ 0x30
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	0018      	movs	r0, r3
 8000a64:	f7ff feee 	bl	8000844 <OLED_ShowChar>
 8000a68:	e010      	b.n	8000a8c <OLED_ShowHexNum+0xa2>
		}
		else
		{
			OLED_ShowChar(Line, Column + i, SingleNumber - 10 + 'A');
 8000a6a:	1dba      	adds	r2, r7, #6
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	18fb      	adds	r3, r7, r3
 8000a70:	7812      	ldrb	r2, [r2, #0]
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	18d3      	adds	r3, r2, r3
 8000a76:	b2d9      	uxtb	r1, r3
 8000a78:	230e      	movs	r3, #14
 8000a7a:	18fb      	adds	r3, r7, r3
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	3337      	adds	r3, #55	@ 0x37
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	1dfb      	adds	r3, r7, #7
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff fedc 	bl	8000844 <OLED_ShowChar>
	for (i = 0; i < Length; i++)
 8000a8c:	210f      	movs	r1, #15
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	781a      	ldrb	r2, [r3, #0]
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	3201      	adds	r2, #1
 8000a96:	701a      	strb	r2, [r3, #0]
 8000a98:	230f      	movs	r3, #15
 8000a9a:	18fa      	adds	r2, r7, r3
 8000a9c:	1d7b      	adds	r3, r7, #5
 8000a9e:	7812      	ldrb	r2, [r2, #0]
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d3b6      	bcc.n	8000a14 <OLED_ShowHexNum+0x2a>
		}
	}
}
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	46c0      	nop			@ (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b005      	add	sp, #20
 8000aae:	bd90      	pop	{r4, r7, pc}

08000ab0 <OLED_ShowHexArray>:
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(2, Length - i - 1) % 2 + '0');
	}
}

void OLED_ShowHexArray(uint8_t* arr,uint8_t len, uint8_t Line)
{
 8000ab0:	b590      	push	{r4, r7, lr}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	0008      	movs	r0, r1
 8000aba:	0011      	movs	r1, r2
 8000abc:	1cfb      	adds	r3, r7, #3
 8000abe:	1c02      	adds	r2, r0, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
 8000ac2:	1cbb      	adds	r3, r7, #2
 8000ac4:	1c0a      	adds	r2, r1, #0
 8000ac6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < len; i++)
 8000ac8:	230f      	movs	r3, #15
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
 8000ad0:	e016      	b.n	8000b00 <OLED_ShowHexArray+0x50>
	{
		OLED_ShowHexNum(Line, 1 + i * 2 , arr[i], 2);
 8000ad2:	240f      	movs	r4, #15
 8000ad4:	193b      	adds	r3, r7, r4
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	18db      	adds	r3, r3, r3
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	3301      	adds	r3, #1
 8000ade:	b2d9      	uxtb	r1, r3
 8000ae0:	193b      	adds	r3, r7, r4
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	18d3      	adds	r3, r2, r3
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	001a      	movs	r2, r3
 8000aec:	1cbb      	adds	r3, r7, #2
 8000aee:	7818      	ldrb	r0, [r3, #0]
 8000af0:	2302      	movs	r3, #2
 8000af2:	f7ff ff7a 	bl	80009ea <OLED_ShowHexNum>
	for (uint8_t i = 0; i < len; i++)
 8000af6:	193b      	adds	r3, r7, r4
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	193b      	adds	r3, r7, r4
 8000afc:	3201      	adds	r2, #1
 8000afe:	701a      	strb	r2, [r3, #0]
 8000b00:	230f      	movs	r3, #15
 8000b02:	18fa      	adds	r2, r7, r3
 8000b04:	1cfb      	adds	r3, r7, #3
 8000b06:	7812      	ldrb	r2, [r2, #0]
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d3e1      	bcc.n	8000ad2 <OLED_ShowHexArray+0x22>
	}

}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b005      	add	sp, #20
 8000b16:	bd90      	pop	{r4, r7, pc}

08000b18 <OLED_Init>:
 * @brief  OLED初始化
 * @param  无
 * @retval 无
 */
void OLED_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
	uint32_t i, j;

	for (i = 0; i < 1000; i++) // 上电延时
 8000b1e:	2300      	movs	r3, #0
 8000b20:	607b      	str	r3, [r7, #4]
 8000b22:	e00d      	b.n	8000b40 <OLED_Init+0x28>
	{
		for (j = 0; j < 1000; j++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	e002      	b.n	8000b30 <OLED_Init+0x18>
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	603b      	str	r3, [r7, #0]
 8000b30:	683a      	ldr	r2, [r7, #0]
 8000b32:	23fa      	movs	r3, #250	@ 0xfa
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d3f7      	bcc.n	8000b2a <OLED_Init+0x12>
	for (i = 0; i < 1000; i++) // 上电延时
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	23fa      	movs	r3, #250	@ 0xfa
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d3ec      	bcc.n	8000b24 <OLED_Init+0xc>
			;
	}

	OLED_I2C_Init(); // 端口初始化
 8000b4a:	f7ff fd3f 	bl	80005cc <OLED_I2C_Init>

	OLED_WriteCommand(0xAE); // 关闭显示
 8000b4e:	20ae      	movs	r0, #174	@ 0xae
 8000b50:	f7ff fdf2 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xD5); // 设置显示时钟分频比/振荡器频率
 8000b54:	20d5      	movs	r0, #213	@ 0xd5
 8000b56:	f7ff fdef 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8000b5a:	2080      	movs	r0, #128	@ 0x80
 8000b5c:	f7ff fdec 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xA8); // 设置多路复用率
 8000b60:	20a8      	movs	r0, #168	@ 0xa8
 8000b62:	f7ff fde9 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8000b66:	203f      	movs	r0, #63	@ 0x3f
 8000b68:	f7ff fde6 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xD3); // 设置显示偏移
 8000b6c:	20d3      	movs	r0, #211	@ 0xd3
 8000b6e:	f7ff fde3 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8000b72:	2000      	movs	r0, #0
 8000b74:	f7ff fde0 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0x40); // 设置显示开始行
 8000b78:	2040      	movs	r0, #64	@ 0x40
 8000b7a:	f7ff fddd 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xA1); // 设置左右方向，0xA1正常 0xA0左右反置
 8000b7e:	20a1      	movs	r0, #161	@ 0xa1
 8000b80:	f7ff fdda 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); // 设置上下方向，0xC8正常 0xC0上下反置
 8000b84:	20c8      	movs	r0, #200	@ 0xc8
 8000b86:	f7ff fdd7 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA); // 设置COM引脚硬件配置
 8000b8a:	20da      	movs	r0, #218	@ 0xda
 8000b8c:	f7ff fdd4 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8000b90:	2012      	movs	r0, #18
 8000b92:	f7ff fdd1 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0x81); // 设置对比度控制
 8000b96:	2081      	movs	r0, #129	@ 0x81
 8000b98:	f7ff fdce 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8000b9c:	20cf      	movs	r0, #207	@ 0xcf
 8000b9e:	f7ff fdcb 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9); // 设置预充电周期
 8000ba2:	20d9      	movs	r0, #217	@ 0xd9
 8000ba4:	f7ff fdc8 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8000ba8:	20f1      	movs	r0, #241	@ 0xf1
 8000baa:	f7ff fdc5 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB); // 设置VCOMH取消选择级别
 8000bae:	20db      	movs	r0, #219	@ 0xdb
 8000bb0:	f7ff fdc2 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8000bb4:	2030      	movs	r0, #48	@ 0x30
 8000bb6:	f7ff fdbf 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4); // 设置整个显示打开/关闭
 8000bba:	20a4      	movs	r0, #164	@ 0xa4
 8000bbc:	f7ff fdbc 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6); // 设置正常/倒转显示
 8000bc0:	20a6      	movs	r0, #166	@ 0xa6
 8000bc2:	f7ff fdb9 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D); // 设置充电泵
 8000bc6:	208d      	movs	r0, #141	@ 0x8d
 8000bc8:	f7ff fdb6 	bl	8000738 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8000bcc:	2014      	movs	r0, #20
 8000bce:	f7ff fdb3 	bl	8000738 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); // 开启显示
 8000bd2:	20af      	movs	r0, #175	@ 0xaf
 8000bd4:	f7ff fdb0 	bl	8000738 <OLED_WriteCommand>

	OLED_Clear(); // OLED清屏
 8000bd8:	f7ff fe08 	bl	80007ec <OLED_Clear>
}
 8000bdc:	46c0      	nop			@ (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b002      	add	sp, #8
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <Get_Bcc_Value>:
uint8_t ReadData_NOICRespond[7];

/**
 * 获取校验码的值
 */
uint8_t Get_Bcc_Value(uint8_t* arr, uint8_t size) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	000a      	movs	r2, r1
 8000bee:	1cfb      	adds	r3, r7, #3
 8000bf0:	701a      	strb	r2, [r3, #0]
    uint8_t result = arr[0];
 8000bf2:	230f      	movs	r3, #15
 8000bf4:	18fb      	adds	r3, r7, r3
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	7812      	ldrb	r2, [r2, #0]
 8000bfa:	701a      	strb	r2, [r3, #0]

    for (int i = 1; i < size; i++) {
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	e00c      	b.n	8000c1c <Get_Bcc_Value+0x38>
        result ^= arr[i];
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	18d3      	adds	r3, r2, r3
 8000c08:	7819      	ldrb	r1, [r3, #0]
 8000c0a:	220f      	movs	r2, #15
 8000c0c:	18bb      	adds	r3, r7, r2
 8000c0e:	18ba      	adds	r2, r7, r2
 8000c10:	7812      	ldrb	r2, [r2, #0]
 8000c12:	404a      	eors	r2, r1
 8000c14:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < size; i++) {
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	60bb      	str	r3, [r7, #8]
 8000c1c:	1cfb      	adds	r3, r7, #3
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	68ba      	ldr	r2, [r7, #8]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	dbed      	blt.n	8000c02 <Get_Bcc_Value+0x1e>
    }

    // 异或取反
    result = ~result;
 8000c26:	210f      	movs	r1, #15
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	187a      	adds	r2, r7, r1
 8000c2c:	7812      	ldrb	r2, [r2, #0]
 8000c2e:	43d2      	mvns	r2, r2
 8000c30:	701a      	strb	r2, [r3, #0]
    return result;
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	781b      	ldrb	r3, [r3, #0]
}
 8000c36:	0018      	movs	r0, r3
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b004      	add	sp, #16
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <insert_section_key>:
 * @param command_write_data 指向命令写入数据缓冲区的指针，该缓冲区应有足够的空间容纳插入的分区密钥
 * @param section_key 指向分区密钥的指针，该密钥将被插入到命令写入数据中
 * @return null
 */
void insert_section_key(uint8_t* command_write_data, uint8_t* section_key)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b082      	sub	sp, #8
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	6039      	str	r1, [r7, #0]
    memcpy(command_write_data + 7, section_key, 6);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	3307      	adds	r3, #7
 8000c4c:	6839      	ldr	r1, [r7, #0]
 8000c4e:	2206      	movs	r2, #6
 8000c50:	0018      	movs	r0, r3
 8000c52:	f002 fda3 	bl	800379c <memcpy>
}
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b002      	add	sp, #8
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <USART_SendArray>:

void USART_SendArray(uint8_t* array,uint8_t size)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	000a      	movs	r2, r1
 8000c6a:	1cfb      	adds	r3, r7, #3
 8000c6c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, array, size, 100);
 8000c6e:	1cfb      	adds	r3, r7, #3
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	4804      	ldr	r0, [pc, #16]	@ (8000c88 <USART_SendArray+0x28>)
 8000c78:	2364      	movs	r3, #100	@ 0x64
 8000c7a:	f002 f823 	bl	8002cc4 <HAL_UART_Transmit>
}
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b002      	add	sp, #8
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	20000148 	.word	0x20000148

08000c8c <USART_ReceiveArray>:

void USART_ReceiveArray(uint8_t* array, uint8_t size)
{
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	000a      	movs	r2, r1
 8000c96:	1cfb      	adds	r3, r7, #3
 8000c98:	701a      	strb	r2, [r3, #0]
	memset(array,0,size);
 8000c9a:	1cfb      	adds	r3, r7, #3
 8000c9c:	781a      	ldrb	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f002 fd4e 	bl	8003744 <memset>
	uint8_t count = 0;
 8000ca8:	230f      	movs	r3, #15
 8000caa:	18fb      	adds	r3, r7, r3
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
    while(count < size)
 8000cb0:	e00e      	b.n	8000cd0 <USART_ReceiveArray+0x44>
    {
        HAL_UART_Receive(&huart1,array+count, 1, 100);
 8000cb2:	240f      	movs	r4, #15
 8000cb4:	193b      	adds	r3, r7, r4
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	18d1      	adds	r1, r2, r3
 8000cbc:	480a      	ldr	r0, [pc, #40]	@ (8000ce8 <USART_ReceiveArray+0x5c>)
 8000cbe:	2364      	movs	r3, #100	@ 0x64
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f002 f89f 	bl	8002e04 <HAL_UART_Receive>
        count++;
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	781a      	ldrb	r2, [r3, #0]
 8000cca:	193b      	adds	r3, r7, r4
 8000ccc:	3201      	adds	r2, #1
 8000cce:	701a      	strb	r2, [r3, #0]
    while(count < size)
 8000cd0:	230f      	movs	r3, #15
 8000cd2:	18fa      	adds	r2, r7, r3
 8000cd4:	1cfb      	adds	r3, r7, #3
 8000cd6:	7812      	ldrb	r2, [r2, #0]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d3e9      	bcc.n	8000cb2 <USART_ReceiveArray+0x26>
    }
}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	46c0      	nop			@ (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b005      	add	sp, #20
 8000ce6:	bd90      	pop	{r4, r7, pc}
 8000ce8:	20000148 	.word	0x20000148

08000cec <USART_ReceiveData>:

void USART_ReceiveData(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0

    uint8_t size = 0;
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive(&huart1,&size, 1, 100);
 8000cf8:	1df9      	adds	r1, r7, #7
 8000cfa:	4811      	ldr	r0, [pc, #68]	@ (8000d40 <USART_ReceiveData+0x54>)
 8000cfc:	2364      	movs	r3, #100	@ 0x64
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f002 f880 	bl	8002e04 <HAL_UART_Receive>
	if (size == 0x07)
 8000d04:	1dfb      	adds	r3, r7, #7
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b07      	cmp	r3, #7
 8000d0a:	d109      	bne.n	8000d20 <USART_ReceiveData+0x34>
    {
        ReadData_NOICRespond[0] = size;
 8000d0c:	1dfb      	adds	r3, r7, #7
 8000d0e:	781a      	ldrb	r2, [r3, #0]
 8000d10:	4b0c      	ldr	r3, [pc, #48]	@ (8000d44 <USART_ReceiveData+0x58>)
 8000d12:	701a      	strb	r2, [r3, #0]
        USART_ReceiveArray(ReadData_NOICRespond + 1, 6);
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <USART_ReceiveData+0x5c>)
 8000d16:	2106      	movs	r1, #6
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f7ff ffb7 	bl	8000c8c <USART_ReceiveArray>
    {
        ReadData_HaveICRespond[0] = size;
        USART_ReceiveArray(ReadData_HaveICRespond + 1, 28);
        IsReadDataFlag = 1;
    }
}
 8000d1e:	e00b      	b.n	8000d38 <USART_ReceiveData+0x4c>
        ReadData_HaveICRespond[0] = size;
 8000d20:	1dfb      	adds	r3, r7, #7
 8000d22:	781a      	ldrb	r2, [r3, #0]
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <USART_ReceiveData+0x60>)
 8000d26:	701a      	strb	r2, [r3, #0]
        USART_ReceiveArray(ReadData_HaveICRespond + 1, 28);
 8000d28:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <USART_ReceiveData+0x64>)
 8000d2a:	211c      	movs	r1, #28
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f7ff ffad 	bl	8000c8c <USART_ReceiveArray>
        IsReadDataFlag = 1;
 8000d32:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <USART_ReceiveData+0x68>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	701a      	strb	r2, [r3, #0]
}
 8000d38:	46c0      	nop			@ (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b002      	add	sp, #8
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000148 	.word	0x20000148
 8000d44:	200000f8 	.word	0x200000f8
 8000d48:	200000f9 	.word	0x200000f9
 8000d4c:	200000d8 	.word	0x200000d8
 8000d50:	200000d9 	.word	0x200000d9
 8000d54:	200000cc 	.word	0x200000cc

08000d58 <RFID_Rc523_Config>:

uint8_t RFID_Rc523_Config(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
    uint8_t Config_State = 0;
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]

    USART_SendArray(Config_ModuleAddr,6);
 8000d64:	4b60      	ldr	r3, [pc, #384]	@ (8000ee8 <RFID_Rc523_Config+0x190>)
 8000d66:	2106      	movs	r1, #6
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff ff79 	bl	8000c60 <USART_SendArray>
    OLED_ShowHexArray(Config_ModuleAddr, 6, 1);
 8000d6e:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee8 <RFID_Rc523_Config+0x190>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	2106      	movs	r1, #6
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff fe9b 	bl	8000ab0 <OLED_ShowHexArray>
    USART_ReceiveArray(config_respond,6);
 8000d7a:	4b5c      	ldr	r3, [pc, #368]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000d7c:	2106      	movs	r1, #6
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f7ff ff84 	bl	8000c8c <USART_ReceiveArray>
    OLED_ShowHexArray(config_respond, 6, 2);
 8000d84:	4b59      	ldr	r3, [pc, #356]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000d86:	2202      	movs	r2, #2
 8000d88:	2106      	movs	r1, #6
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f7ff fe90 	bl	8000ab0 <OLED_ShowHexArray>
    Config_State |= config_respond[3];
 8000d90:	4b56      	ldr	r3, [pc, #344]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000d92:	78d9      	ldrb	r1, [r3, #3]
 8000d94:	1dfb      	adds	r3, r7, #7
 8000d96:	1dfa      	adds	r2, r7, #7
 8000d98:	7812      	ldrb	r2, [r2, #0]
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	701a      	strb	r2, [r3, #0]

    USART_SendArray(Config_ICType,6);
 8000d9e:	4b54      	ldr	r3, [pc, #336]	@ (8000ef0 <RFID_Rc523_Config+0x198>)
 8000da0:	2106      	movs	r1, #6
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff ff5c 	bl	8000c60 <USART_SendArray>
    OLED_ShowHexArray(Config_ICType, 6, 3);
 8000da8:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <RFID_Rc523_Config+0x198>)
 8000daa:	2203      	movs	r2, #3
 8000dac:	2106      	movs	r1, #6
 8000dae:	0018      	movs	r0, r3
 8000db0:	f7ff fe7e 	bl	8000ab0 <OLED_ShowHexArray>
    USART_ReceiveArray(config_respond,6);
 8000db4:	4b4d      	ldr	r3, [pc, #308]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000db6:	2106      	movs	r1, #6
 8000db8:	0018      	movs	r0, r3
 8000dba:	f7ff ff67 	bl	8000c8c <USART_ReceiveArray>
    OLED_ShowHexArray(config_respond, 6, 4);
 8000dbe:	4b4b      	ldr	r3, [pc, #300]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000dc0:	2204      	movs	r2, #4
 8000dc2:	2106      	movs	r1, #6
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f7ff fe73 	bl	8000ab0 <OLED_ShowHexArray>
    Config_State |= config_respond[3];
 8000dca:	4b48      	ldr	r3, [pc, #288]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000dcc:	78d9      	ldrb	r1, [r3, #3]
 8000dce:	1dfb      	adds	r3, r7, #7
 8000dd0:	1dfa      	adds	r2, r7, #7
 8000dd2:	7812      	ldrb	r2, [r2, #0]
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	701a      	strb	r2, [r3, #0]
    HAL_Delay(3000);
 8000dd8:	4b46      	ldr	r3, [pc, #280]	@ (8000ef4 <RFID_Rc523_Config+0x19c>)
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f000 fb08 	bl	80013f0 <HAL_Delay>

    USART_SendArray(Config_AutoReadID,6);
 8000de0:	4b45      	ldr	r3, [pc, #276]	@ (8000ef8 <RFID_Rc523_Config+0x1a0>)
 8000de2:	2106      	movs	r1, #6
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff ff3b 	bl	8000c60 <USART_SendArray>
    OLED_ShowHexArray(Config_AutoReadID, 6, 1);
 8000dea:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <RFID_Rc523_Config+0x1a0>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	2106      	movs	r1, #6
 8000df0:	0018      	movs	r0, r3
 8000df2:	f7ff fe5d 	bl	8000ab0 <OLED_ShowHexArray>
    USART_ReceiveArray(config_respond,6);
 8000df6:	4b3d      	ldr	r3, [pc, #244]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000df8:	2106      	movs	r1, #6
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f7ff ff46 	bl	8000c8c <USART_ReceiveArray>
    OLED_ShowHexArray(config_respond, 6, 2);
 8000e00:	4b3a      	ldr	r3, [pc, #232]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e02:	2202      	movs	r2, #2
 8000e04:	2106      	movs	r1, #6
 8000e06:	0018      	movs	r0, r3
 8000e08:	f7ff fe52 	bl	8000ab0 <OLED_ShowHexArray>
    Config_State |= config_respond[3];
 8000e0c:	4b37      	ldr	r3, [pc, #220]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e0e:	78d9      	ldrb	r1, [r3, #3]
 8000e10:	1dfb      	adds	r3, r7, #7
 8000e12:	1dfa      	adds	r2, r7, #7
 8000e14:	7812      	ldrb	r2, [r2, #0]
 8000e16:	430a      	orrs	r2, r1
 8000e18:	701a      	strb	r2, [r3, #0]


    USART_SendArray(Config_FilterCopyCard,6);
 8000e1a:	4b38      	ldr	r3, [pc, #224]	@ (8000efc <RFID_Rc523_Config+0x1a4>)
 8000e1c:	2106      	movs	r1, #6
 8000e1e:	0018      	movs	r0, r3
 8000e20:	f7ff ff1e 	bl	8000c60 <USART_SendArray>
    OLED_ShowHexArray(Config_FilterCopyCard, 6, 3);
 8000e24:	4b35      	ldr	r3, [pc, #212]	@ (8000efc <RFID_Rc523_Config+0x1a4>)
 8000e26:	2203      	movs	r2, #3
 8000e28:	2106      	movs	r1, #6
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f7ff fe40 	bl	8000ab0 <OLED_ShowHexArray>
    USART_ReceiveArray(config_respond,6);
 8000e30:	4b2e      	ldr	r3, [pc, #184]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e32:	2106      	movs	r1, #6
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff ff29 	bl	8000c8c <USART_ReceiveArray>
    OLED_ShowHexArray(config_respond, 6, 4);
 8000e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e3c:	2204      	movs	r2, #4
 8000e3e:	2106      	movs	r1, #6
 8000e40:	0018      	movs	r0, r3
 8000e42:	f7ff fe35 	bl	8000ab0 <OLED_ShowHexArray>
    Config_State |= config_respond[3];
 8000e46:	4b29      	ldr	r3, [pc, #164]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e48:	78d9      	ldrb	r1, [r3, #3]
 8000e4a:	1dfb      	adds	r3, r7, #7
 8000e4c:	1dfa      	adds	r2, r7, #7
 8000e4e:	7812      	ldrb	r2, [r2, #0]
 8000e50:	430a      	orrs	r2, r1
 8000e52:	701a      	strb	r2, [r3, #0]
    HAL_Delay(3000);
 8000e54:	4b27      	ldr	r3, [pc, #156]	@ (8000ef4 <RFID_Rc523_Config+0x19c>)
 8000e56:	0018      	movs	r0, r3
 8000e58:	f000 faca 	bl	80013f0 <HAL_Delay>

    USART_SendArray(Config_ChannelNum,6);
 8000e5c:	4b28      	ldr	r3, [pc, #160]	@ (8000f00 <RFID_Rc523_Config+0x1a8>)
 8000e5e:	2106      	movs	r1, #6
 8000e60:	0018      	movs	r0, r3
 8000e62:	f7ff fefd 	bl	8000c60 <USART_SendArray>
    OLED_ShowHexArray(Config_ChannelNum, 6, 1);
 8000e66:	4b26      	ldr	r3, [pc, #152]	@ (8000f00 <RFID_Rc523_Config+0x1a8>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2106      	movs	r1, #6
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	f7ff fe1f 	bl	8000ab0 <OLED_ShowHexArray>
    USART_ReceiveArray(config_respond,6);
 8000e72:	4b1e      	ldr	r3, [pc, #120]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e74:	2106      	movs	r1, #6
 8000e76:	0018      	movs	r0, r3
 8000e78:	f7ff ff08 	bl	8000c8c <USART_ReceiveArray>
    Config_State |= config_respond[3];
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e7e:	78d9      	ldrb	r1, [r3, #3]
 8000e80:	1dfb      	adds	r3, r7, #7
 8000e82:	1dfa      	adds	r2, r7, #7
 8000e84:	7812      	ldrb	r2, [r2, #0]
 8000e86:	430a      	orrs	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]
    OLED_ShowHexArray(config_respond, 6, 2);
 8000e8a:	4b18      	ldr	r3, [pc, #96]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	2106      	movs	r1, #6
 8000e90:	0018      	movs	r0, r3
 8000e92:	f7ff fe0d 	bl	8000ab0 <OLED_ShowHexArray>

    USART_SendArray(Config_SectionPassward,14);
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <RFID_Rc523_Config+0x1ac>)
 8000e98:	210e      	movs	r1, #14
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f7ff fee0 	bl	8000c60 <USART_SendArray>
    OLED_ShowHexArray(Config_SectionPassward, 6, 3);
 8000ea0:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <RFID_Rc523_Config+0x1ac>)
 8000ea2:	2203      	movs	r2, #3
 8000ea4:	2106      	movs	r1, #6
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f7ff fe02 	bl	8000ab0 <OLED_ShowHexArray>
    USART_ReceiveArray(config_respond,6);
 8000eac:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000eae:	2106      	movs	r1, #6
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f7ff feeb 	bl	8000c8c <USART_ReceiveArray>
    OLED_ShowHexArray(config_respond, 6, 4);
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000eb8:	2204      	movs	r2, #4
 8000eba:	2106      	movs	r1, #6
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f7ff fdf7 	bl	8000ab0 <OLED_ShowHexArray>
    Config_State |= config_respond[3];
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <RFID_Rc523_Config+0x194>)
 8000ec4:	78d9      	ldrb	r1, [r3, #3]
 8000ec6:	1dfb      	adds	r3, r7, #7
 8000ec8:	1dfa      	adds	r2, r7, #7
 8000eca:	7812      	ldrb	r2, [r2, #0]
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	701a      	strb	r2, [r3, #0]
    HAL_Delay(3000);
 8000ed0:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <RFID_Rc523_Config+0x19c>)
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f000 fa8c 	bl	80013f0 <HAL_Delay>
    OLED_Clear();
 8000ed8:	f7ff fc88 	bl	80007ec <OLED_Clear>
    return Config_State;
 8000edc:	1dfb      	adds	r3, r7, #7
 8000ede:	781b      	ldrb	r3, [r3, #0]
}
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	b002      	add	sp, #8
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	200000d0 	.word	0x200000d0
 8000ef0:	20000010 	.word	0x20000010
 8000ef4:	00000bb8 	.word	0x00000bb8
 8000ef8:	20000018 	.word	0x20000018
 8000efc:	20000020 	.word	0x20000020
 8000f00:	20000028 	.word	0x20000028
 8000f04:	20000030 	.word	0x20000030

08000f08 <RFID_Rc523_Read_Block>:
 * @param Channel 通信通道号，用于指定通信信道
 * @param blockaddr 数据块地址，用于指定要读取的数据块
 * @param Data 数据缓冲区指针，用于存储读取到的数据块内容
 */
void RFID_Rc523_Read_Block(uint8_t Channel, uint8_t blockaddr, uint8_t* Data)
{
 8000f08:	b5b0      	push	{r4, r5, r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	603a      	str	r2, [r7, #0]
 8000f10:	1dfb      	adds	r3, r7, #7
 8000f12:	1c02      	adds	r2, r0, #0
 8000f14:	701a      	strb	r2, [r3, #0]
 8000f16:	1dbb      	adds	r3, r7, #6
 8000f18:	1c0a      	adds	r2, r1, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
    uint8_t bcc = 0;
 8000f1c:	240f      	movs	r4, #15
 8000f1e:	193b      	adds	r3, r7, r4
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
    Command_ReadData[CHANNEL] = Channel;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <RFID_Rc523_Read_Block+0x9c>)
 8000f26:	1dfa      	adds	r2, r7, #7
 8000f28:	7812      	ldrb	r2, [r2, #0]
 8000f2a:	70da      	strb	r2, [r3, #3]
    Command_ReadData[BLOCK] = blockaddr;
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <RFID_Rc523_Read_Block+0x9c>)
 8000f2e:	1dba      	adds	r2, r7, #6
 8000f30:	7812      	ldrb	r2, [r2, #0]
 8000f32:	711a      	strb	r2, [r3, #4]
    insert_section_key(Command_ReadData, section_key);
 8000f34:	4a1c      	ldr	r2, [pc, #112]	@ (8000fa8 <RFID_Rc523_Read_Block+0xa0>)
 8000f36:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <RFID_Rc523_Read_Block+0x9c>)
 8000f38:	0011      	movs	r1, r2
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f7ff fe7f 	bl	8000c3e <insert_section_key>
    bcc = Get_Bcc_Value(Command_ReadData,13);
 8000f40:	0025      	movs	r5, r4
 8000f42:	193c      	adds	r4, r7, r4
 8000f44:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <RFID_Rc523_Read_Block+0x9c>)
 8000f46:	210d      	movs	r1, #13
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff fe4b 	bl	8000be4 <Get_Bcc_Value>
 8000f4e:	0003      	movs	r3, r0
 8000f50:	7023      	strb	r3, [r4, #0]
    Command_ReadData[13] = bcc;
 8000f52:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <RFID_Rc523_Read_Block+0x9c>)
 8000f54:	197a      	adds	r2, r7, r5
 8000f56:	7812      	ldrb	r2, [r2, #0]
 8000f58:	735a      	strb	r2, [r3, #13]

    USART_SendArray(Command_ReadData,15);
 8000f5a:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <RFID_Rc523_Read_Block+0x9c>)
 8000f5c:	210f      	movs	r1, #15
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff fe7e 	bl	8000c60 <USART_SendArray>
    USART_ReceiveData();
 8000f64:	f7ff fec2 	bl	8000cec <USART_ReceiveData>




    if (IsReadDataFlag)
 8000f68:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <RFID_Rc523_Read_Block+0xa4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d009      	beq.n	8000f84 <RFID_Rc523_Read_Block+0x7c>
    {
		memcpy(Data,ReadData_HaveICRespond + 11, 16);
 8000f70:	490f      	ldr	r1, [pc, #60]	@ (8000fb0 <RFID_Rc523_Read_Block+0xa8>)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	2210      	movs	r2, #16
 8000f76:	0018      	movs	r0, r3
 8000f78:	f002 fc10 	bl	800379c <memcpy>
//	    OLED_ShowHexArray(Data, 8, 1);
//	    OLED_ShowHexArray(Data + 8, 8, 2);
//	    HAL_Delay(5000);
//	    OLED_Clear();
		IsReadDataFlag = 0;
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <RFID_Rc523_Read_Block+0xa4>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
	    OLED_ShowHexArray(ReadData_NOICRespond, 8, 1);
	    HAL_Delay(5000);
	    OLED_Clear();
    }

}
 8000f82:	e00b      	b.n	8000f9c <RFID_Rc523_Read_Block+0x94>
	    OLED_ShowHexArray(ReadData_NOICRespond, 8, 1);
 8000f84:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <RFID_Rc523_Read_Block+0xac>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	2108      	movs	r1, #8
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f7ff fd90 	bl	8000ab0 <OLED_ShowHexArray>
	    HAL_Delay(5000);
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <RFID_Rc523_Read_Block+0xb0>)
 8000f92:	0018      	movs	r0, r3
 8000f94:	f000 fa2c 	bl	80013f0 <HAL_Delay>
	    OLED_Clear();
 8000f98:	f7ff fc28 	bl	80007ec <OLED_Clear>
}
 8000f9c:	46c0      	nop			@ (mov r8, r8)
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b004      	add	sp, #16
 8000fa2:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa4:	20000040 	.word	0x20000040
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	200000cc 	.word	0x200000cc
 8000fb0:	200000e3 	.word	0x200000e3
 8000fb4:	200000f8 	.word	0x200000f8
 8000fb8:	00001388 	.word	0x00001388

08000fbc <rfid_read_channel_data>:
        RFID_Rc523_Write_Block(channel, 1 + 4 * (i-1), (uint8_t*)data + ((i - 1) * 16));
    }
}

void rfid_read_channel_data(uint8_t channel, Material_Data* data)
{
 8000fbc:	b590      	push	{r4, r7, lr}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	6039      	str	r1, [r7, #0]
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 1; i <= 3; i++)
 8000fca:	230f      	movs	r3, #15
 8000fcc:	18fb      	adds	r3, r7, r3
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
 8000fd2:	e055      	b.n	8001080 <rfid_read_channel_data+0xc4>
    {
    	OLED_ShowNum(4, 1, i, 1);
 8000fd4:	240f      	movs	r4, #15
 8000fd6:	193b      	adds	r3, r7, r4
 8000fd8:	781a      	ldrb	r2, [r3, #0]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	2101      	movs	r1, #1
 8000fde:	2004      	movs	r0, #4
 8000fe0:	f7ff fcb8 	bl	8000954 <OLED_ShowNum>
        RFID_Rc523_Read_Block(channel, 1 + 4 * (i - 1), (uint8_t*)data + ((i - 1) * 16));
 8000fe4:	193b      	adds	r3, r7, r4
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b2d9      	uxtb	r1, r3
 8000ff4:	193b      	adds	r3, r7, r4
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	011b      	lsls	r3, r3, #4
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	189a      	adds	r2, r3, r2
 8001002:	1dfb      	adds	r3, r7, #7
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	0018      	movs	r0, r3
 8001008:	f7ff ff7e 	bl	8000f08 <RFID_Rc523_Read_Block>
	    OLED_ShowHexArray((uint8_t*)data, 8, 1);
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	2201      	movs	r2, #1
 8001010:	2108      	movs	r1, #8
 8001012:	0018      	movs	r0, r3
 8001014:	f7ff fd4c 	bl	8000ab0 <OLED_ShowHexArray>
	    OLED_ShowHexArray((uint8_t*)data + 8, 8, 2);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	3308      	adds	r3, #8
 800101c:	2202      	movs	r2, #2
 800101e:	2108      	movs	r1, #8
 8001020:	0018      	movs	r0, r3
 8001022:	f7ff fd45 	bl	8000ab0 <OLED_ShowHexArray>
	    OLED_ShowHexArray((uint8_t*)data + 16, 8, 3);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	3310      	adds	r3, #16
 800102a:	2203      	movs	r2, #3
 800102c:	2108      	movs	r1, #8
 800102e:	0018      	movs	r0, r3
 8001030:	f7ff fd3e 	bl	8000ab0 <OLED_ShowHexArray>
	    OLED_ShowHexArray((uint8_t*)data + 24, 8, 4);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	3318      	adds	r3, #24
 8001038:	2204      	movs	r2, #4
 800103a:	2108      	movs	r1, #8
 800103c:	0018      	movs	r0, r3
 800103e:	f7ff fd37 	bl	8000ab0 <OLED_ShowHexArray>
	    HAL_Delay(5000);
 8001042:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <rfid_read_channel_data+0xd8>)
 8001044:	0018      	movs	r0, r3
 8001046:	f000 f9d3 	bl	80013f0 <HAL_Delay>
	    OLED_Clear();
 800104a:	f7ff fbcf 	bl	80007ec <OLED_Clear>
	    OLED_ShowHexArray((uint8_t*)data + 32, 8, 1);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	3320      	adds	r3, #32
 8001052:	2201      	movs	r2, #1
 8001054:	2108      	movs	r1, #8
 8001056:	0018      	movs	r0, r3
 8001058:	f7ff fd2a 	bl	8000ab0 <OLED_ShowHexArray>
	    OLED_ShowHexArray((uint8_t*)data + 40, 8, 2);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	3328      	adds	r3, #40	@ 0x28
 8001060:	2202      	movs	r2, #2
 8001062:	2108      	movs	r1, #8
 8001064:	0018      	movs	r0, r3
 8001066:	f7ff fd23 	bl	8000ab0 <OLED_ShowHexArray>
	    HAL_Delay(5000);
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <rfid_read_channel_data+0xd8>)
 800106c:	0018      	movs	r0, r3
 800106e:	f000 f9bf 	bl	80013f0 <HAL_Delay>
	    OLED_Clear();
 8001072:	f7ff fbbb 	bl	80007ec <OLED_Clear>
    for (uint8_t i = 1; i <= 3; i++)
 8001076:	193b      	adds	r3, r7, r4
 8001078:	781a      	ldrb	r2, [r3, #0]
 800107a:	193b      	adds	r3, r7, r4
 800107c:	3201      	adds	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	230f      	movs	r3, #15
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b03      	cmp	r3, #3
 8001088:	d9a4      	bls.n	8000fd4 <rfid_read_channel_data+0x18>
    }
}
 800108a:	46c0      	nop			@ (mov r8, r8)
 800108c:	46c0      	nop			@ (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	b005      	add	sp, #20
 8001092:	bd90      	pop	{r4, r7, pc}
 8001094:	00001388 	.word	0x00001388

08001098 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109e:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <HAL_MspInit+0x44>)
 80010a0:	699a      	ldr	r2, [r3, #24]
 80010a2:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <HAL_MspInit+0x44>)
 80010a4:	2101      	movs	r1, #1
 80010a6:	430a      	orrs	r2, r1
 80010a8:	619a      	str	r2, [r3, #24]
 80010aa:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <HAL_MspInit+0x44>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	2201      	movs	r2, #1
 80010b0:	4013      	ands	r3, r2
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b6:	4b09      	ldr	r3, [pc, #36]	@ (80010dc <HAL_MspInit+0x44>)
 80010b8:	69da      	ldr	r2, [r3, #28]
 80010ba:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <HAL_MspInit+0x44>)
 80010bc:	2180      	movs	r1, #128	@ 0x80
 80010be:	0549      	lsls	r1, r1, #21
 80010c0:	430a      	orrs	r2, r1
 80010c2:	61da      	str	r2, [r3, #28]
 80010c4:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <HAL_MspInit+0x44>)
 80010c6:	69da      	ldr	r2, [r3, #28]
 80010c8:	2380      	movs	r3, #128	@ 0x80
 80010ca:	055b      	lsls	r3, r3, #21
 80010cc:	4013      	ands	r3, r2
 80010ce:	603b      	str	r3, [r7, #0]
 80010d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010d2:	46c0      	nop			@ (mov r8, r8)
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	40021000 	.word	0x40021000

080010e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b08c      	sub	sp, #48	@ 0x30
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 80010ec:	2300      	movs	r3, #0
 80010ee:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80010f0:	4b38      	ldr	r3, [pc, #224]	@ (80011d4 <HAL_InitTick+0xf4>)
 80010f2:	699a      	ldr	r2, [r3, #24]
 80010f4:	4b37      	ldr	r3, [pc, #220]	@ (80011d4 <HAL_InitTick+0xf4>)
 80010f6:	2180      	movs	r1, #128	@ 0x80
 80010f8:	0109      	lsls	r1, r1, #4
 80010fa:	430a      	orrs	r2, r1
 80010fc:	619a      	str	r2, [r3, #24]
 80010fe:	4b35      	ldr	r3, [pc, #212]	@ (80011d4 <HAL_InitTick+0xf4>)
 8001100:	699a      	ldr	r2, [r3, #24]
 8001102:	2380      	movs	r3, #128	@ 0x80
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	4013      	ands	r3, r2
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800110c:	230c      	movs	r3, #12
 800110e:	18fa      	adds	r2, r7, r3
 8001110:	2410      	movs	r4, #16
 8001112:	193b      	adds	r3, r7, r4
 8001114:	0011      	movs	r1, r2
 8001116:	0018      	movs	r0, r3
 8001118:	f001 fa02 	bl	8002520 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800111c:	193b      	adds	r3, r7, r4
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	2b00      	cmp	r3, #0
 8001126:	d104      	bne.n	8001132 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001128:	f001 f9e4 	bl	80024f4 <HAL_RCC_GetPCLK1Freq>
 800112c:	0003      	movs	r3, r0
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001130:	e004      	b.n	800113c <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001132:	f001 f9df 	bl	80024f4 <HAL_RCC_GetPCLK1Freq>
 8001136:	0003      	movs	r3, r0
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800113c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800113e:	4926      	ldr	r1, [pc, #152]	@ (80011d8 <HAL_InitTick+0xf8>)
 8001140:	0018      	movs	r0, r3
 8001142:	f7fe ffe1 	bl	8000108 <__udivsi3>
 8001146:	0003      	movs	r3, r0
 8001148:	3b01      	subs	r3, #1
 800114a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800114c:	4b23      	ldr	r3, [pc, #140]	@ (80011dc <HAL_InitTick+0xfc>)
 800114e:	4a24      	ldr	r2, [pc, #144]	@ (80011e0 <HAL_InitTick+0x100>)
 8001150:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001152:	4b22      	ldr	r3, [pc, #136]	@ (80011dc <HAL_InitTick+0xfc>)
 8001154:	4a23      	ldr	r2, [pc, #140]	@ (80011e4 <HAL_InitTick+0x104>)
 8001156:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001158:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <HAL_InitTick+0xfc>)
 800115a:	6a3a      	ldr	r2, [r7, #32]
 800115c:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 800115e:	4b1f      	ldr	r3, [pc, #124]	@ (80011dc <HAL_InitTick+0xfc>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001164:	4b1d      	ldr	r3, [pc, #116]	@ (80011dc <HAL_InitTick+0xfc>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116a:	4b1c      	ldr	r3, [pc, #112]	@ (80011dc <HAL_InitTick+0xfc>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001170:	252b      	movs	r5, #43	@ 0x2b
 8001172:	197c      	adds	r4, r7, r5
 8001174:	4b19      	ldr	r3, [pc, #100]	@ (80011dc <HAL_InitTick+0xfc>)
 8001176:	0018      	movs	r0, r3
 8001178:	f001 fafa 	bl	8002770 <HAL_TIM_Base_Init>
 800117c:	0003      	movs	r3, r0
 800117e:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8001180:	197b      	adds	r3, r7, r5
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d11e      	bne.n	80011c6 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001188:	197c      	adds	r4, r7, r5
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <HAL_InitTick+0xfc>)
 800118c:	0018      	movs	r0, r3
 800118e:	f001 fb47 	bl	8002820 <HAL_TIM_Base_Start_IT>
 8001192:	0003      	movs	r3, r0
 8001194:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8001196:	197b      	adds	r3, r7, r5
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d113      	bne.n	80011c6 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800119e:	200d      	movs	r0, #13
 80011a0:	f000 f9e7 	bl	8001572 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	d809      	bhi.n	80011be <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	0019      	movs	r1, r3
 80011b0:	200d      	movs	r0, #13
 80011b2:	f000 f9c9 	bl	8001548 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011b6:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <HAL_InitTick+0x108>)
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	e003      	b.n	80011c6 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 80011be:	232b      	movs	r3, #43	@ 0x2b
 80011c0:	18fb      	adds	r3, r7, r3
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80011c6:	232b      	movs	r3, #43	@ 0x2b
 80011c8:	18fb      	adds	r3, r7, r3
 80011ca:	781b      	ldrb	r3, [r3, #0]
}
 80011cc:	0018      	movs	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b00c      	add	sp, #48	@ 0x30
 80011d2:	bdb0      	pop	{r4, r5, r7, pc}
 80011d4:	40021000 	.word	0x40021000
 80011d8:	000f4240 	.word	0x000f4240
 80011dc:	20000100 	.word	0x20000100
 80011e0:	40012c00 	.word	0x40012c00
 80011e4:	000003e7 	.word	0x000003e7
 80011e8:	20000054 	.word	0x20000054

080011ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	e7fd      	b.n	80011f0 <NMI_Handler+0x4>

080011f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f8:	46c0      	nop			@ (mov r8, r8)
 80011fa:	e7fd      	b.n	80011f8 <HardFault_Handler+0x4>

080011fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001200:	46c0      	nop			@ (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001214:	46c0      	nop			@ (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001220:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001222:	0018      	movs	r0, r3
 8001224:	f001 fb4e 	bl	80028c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001228:	46c0      	nop			@ (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			@ (mov r8, r8)
 8001230:	20000100 	.word	0x20000100

08001234 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001238:	46c0      	nop			@ (mov r8, r8)
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001244:	4b14      	ldr	r3, [pc, #80]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001246:	4a15      	ldr	r2, [pc, #84]	@ (800129c <MX_USART1_UART_Init+0x5c>)
 8001248:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800124a:	4b13      	ldr	r3, [pc, #76]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 800124c:	22e1      	movs	r2, #225	@ 0xe1
 800124e:	0252      	lsls	r2, r2, #9
 8001250:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001252:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001258:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 800125a:	2200      	movs	r2, #0
 800125c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800125e:	4b0e      	ldr	r3, [pc, #56]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001264:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001266:	220c      	movs	r2, #12
 8001268:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 800126c:	2200      	movs	r2, #0
 800126e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001270:	4b09      	ldr	r3, [pc, #36]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001276:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800127c:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 800127e:	2200      	movs	r2, #0
 8001280:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001282:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <MX_USART1_UART_Init+0x58>)
 8001284:	0018      	movs	r0, r3
 8001286:	f001 fcc9 	bl	8002c1c <HAL_UART_Init>
 800128a:	1e03      	subs	r3, r0, #0
 800128c:	d001      	beq.n	8001292 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800128e:	f7ff f997 	bl	80005c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000148 	.word	0x20000148
 800129c:	40013800 	.word	0x40013800

080012a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b08b      	sub	sp, #44	@ 0x2c
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a8:	2414      	movs	r4, #20
 80012aa:	193b      	adds	r3, r7, r4
 80012ac:	0018      	movs	r0, r3
 80012ae:	2314      	movs	r3, #20
 80012b0:	001a      	movs	r2, r3
 80012b2:	2100      	movs	r1, #0
 80012b4:	f002 fa46 	bl	8003744 <memset>
  if(uartHandle->Instance==USART1)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001334 <HAL_UART_MspInit+0x94>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d133      	bne.n	800132a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <HAL_UART_MspInit+0x98>)
 80012c4:	699a      	ldr	r2, [r3, #24]
 80012c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001338 <HAL_UART_MspInit+0x98>)
 80012c8:	2180      	movs	r1, #128	@ 0x80
 80012ca:	01c9      	lsls	r1, r1, #7
 80012cc:	430a      	orrs	r2, r1
 80012ce:	619a      	str	r2, [r3, #24]
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <HAL_UART_MspInit+0x98>)
 80012d2:	699a      	ldr	r2, [r3, #24]
 80012d4:	2380      	movs	r3, #128	@ 0x80
 80012d6:	01db      	lsls	r3, r3, #7
 80012d8:	4013      	ands	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012de:	4b16      	ldr	r3, [pc, #88]	@ (8001338 <HAL_UART_MspInit+0x98>)
 80012e0:	695a      	ldr	r2, [r3, #20]
 80012e2:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <HAL_UART_MspInit+0x98>)
 80012e4:	2180      	movs	r1, #128	@ 0x80
 80012e6:	0289      	lsls	r1, r1, #10
 80012e8:	430a      	orrs	r2, r1
 80012ea:	615a      	str	r2, [r3, #20]
 80012ec:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <HAL_UART_MspInit+0x98>)
 80012ee:	695a      	ldr	r2, [r3, #20]
 80012f0:	2380      	movs	r3, #128	@ 0x80
 80012f2:	029b      	lsls	r3, r3, #10
 80012f4:	4013      	ands	r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012fa:	193b      	adds	r3, r7, r4
 80012fc:	22c0      	movs	r2, #192	@ 0xc0
 80012fe:	00d2      	lsls	r2, r2, #3
 8001300:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	0021      	movs	r1, r4
 8001304:	187b      	adds	r3, r7, r1
 8001306:	2202      	movs	r2, #2
 8001308:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	187b      	adds	r3, r7, r1
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001310:	187b      	adds	r3, r7, r1
 8001312:	2203      	movs	r2, #3
 8001314:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001316:	187b      	adds	r3, r7, r1
 8001318:	2201      	movs	r2, #1
 800131a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131c:	187a      	adds	r2, r7, r1
 800131e:	2390      	movs	r3, #144	@ 0x90
 8001320:	05db      	lsls	r3, r3, #23
 8001322:	0011      	movs	r1, r2
 8001324:	0018      	movs	r0, r3
 8001326:	f000 f935 	bl	8001594 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800132a:	46c0      	nop			@ (mov r8, r8)
 800132c:	46bd      	mov	sp, r7
 800132e:	b00b      	add	sp, #44	@ 0x2c
 8001330:	bd90      	pop	{r4, r7, pc}
 8001332:	46c0      	nop			@ (mov r8, r8)
 8001334:	40013800 	.word	0x40013800
 8001338:	40021000 	.word	0x40021000

0800133c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800133c:	480d      	ldr	r0, [pc, #52]	@ (8001374 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800133e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001340:	f7ff ff78 	bl	8001234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001344:	480c      	ldr	r0, [pc, #48]	@ (8001378 <LoopForever+0x6>)
  ldr r1, =_edata
 8001346:	490d      	ldr	r1, [pc, #52]	@ (800137c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001348:	4a0d      	ldr	r2, [pc, #52]	@ (8001380 <LoopForever+0xe>)
  movs r3, #0
 800134a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800134c:	e002      	b.n	8001354 <LoopCopyDataInit>

0800134e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001352:	3304      	adds	r3, #4

08001354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001358:	d3f9      	bcc.n	800134e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135a:	4a0a      	ldr	r2, [pc, #40]	@ (8001384 <LoopForever+0x12>)
  ldr r4, =_ebss
 800135c:	4c0a      	ldr	r4, [pc, #40]	@ (8001388 <LoopForever+0x16>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001360:	e001      	b.n	8001366 <LoopFillZerobss>

08001362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001364:	3204      	adds	r2, #4

08001366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001368:	d3fb      	bcc.n	8001362 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800136a:	f002 f9f3 	bl	8003754 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800136e:	f7ff f819 	bl	80003a4 <main>

08001372 <LoopForever>:

LoopForever:
    b LoopForever
 8001372:	e7fe      	b.n	8001372 <LoopForever>
  ldr   r0, =_estack
 8001374:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800137c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001380:	08003e04 	.word	0x08003e04
  ldr r2, =_sbss
 8001384:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001388:	200001d4 	.word	0x200001d4

0800138c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800138c:	e7fe      	b.n	800138c <ADC1_COMP_IRQHandler>
	...

08001390 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001394:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <HAL_Init+0x24>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_Init+0x24>)
 800139a:	2110      	movs	r1, #16
 800139c:	430a      	orrs	r2, r1
 800139e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80013a0:	2003      	movs	r0, #3
 80013a2:	f7ff fe9d 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a6:	f7ff fe77 	bl	8001098 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	46c0      	nop			@ (mov r8, r8)
 80013b4:	40022000 	.word	0x40022000

080013b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <HAL_IncTick+0x1c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	001a      	movs	r2, r3
 80013c2:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_IncTick+0x20>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	18d2      	adds	r2, r2, r3
 80013c8:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <HAL_IncTick+0x20>)
 80013ca:	601a      	str	r2, [r3, #0]
}
 80013cc:	46c0      	nop			@ (mov r8, r8)
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			@ (mov r8, r8)
 80013d4:	20000058 	.word	0x20000058
 80013d8:	200001d0 	.word	0x200001d0

080013dc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  return uwTick;
 80013e0:	4b02      	ldr	r3, [pc, #8]	@ (80013ec <HAL_GetTick+0x10>)
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	0018      	movs	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	200001d0 	.word	0x200001d0

080013f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f8:	f7ff fff0 	bl	80013dc <HAL_GetTick>
 80013fc:	0003      	movs	r3, r0
 80013fe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3301      	adds	r3, #1
 8001408:	d005      	beq.n	8001416 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140a:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <HAL_Delay+0x44>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	001a      	movs	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	189b      	adds	r3, r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001416:	46c0      	nop			@ (mov r8, r8)
 8001418:	f7ff ffe0 	bl	80013dc <HAL_GetTick>
 800141c:	0002      	movs	r2, r0
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	429a      	cmp	r2, r3
 8001426:	d8f7      	bhi.n	8001418 <HAL_Delay+0x28>
  {
  }
}
 8001428:	46c0      	nop			@ (mov r8, r8)
 800142a:	46c0      	nop			@ (mov r8, r8)
 800142c:	46bd      	mov	sp, r7
 800142e:	b004      	add	sp, #16
 8001430:	bd80      	pop	{r7, pc}
 8001432:	46c0      	nop			@ (mov r8, r8)
 8001434:	20000058 	.word	0x20000058

08001438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	0002      	movs	r2, r0
 8001440:	1dfb      	adds	r3, r7, #7
 8001442:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001444:	1dfb      	adds	r3, r7, #7
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b7f      	cmp	r3, #127	@ 0x7f
 800144a:	d809      	bhi.n	8001460 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800144c:	1dfb      	adds	r3, r7, #7
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	001a      	movs	r2, r3
 8001452:	231f      	movs	r3, #31
 8001454:	401a      	ands	r2, r3
 8001456:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <__NVIC_EnableIRQ+0x30>)
 8001458:	2101      	movs	r1, #1
 800145a:	4091      	lsls	r1, r2
 800145c:	000a      	movs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
  }
}
 8001460:	46c0      	nop			@ (mov r8, r8)
 8001462:	46bd      	mov	sp, r7
 8001464:	b002      	add	sp, #8
 8001466:	bd80      	pop	{r7, pc}
 8001468:	e000e100 	.word	0xe000e100

0800146c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	0002      	movs	r2, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	1dfb      	adds	r3, r7, #7
 8001478:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800147a:	1dfb      	adds	r3, r7, #7
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001480:	d828      	bhi.n	80014d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001482:	4a2f      	ldr	r2, [pc, #188]	@ (8001540 <__NVIC_SetPriority+0xd4>)
 8001484:	1dfb      	adds	r3, r7, #7
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b25b      	sxtb	r3, r3
 800148a:	089b      	lsrs	r3, r3, #2
 800148c:	33c0      	adds	r3, #192	@ 0xc0
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	589b      	ldr	r3, [r3, r2]
 8001492:	1dfa      	adds	r2, r7, #7
 8001494:	7812      	ldrb	r2, [r2, #0]
 8001496:	0011      	movs	r1, r2
 8001498:	2203      	movs	r2, #3
 800149a:	400a      	ands	r2, r1
 800149c:	00d2      	lsls	r2, r2, #3
 800149e:	21ff      	movs	r1, #255	@ 0xff
 80014a0:	4091      	lsls	r1, r2
 80014a2:	000a      	movs	r2, r1
 80014a4:	43d2      	mvns	r2, r2
 80014a6:	401a      	ands	r2, r3
 80014a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	019b      	lsls	r3, r3, #6
 80014ae:	22ff      	movs	r2, #255	@ 0xff
 80014b0:	401a      	ands	r2, r3
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	0018      	movs	r0, r3
 80014b8:	2303      	movs	r3, #3
 80014ba:	4003      	ands	r3, r0
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014c0:	481f      	ldr	r0, [pc, #124]	@ (8001540 <__NVIC_SetPriority+0xd4>)
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b25b      	sxtb	r3, r3
 80014c8:	089b      	lsrs	r3, r3, #2
 80014ca:	430a      	orrs	r2, r1
 80014cc:	33c0      	adds	r3, #192	@ 0xc0
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80014d2:	e031      	b.n	8001538 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001544 <__NVIC_SetPriority+0xd8>)
 80014d6:	1dfb      	adds	r3, r7, #7
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	0019      	movs	r1, r3
 80014dc:	230f      	movs	r3, #15
 80014de:	400b      	ands	r3, r1
 80014e0:	3b08      	subs	r3, #8
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	3306      	adds	r3, #6
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	18d3      	adds	r3, r2, r3
 80014ea:	3304      	adds	r3, #4
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	1dfa      	adds	r2, r7, #7
 80014f0:	7812      	ldrb	r2, [r2, #0]
 80014f2:	0011      	movs	r1, r2
 80014f4:	2203      	movs	r2, #3
 80014f6:	400a      	ands	r2, r1
 80014f8:	00d2      	lsls	r2, r2, #3
 80014fa:	21ff      	movs	r1, #255	@ 0xff
 80014fc:	4091      	lsls	r1, r2
 80014fe:	000a      	movs	r2, r1
 8001500:	43d2      	mvns	r2, r2
 8001502:	401a      	ands	r2, r3
 8001504:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	019b      	lsls	r3, r3, #6
 800150a:	22ff      	movs	r2, #255	@ 0xff
 800150c:	401a      	ands	r2, r3
 800150e:	1dfb      	adds	r3, r7, #7
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	0018      	movs	r0, r3
 8001514:	2303      	movs	r3, #3
 8001516:	4003      	ands	r3, r0
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800151c:	4809      	ldr	r0, [pc, #36]	@ (8001544 <__NVIC_SetPriority+0xd8>)
 800151e:	1dfb      	adds	r3, r7, #7
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	001c      	movs	r4, r3
 8001524:	230f      	movs	r3, #15
 8001526:	4023      	ands	r3, r4
 8001528:	3b08      	subs	r3, #8
 800152a:	089b      	lsrs	r3, r3, #2
 800152c:	430a      	orrs	r2, r1
 800152e:	3306      	adds	r3, #6
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	18c3      	adds	r3, r0, r3
 8001534:	3304      	adds	r3, #4
 8001536:	601a      	str	r2, [r3, #0]
}
 8001538:	46c0      	nop			@ (mov r8, r8)
 800153a:	46bd      	mov	sp, r7
 800153c:	b003      	add	sp, #12
 800153e:	bd90      	pop	{r4, r7, pc}
 8001540:	e000e100 	.word	0xe000e100
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	210f      	movs	r1, #15
 8001554:	187b      	adds	r3, r7, r1
 8001556:	1c02      	adds	r2, r0, #0
 8001558:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	187b      	adds	r3, r7, r1
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	b25b      	sxtb	r3, r3
 8001562:	0011      	movs	r1, r2
 8001564:	0018      	movs	r0, r3
 8001566:	f7ff ff81 	bl	800146c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	46bd      	mov	sp, r7
 800156e:	b004      	add	sp, #16
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	0002      	movs	r2, r0
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800157e:	1dfb      	adds	r3, r7, #7
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	b25b      	sxtb	r3, r3
 8001584:	0018      	movs	r0, r3
 8001586:	f7ff ff57 	bl	8001438 <__NVIC_EnableIRQ>
}
 800158a:	46c0      	nop			@ (mov r8, r8)
 800158c:	46bd      	mov	sp, r7
 800158e:	b002      	add	sp, #8
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a2:	e155      	b.n	8001850 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2101      	movs	r1, #1
 80015aa:	697a      	ldr	r2, [r7, #20]
 80015ac:	4091      	lsls	r1, r2
 80015ae:	000a      	movs	r2, r1
 80015b0:	4013      	ands	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d100      	bne.n	80015bc <HAL_GPIO_Init+0x28>
 80015ba:	e146      	b.n	800184a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	2203      	movs	r2, #3
 80015c2:	4013      	ands	r3, r2
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d005      	beq.n	80015d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2203      	movs	r2, #3
 80015ce:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d130      	bne.n	8001636 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	409a      	lsls	r2, r3
 80015e2:	0013      	movs	r3, r2
 80015e4:	43da      	mvns	r2, r3
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4013      	ands	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	409a      	lsls	r2, r3
 80015f6:	0013      	movs	r3, r2
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800160a:	2201      	movs	r2, #1
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
 8001610:	0013      	movs	r3, r2
 8001612:	43da      	mvns	r2, r3
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	4013      	ands	r3, r2
 8001618:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	091b      	lsrs	r3, r3, #4
 8001620:	2201      	movs	r2, #1
 8001622:	401a      	ands	r2, r3
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	409a      	lsls	r2, r3
 8001628:	0013      	movs	r3, r2
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4313      	orrs	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2203      	movs	r2, #3
 800163c:	4013      	ands	r3, r2
 800163e:	2b03      	cmp	r3, #3
 8001640:	d017      	beq.n	8001672 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	2203      	movs	r2, #3
 800164e:	409a      	lsls	r2, r3
 8001650:	0013      	movs	r3, r2
 8001652:	43da      	mvns	r2, r3
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	4013      	ands	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	409a      	lsls	r2, r3
 8001664:	0013      	movs	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2203      	movs	r2, #3
 8001678:	4013      	ands	r3, r2
 800167a:	2b02      	cmp	r3, #2
 800167c:	d123      	bne.n	80016c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	08da      	lsrs	r2, r3, #3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3208      	adds	r2, #8
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	58d3      	ldr	r3, [r2, r3]
 800168a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	2207      	movs	r2, #7
 8001690:	4013      	ands	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	220f      	movs	r2, #15
 8001696:	409a      	lsls	r2, r3
 8001698:	0013      	movs	r3, r2
 800169a:	43da      	mvns	r2, r3
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	4013      	ands	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	691a      	ldr	r2, [r3, #16]
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	2107      	movs	r1, #7
 80016aa:	400b      	ands	r3, r1
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	409a      	lsls	r2, r3
 80016b0:	0013      	movs	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	08da      	lsrs	r2, r3, #3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3208      	adds	r2, #8
 80016c0:	0092      	lsls	r2, r2, #2
 80016c2:	6939      	ldr	r1, [r7, #16]
 80016c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	2203      	movs	r2, #3
 80016d2:	409a      	lsls	r2, r3
 80016d4:	0013      	movs	r3, r2
 80016d6:	43da      	mvns	r2, r3
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	4013      	ands	r3, r2
 80016dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2203      	movs	r2, #3
 80016e4:	401a      	ands	r2, r3
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	409a      	lsls	r2, r3
 80016ec:	0013      	movs	r3, r2
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	23c0      	movs	r3, #192	@ 0xc0
 8001700:	029b      	lsls	r3, r3, #10
 8001702:	4013      	ands	r3, r2
 8001704:	d100      	bne.n	8001708 <HAL_GPIO_Init+0x174>
 8001706:	e0a0      	b.n	800184a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001708:	4b57      	ldr	r3, [pc, #348]	@ (8001868 <HAL_GPIO_Init+0x2d4>)
 800170a:	699a      	ldr	r2, [r3, #24]
 800170c:	4b56      	ldr	r3, [pc, #344]	@ (8001868 <HAL_GPIO_Init+0x2d4>)
 800170e:	2101      	movs	r1, #1
 8001710:	430a      	orrs	r2, r1
 8001712:	619a      	str	r2, [r3, #24]
 8001714:	4b54      	ldr	r3, [pc, #336]	@ (8001868 <HAL_GPIO_Init+0x2d4>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	2201      	movs	r2, #1
 800171a:	4013      	ands	r3, r2
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001720:	4a52      	ldr	r2, [pc, #328]	@ (800186c <HAL_GPIO_Init+0x2d8>)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	089b      	lsrs	r3, r3, #2
 8001726:	3302      	adds	r3, #2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	589b      	ldr	r3, [r3, r2]
 800172c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2203      	movs	r2, #3
 8001732:	4013      	ands	r3, r2
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	220f      	movs	r2, #15
 8001738:	409a      	lsls	r2, r3
 800173a:	0013      	movs	r3, r2
 800173c:	43da      	mvns	r2, r3
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	4013      	ands	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	2390      	movs	r3, #144	@ 0x90
 8001748:	05db      	lsls	r3, r3, #23
 800174a:	429a      	cmp	r2, r3
 800174c:	d019      	beq.n	8001782 <HAL_GPIO_Init+0x1ee>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a47      	ldr	r2, [pc, #284]	@ (8001870 <HAL_GPIO_Init+0x2dc>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d013      	beq.n	800177e <HAL_GPIO_Init+0x1ea>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a46      	ldr	r2, [pc, #280]	@ (8001874 <HAL_GPIO_Init+0x2e0>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d00d      	beq.n	800177a <HAL_GPIO_Init+0x1e6>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a45      	ldr	r2, [pc, #276]	@ (8001878 <HAL_GPIO_Init+0x2e4>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d007      	beq.n	8001776 <HAL_GPIO_Init+0x1e2>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a44      	ldr	r2, [pc, #272]	@ (800187c <HAL_GPIO_Init+0x2e8>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d101      	bne.n	8001772 <HAL_GPIO_Init+0x1de>
 800176e:	2304      	movs	r3, #4
 8001770:	e008      	b.n	8001784 <HAL_GPIO_Init+0x1f0>
 8001772:	2305      	movs	r3, #5
 8001774:	e006      	b.n	8001784 <HAL_GPIO_Init+0x1f0>
 8001776:	2303      	movs	r3, #3
 8001778:	e004      	b.n	8001784 <HAL_GPIO_Init+0x1f0>
 800177a:	2302      	movs	r3, #2
 800177c:	e002      	b.n	8001784 <HAL_GPIO_Init+0x1f0>
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <HAL_GPIO_Init+0x1f0>
 8001782:	2300      	movs	r3, #0
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	2103      	movs	r1, #3
 8001788:	400a      	ands	r2, r1
 800178a:	0092      	lsls	r2, r2, #2
 800178c:	4093      	lsls	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001794:	4935      	ldr	r1, [pc, #212]	@ (800186c <HAL_GPIO_Init+0x2d8>)
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	089b      	lsrs	r3, r3, #2
 800179a:	3302      	adds	r3, #2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017a2:	4b37      	ldr	r3, [pc, #220]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	43da      	mvns	r2, r3
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	4013      	ands	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	2380      	movs	r3, #128	@ 0x80
 80017b8:	035b      	lsls	r3, r3, #13
 80017ba:	4013      	ands	r3, r2
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80017cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	43da      	mvns	r2, r3
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	4013      	ands	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685a      	ldr	r2, [r3, #4]
 80017e0:	2380      	movs	r3, #128	@ 0x80
 80017e2:	039b      	lsls	r3, r3, #14
 80017e4:	4013      	ands	r3, r2
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80017f0:	4b23      	ldr	r3, [pc, #140]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80017f6:	4b22      	ldr	r3, [pc, #136]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	43da      	mvns	r2, r3
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	4013      	ands	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	2380      	movs	r3, #128	@ 0x80
 800180c:	029b      	lsls	r3, r3, #10
 800180e:	4013      	ands	r3, r2
 8001810:	d003      	beq.n	800181a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4313      	orrs	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	43da      	mvns	r2, r3
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	4013      	ands	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	2380      	movs	r3, #128	@ 0x80
 8001836:	025b      	lsls	r3, r3, #9
 8001838:	4013      	ands	r3, r2
 800183a:	d003      	beq.n	8001844 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001844:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <HAL_GPIO_Init+0x2ec>)
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	3301      	adds	r3, #1
 800184e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	40da      	lsrs	r2, r3
 8001858:	1e13      	subs	r3, r2, #0
 800185a:	d000      	beq.n	800185e <HAL_GPIO_Init+0x2ca>
 800185c:	e6a2      	b.n	80015a4 <HAL_GPIO_Init+0x10>
  } 
}
 800185e:	46c0      	nop			@ (mov r8, r8)
 8001860:	46c0      	nop			@ (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	b006      	add	sp, #24
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40021000 	.word	0x40021000
 800186c:	40010000 	.word	0x40010000
 8001870:	48000400 	.word	0x48000400
 8001874:	48000800 	.word	0x48000800
 8001878:	48000c00 	.word	0x48000c00
 800187c:	48001000 	.word	0x48001000
 8001880:	40010400 	.word	0x40010400

08001884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	0008      	movs	r0, r1
 800188e:	0011      	movs	r1, r2
 8001890:	1cbb      	adds	r3, r7, #2
 8001892:	1c02      	adds	r2, r0, #0
 8001894:	801a      	strh	r2, [r3, #0]
 8001896:	1c7b      	adds	r3, r7, #1
 8001898:	1c0a      	adds	r2, r1, #0
 800189a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800189c:	1c7b      	adds	r3, r7, #1
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d004      	beq.n	80018ae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018a4:	1cbb      	adds	r3, r7, #2
 80018a6:	881a      	ldrh	r2, [r3, #0]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018ac:	e003      	b.n	80018b6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018ae:	1cbb      	adds	r3, r7, #2
 80018b0:	881a      	ldrh	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b002      	add	sp, #8
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e08f      	b.n	80019f2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2241      	movs	r2, #65	@ 0x41
 80018d6:	5c9b      	ldrb	r3, [r3, r2]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d107      	bne.n	80018ee <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2240      	movs	r2, #64	@ 0x40
 80018e2:	2100      	movs	r1, #0
 80018e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	0018      	movs	r0, r3
 80018ea:	f7fe fd0d 	bl	8000308 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2241      	movs	r2, #65	@ 0x41
 80018f2:	2124      	movs	r1, #36	@ 0x24
 80018f4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2101      	movs	r1, #1
 8001902:	438a      	bics	r2, r1
 8001904:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	493b      	ldr	r1, [pc, #236]	@ (80019fc <HAL_I2C_Init+0x13c>)
 8001910:	400a      	ands	r2, r1
 8001912:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4938      	ldr	r1, [pc, #224]	@ (8001a00 <HAL_I2C_Init+0x140>)
 8001920:	400a      	ands	r2, r1
 8001922:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d108      	bne.n	800193e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2180      	movs	r1, #128	@ 0x80
 8001936:	0209      	lsls	r1, r1, #8
 8001938:	430a      	orrs	r2, r1
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	e007      	b.n	800194e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	689a      	ldr	r2, [r3, #8]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2184      	movs	r1, #132	@ 0x84
 8001948:	0209      	lsls	r1, r1, #8
 800194a:	430a      	orrs	r2, r1
 800194c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d109      	bne.n	800196a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	685a      	ldr	r2, [r3, #4]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2180      	movs	r1, #128	@ 0x80
 8001962:	0109      	lsls	r1, r1, #4
 8001964:	430a      	orrs	r2, r1
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	e007      	b.n	800197a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	685a      	ldr	r2, [r3, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4923      	ldr	r1, [pc, #140]	@ (8001a04 <HAL_I2C_Init+0x144>)
 8001976:	400a      	ands	r2, r1
 8001978:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	685a      	ldr	r2, [r3, #4]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4920      	ldr	r1, [pc, #128]	@ (8001a08 <HAL_I2C_Init+0x148>)
 8001986:	430a      	orrs	r2, r1
 8001988:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	491a      	ldr	r1, [pc, #104]	@ (8001a00 <HAL_I2C_Init+0x140>)
 8001996:	400a      	ands	r2, r1
 8001998:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691a      	ldr	r2, [r3, #16]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69d9      	ldr	r1, [r3, #28]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a1a      	ldr	r2, [r3, #32]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2101      	movs	r1, #1
 80019d0:	430a      	orrs	r2, r1
 80019d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2241      	movs	r2, #65	@ 0x41
 80019de:	2120      	movs	r1, #32
 80019e0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2242      	movs	r2, #66	@ 0x42
 80019ec:	2100      	movs	r1, #0
 80019ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	0018      	movs	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	b002      	add	sp, #8
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	f0ffffff 	.word	0xf0ffffff
 8001a00:	ffff7fff 	.word	0xffff7fff
 8001a04:	fffff7ff 	.word	0xfffff7ff
 8001a08:	02008000 	.word	0x02008000

08001a0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2241      	movs	r2, #65	@ 0x41
 8001a1a:	5c9b      	ldrb	r3, [r3, r2]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b20      	cmp	r3, #32
 8001a20:	d138      	bne.n	8001a94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2240      	movs	r2, #64	@ 0x40
 8001a26:	5c9b      	ldrb	r3, [r3, r2]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d101      	bne.n	8001a30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	e032      	b.n	8001a96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2240      	movs	r2, #64	@ 0x40
 8001a34:	2101      	movs	r1, #1
 8001a36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2241      	movs	r2, #65	@ 0x41
 8001a3c:	2124      	movs	r1, #36	@ 0x24
 8001a3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	438a      	bics	r2, r1
 8001a4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4911      	ldr	r1, [pc, #68]	@ (8001aa0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001a5c:	400a      	ands	r2, r1
 8001a5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6819      	ldr	r1, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2241      	movs	r2, #65	@ 0x41
 8001a84:	2120      	movs	r1, #32
 8001a86:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2240      	movs	r2, #64	@ 0x40
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	e000      	b.n	8001a96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a94:	2302      	movs	r3, #2
  }
}
 8001a96:	0018      	movs	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b002      	add	sp, #8
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	ffffefff 	.word	0xffffefff

08001aa4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2241      	movs	r2, #65	@ 0x41
 8001ab2:	5c9b      	ldrb	r3, [r3, r2]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b20      	cmp	r3, #32
 8001ab8:	d139      	bne.n	8001b2e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2240      	movs	r2, #64	@ 0x40
 8001abe:	5c9b      	ldrb	r3, [r3, r2]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d101      	bne.n	8001ac8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	e033      	b.n	8001b30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2240      	movs	r2, #64	@ 0x40
 8001acc:	2101      	movs	r1, #1
 8001ace:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2241      	movs	r2, #65	@ 0x41
 8001ad4:	2124      	movs	r1, #36	@ 0x24
 8001ad6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	438a      	bics	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4a11      	ldr	r2, [pc, #68]	@ (8001b38 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001af4:	4013      	ands	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	021b      	lsls	r3, r3, #8
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2101      	movs	r1, #1
 8001b16:	430a      	orrs	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2241      	movs	r2, #65	@ 0x41
 8001b1e:	2120      	movs	r1, #32
 8001b20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2240      	movs	r2, #64	@ 0x40
 8001b26:	2100      	movs	r1, #0
 8001b28:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e000      	b.n	8001b30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001b2e:	2302      	movs	r3, #2
  }
}
 8001b30:	0018      	movs	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b004      	add	sp, #16
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	fffff0ff 	.word	0xfffff0ff

08001b3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d102      	bne.n	8001b50 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	f000 fb76 	bl	800223c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2201      	movs	r2, #1
 8001b56:	4013      	ands	r3, r2
 8001b58:	d100      	bne.n	8001b5c <HAL_RCC_OscConfig+0x20>
 8001b5a:	e08e      	b.n	8001c7a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b5c:	4bc5      	ldr	r3, [pc, #788]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	220c      	movs	r2, #12
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d00e      	beq.n	8001b86 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b68:	4bc2      	ldr	r3, [pc, #776]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	220c      	movs	r2, #12
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	d117      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x68>
 8001b74:	4bbf      	ldr	r3, [pc, #764]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	23c0      	movs	r3, #192	@ 0xc0
 8001b7a:	025b      	lsls	r3, r3, #9
 8001b7c:	401a      	ands	r2, r3
 8001b7e:	2380      	movs	r3, #128	@ 0x80
 8001b80:	025b      	lsls	r3, r3, #9
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d10e      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b86:	4bbb      	ldr	r3, [pc, #748]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	029b      	lsls	r3, r3, #10
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d100      	bne.n	8001b94 <HAL_RCC_OscConfig+0x58>
 8001b92:	e071      	b.n	8001c78 <HAL_RCC_OscConfig+0x13c>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d000      	beq.n	8001b9e <HAL_RCC_OscConfig+0x62>
 8001b9c:	e06c      	b.n	8001c78 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	f000 fb4c 	bl	800223c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d107      	bne.n	8001bbc <HAL_RCC_OscConfig+0x80>
 8001bac:	4bb1      	ldr	r3, [pc, #708]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4bb0      	ldr	r3, [pc, #704]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bb2:	2180      	movs	r1, #128	@ 0x80
 8001bb4:	0249      	lsls	r1, r1, #9
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	e02f      	b.n	8001c1c <HAL_RCC_OscConfig+0xe0>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d10c      	bne.n	8001bde <HAL_RCC_OscConfig+0xa2>
 8001bc4:	4bab      	ldr	r3, [pc, #684]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	4baa      	ldr	r3, [pc, #680]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bca:	49ab      	ldr	r1, [pc, #684]	@ (8001e78 <HAL_RCC_OscConfig+0x33c>)
 8001bcc:	400a      	ands	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	4ba8      	ldr	r3, [pc, #672]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4ba7      	ldr	r3, [pc, #668]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bd6:	49a9      	ldr	r1, [pc, #676]	@ (8001e7c <HAL_RCC_OscConfig+0x340>)
 8001bd8:	400a      	ands	r2, r1
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	e01e      	b.n	8001c1c <HAL_RCC_OscConfig+0xe0>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b05      	cmp	r3, #5
 8001be4:	d10e      	bne.n	8001c04 <HAL_RCC_OscConfig+0xc8>
 8001be6:	4ba3      	ldr	r3, [pc, #652]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	4ba2      	ldr	r3, [pc, #648]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bec:	2180      	movs	r1, #128	@ 0x80
 8001bee:	02c9      	lsls	r1, r1, #11
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	4b9f      	ldr	r3, [pc, #636]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b9e      	ldr	r3, [pc, #632]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001bfa:	2180      	movs	r1, #128	@ 0x80
 8001bfc:	0249      	lsls	r1, r1, #9
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	e00b      	b.n	8001c1c <HAL_RCC_OscConfig+0xe0>
 8001c04:	4b9b      	ldr	r3, [pc, #620]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b9a      	ldr	r3, [pc, #616]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c0a:	499b      	ldr	r1, [pc, #620]	@ (8001e78 <HAL_RCC_OscConfig+0x33c>)
 8001c0c:	400a      	ands	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	4b98      	ldr	r3, [pc, #608]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b97      	ldr	r3, [pc, #604]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c16:	4999      	ldr	r1, [pc, #612]	@ (8001e7c <HAL_RCC_OscConfig+0x340>)
 8001c18:	400a      	ands	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d014      	beq.n	8001c4e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c24:	f7ff fbda 	bl	80013dc <HAL_GetTick>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c2e:	f7ff fbd5 	bl	80013dc <HAL_GetTick>
 8001c32:	0002      	movs	r2, r0
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b64      	cmp	r3, #100	@ 0x64
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e2fd      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c40:	4b8c      	ldr	r3, [pc, #560]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	029b      	lsls	r3, r3, #10
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0xf2>
 8001c4c:	e015      	b.n	8001c7a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4e:	f7ff fbc5 	bl	80013dc <HAL_GetTick>
 8001c52:	0003      	movs	r3, r0
 8001c54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c58:	f7ff fbc0 	bl	80013dc <HAL_GetTick>
 8001c5c:	0002      	movs	r2, r0
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b64      	cmp	r3, #100	@ 0x64
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e2e8      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c6a:	4b82      	ldr	r3, [pc, #520]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	2380      	movs	r3, #128	@ 0x80
 8001c70:	029b      	lsls	r3, r3, #10
 8001c72:	4013      	ands	r3, r2
 8001c74:	d1f0      	bne.n	8001c58 <HAL_RCC_OscConfig+0x11c>
 8001c76:	e000      	b.n	8001c7a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c78:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2202      	movs	r2, #2
 8001c80:	4013      	ands	r3, r2
 8001c82:	d100      	bne.n	8001c86 <HAL_RCC_OscConfig+0x14a>
 8001c84:	e06c      	b.n	8001d60 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c86:	4b7b      	ldr	r3, [pc, #492]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d00e      	beq.n	8001cae <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c90:	4b78      	ldr	r3, [pc, #480]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	220c      	movs	r2, #12
 8001c96:	4013      	ands	r3, r2
 8001c98:	2b08      	cmp	r3, #8
 8001c9a:	d11f      	bne.n	8001cdc <HAL_RCC_OscConfig+0x1a0>
 8001c9c:	4b75      	ldr	r3, [pc, #468]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	23c0      	movs	r3, #192	@ 0xc0
 8001ca2:	025b      	lsls	r3, r3, #9
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	2380      	movs	r3, #128	@ 0x80
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d116      	bne.n	8001cdc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cae:	4b71      	ldr	r3, [pc, #452]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d005      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x188>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e2bb      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc4:	4b6b      	ldr	r3, [pc, #428]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	22f8      	movs	r2, #248	@ 0xf8
 8001cca:	4393      	bics	r3, r2
 8001ccc:	0019      	movs	r1, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00da      	lsls	r2, r3, #3
 8001cd4:	4b67      	ldr	r3, [pc, #412]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cda:	e041      	b.n	8001d60 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d024      	beq.n	8001d2e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce4:	4b63      	ldr	r3, [pc, #396]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b62      	ldr	r3, [pc, #392]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001cea:	2101      	movs	r1, #1
 8001cec:	430a      	orrs	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fb74 	bl	80013dc <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fb6f 	bl	80013dc <HAL_GetTick>
 8001cfe:	0002      	movs	r2, r0
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e297      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0c:	4b59      	ldr	r3, [pc, #356]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2202      	movs	r2, #2
 8001d12:	4013      	ands	r3, r2
 8001d14:	d0f1      	beq.n	8001cfa <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d16:	4b57      	ldr	r3, [pc, #348]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	22f8      	movs	r2, #248	@ 0xf8
 8001d1c:	4393      	bics	r3, r2
 8001d1e:	0019      	movs	r1, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	00da      	lsls	r2, r3, #3
 8001d26:	4b53      	ldr	r3, [pc, #332]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	e018      	b.n	8001d60 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d2e:	4b51      	ldr	r3, [pc, #324]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	4b50      	ldr	r3, [pc, #320]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d34:	2101      	movs	r1, #1
 8001d36:	438a      	bics	r2, r1
 8001d38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d3a:	f7ff fb4f 	bl	80013dc <HAL_GetTick>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d44:	f7ff fb4a 	bl	80013dc <HAL_GetTick>
 8001d48:	0002      	movs	r2, r0
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e272      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d56:	4b47      	ldr	r3, [pc, #284]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d1f1      	bne.n	8001d44 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2208      	movs	r2, #8
 8001d66:	4013      	ands	r3, r2
 8001d68:	d036      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d019      	beq.n	8001da6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d72:	4b40      	ldr	r3, [pc, #256]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d76:	4b3f      	ldr	r3, [pc, #252]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d78:	2101      	movs	r1, #1
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7e:	f7ff fb2d 	bl	80013dc <HAL_GetTick>
 8001d82:	0003      	movs	r3, r0
 8001d84:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d86:	e008      	b.n	8001d9a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d88:	f7ff fb28 	bl	80013dc <HAL_GetTick>
 8001d8c:	0002      	movs	r2, r0
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e250      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9a:	4b36      	ldr	r3, [pc, #216]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4013      	ands	r3, r2
 8001da2:	d0f1      	beq.n	8001d88 <HAL_RCC_OscConfig+0x24c>
 8001da4:	e018      	b.n	8001dd8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001da6:	4b33      	ldr	r3, [pc, #204]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001da8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001daa:	4b32      	ldr	r3, [pc, #200]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001dac:	2101      	movs	r1, #1
 8001dae:	438a      	bics	r2, r1
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db2:	f7ff fb13 	bl	80013dc <HAL_GetTick>
 8001db6:	0003      	movs	r3, r0
 8001db8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dbc:	f7ff fb0e 	bl	80013dc <HAL_GetTick>
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e236      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dce:	4b29      	ldr	r3, [pc, #164]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d1f1      	bne.n	8001dbc <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2204      	movs	r2, #4
 8001dde:	4013      	ands	r3, r2
 8001de0:	d100      	bne.n	8001de4 <HAL_RCC_OscConfig+0x2a8>
 8001de2:	e0b5      	b.n	8001f50 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001de4:	201f      	movs	r0, #31
 8001de6:	183b      	adds	r3, r7, r0
 8001de8:	2200      	movs	r2, #0
 8001dea:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dec:	4b21      	ldr	r3, [pc, #132]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001dee:	69da      	ldr	r2, [r3, #28]
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	055b      	lsls	r3, r3, #21
 8001df4:	4013      	ands	r3, r2
 8001df6:	d110      	bne.n	8001e1a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001dfa:	69da      	ldr	r2, [r3, #28]
 8001dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001dfe:	2180      	movs	r1, #128	@ 0x80
 8001e00:	0549      	lsls	r1, r1, #21
 8001e02:	430a      	orrs	r2, r1
 8001e04:	61da      	str	r2, [r3, #28]
 8001e06:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001e08:	69da      	ldr	r2, [r3, #28]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	055b      	lsls	r3, r3, #21
 8001e0e:	4013      	ands	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e14:	183b      	adds	r3, r7, r0
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1a:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <HAL_RCC_OscConfig+0x344>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	2380      	movs	r3, #128	@ 0x80
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4013      	ands	r3, r2
 8001e24:	d11a      	bne.n	8001e5c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e26:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <HAL_RCC_OscConfig+0x344>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_RCC_OscConfig+0x344>)
 8001e2c:	2180      	movs	r1, #128	@ 0x80
 8001e2e:	0049      	lsls	r1, r1, #1
 8001e30:	430a      	orrs	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e34:	f7ff fad2 	bl	80013dc <HAL_GetTick>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e3e:	f7ff facd 	bl	80013dc <HAL_GetTick>
 8001e42:	0002      	movs	r2, r0
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b64      	cmp	r3, #100	@ 0x64
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e1f5      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e50:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <HAL_RCC_OscConfig+0x344>)
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	2380      	movs	r3, #128	@ 0x80
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d0f0      	beq.n	8001e3e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d10f      	bne.n	8001e84 <HAL_RCC_OscConfig+0x348>
 8001e64:	4b03      	ldr	r3, [pc, #12]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001e66:	6a1a      	ldr	r2, [r3, #32]
 8001e68:	4b02      	ldr	r3, [pc, #8]	@ (8001e74 <HAL_RCC_OscConfig+0x338>)
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	621a      	str	r2, [r3, #32]
 8001e70:	e036      	b.n	8001ee0 <HAL_RCC_OscConfig+0x3a4>
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	40021000 	.word	0x40021000
 8001e78:	fffeffff 	.word	0xfffeffff
 8001e7c:	fffbffff 	.word	0xfffbffff
 8001e80:	40007000 	.word	0x40007000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d10c      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x36a>
 8001e8c:	4bca      	ldr	r3, [pc, #808]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001e8e:	6a1a      	ldr	r2, [r3, #32]
 8001e90:	4bc9      	ldr	r3, [pc, #804]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001e92:	2101      	movs	r1, #1
 8001e94:	438a      	bics	r2, r1
 8001e96:	621a      	str	r2, [r3, #32]
 8001e98:	4bc7      	ldr	r3, [pc, #796]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001e9a:	6a1a      	ldr	r2, [r3, #32]
 8001e9c:	4bc6      	ldr	r3, [pc, #792]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001e9e:	2104      	movs	r1, #4
 8001ea0:	438a      	bics	r2, r1
 8001ea2:	621a      	str	r2, [r3, #32]
 8001ea4:	e01c      	b.n	8001ee0 <HAL_RCC_OscConfig+0x3a4>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2b05      	cmp	r3, #5
 8001eac:	d10c      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x38c>
 8001eae:	4bc2      	ldr	r3, [pc, #776]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001eb0:	6a1a      	ldr	r2, [r3, #32]
 8001eb2:	4bc1      	ldr	r3, [pc, #772]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001eb4:	2104      	movs	r1, #4
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	621a      	str	r2, [r3, #32]
 8001eba:	4bbf      	ldr	r3, [pc, #764]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001ebc:	6a1a      	ldr	r2, [r3, #32]
 8001ebe:	4bbe      	ldr	r3, [pc, #760]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	621a      	str	r2, [r3, #32]
 8001ec6:	e00b      	b.n	8001ee0 <HAL_RCC_OscConfig+0x3a4>
 8001ec8:	4bbb      	ldr	r3, [pc, #748]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001eca:	6a1a      	ldr	r2, [r3, #32]
 8001ecc:	4bba      	ldr	r3, [pc, #744]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001ece:	2101      	movs	r1, #1
 8001ed0:	438a      	bics	r2, r1
 8001ed2:	621a      	str	r2, [r3, #32]
 8001ed4:	4bb8      	ldr	r3, [pc, #736]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	4bb7      	ldr	r3, [pc, #732]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001eda:	2104      	movs	r1, #4
 8001edc:	438a      	bics	r2, r1
 8001ede:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d014      	beq.n	8001f12 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee8:	f7ff fa78 	bl	80013dc <HAL_GetTick>
 8001eec:	0003      	movs	r3, r0
 8001eee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef0:	e009      	b.n	8001f06 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7ff fa73 	bl	80013dc <HAL_GetTick>
 8001ef6:	0002      	movs	r2, r0
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	4aaf      	ldr	r2, [pc, #700]	@ (80021bc <HAL_RCC_OscConfig+0x680>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e19a      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f06:	4bac      	ldr	r3, [pc, #688]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d0f0      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x3b6>
 8001f10:	e013      	b.n	8001f3a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f12:	f7ff fa63 	bl	80013dc <HAL_GetTick>
 8001f16:	0003      	movs	r3, r0
 8001f18:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f1a:	e009      	b.n	8001f30 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f1c:	f7ff fa5e 	bl	80013dc <HAL_GetTick>
 8001f20:	0002      	movs	r2, r0
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	4aa5      	ldr	r2, [pc, #660]	@ (80021bc <HAL_RCC_OscConfig+0x680>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e185      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f30:	4ba1      	ldr	r3, [pc, #644]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	2202      	movs	r2, #2
 8001f36:	4013      	ands	r3, r2
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f3a:	231f      	movs	r3, #31
 8001f3c:	18fb      	adds	r3, r7, r3
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d105      	bne.n	8001f50 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f44:	4b9c      	ldr	r3, [pc, #624]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f46:	69da      	ldr	r2, [r3, #28]
 8001f48:	4b9b      	ldr	r3, [pc, #620]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f4a:	499d      	ldr	r1, [pc, #628]	@ (80021c0 <HAL_RCC_OscConfig+0x684>)
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2210      	movs	r2, #16
 8001f56:	4013      	ands	r3, r2
 8001f58:	d063      	beq.n	8002022 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d12a      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f62:	4b95      	ldr	r3, [pc, #596]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f66:	4b94      	ldr	r3, [pc, #592]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f68:	2104      	movs	r1, #4
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001f6e:	4b92      	ldr	r3, [pc, #584]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f72:	4b91      	ldr	r3, [pc, #580]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f74:	2101      	movs	r1, #1
 8001f76:	430a      	orrs	r2, r1
 8001f78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f7a:	f7ff fa2f 	bl	80013dc <HAL_GetTick>
 8001f7e:	0003      	movs	r3, r0
 8001f80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f84:	f7ff fa2a 	bl	80013dc <HAL_GetTick>
 8001f88:	0002      	movs	r2, r0
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e152      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f96:	4b88      	ldr	r3, [pc, #544]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d0f1      	beq.n	8001f84 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fa0:	4b85      	ldr	r3, [pc, #532]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fa4:	22f8      	movs	r2, #248	@ 0xf8
 8001fa6:	4393      	bics	r3, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	00da      	lsls	r2, r3, #3
 8001fb0:	4b81      	ldr	r3, [pc, #516]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fb6:	e034      	b.n	8002022 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	3305      	adds	r3, #5
 8001fbe:	d111      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001fc0:	4b7d      	ldr	r3, [pc, #500]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fc4:	4b7c      	ldr	r3, [pc, #496]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fc6:	2104      	movs	r1, #4
 8001fc8:	438a      	bics	r2, r1
 8001fca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fcc:	4b7a      	ldr	r3, [pc, #488]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fd0:	22f8      	movs	r2, #248	@ 0xf8
 8001fd2:	4393      	bics	r3, r2
 8001fd4:	0019      	movs	r1, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	00da      	lsls	r2, r3, #3
 8001fdc:	4b76      	ldr	r3, [pc, #472]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fe2:	e01e      	b.n	8002022 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001fe4:	4b74      	ldr	r3, [pc, #464]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fe6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fe8:	4b73      	ldr	r3, [pc, #460]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001fea:	2104      	movs	r1, #4
 8001fec:	430a      	orrs	r2, r1
 8001fee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ff0:	4b71      	ldr	r3, [pc, #452]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001ff2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ff4:	4b70      	ldr	r3, [pc, #448]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	438a      	bics	r2, r1
 8001ffa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ffc:	f7ff f9ee 	bl	80013dc <HAL_GetTick>
 8002000:	0003      	movs	r3, r0
 8002002:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002006:	f7ff f9e9 	bl	80013dc <HAL_GetTick>
 800200a:	0002      	movs	r2, r0
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e111      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002018:	4b67      	ldr	r3, [pc, #412]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800201a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800201c:	2202      	movs	r2, #2
 800201e:	4013      	ands	r3, r2
 8002020:	d1f1      	bne.n	8002006 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2220      	movs	r2, #32
 8002028:	4013      	ands	r3, r2
 800202a:	d05c      	beq.n	80020e6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800202c:	4b62      	ldr	r3, [pc, #392]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	220c      	movs	r2, #12
 8002032:	4013      	ands	r3, r2
 8002034:	2b0c      	cmp	r3, #12
 8002036:	d00e      	beq.n	8002056 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002038:	4b5f      	ldr	r3, [pc, #380]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	220c      	movs	r2, #12
 800203e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002040:	2b08      	cmp	r3, #8
 8002042:	d114      	bne.n	800206e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002044:	4b5c      	ldr	r3, [pc, #368]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	23c0      	movs	r3, #192	@ 0xc0
 800204a:	025b      	lsls	r3, r3, #9
 800204c:	401a      	ands	r2, r3
 800204e:	23c0      	movs	r3, #192	@ 0xc0
 8002050:	025b      	lsls	r3, r3, #9
 8002052:	429a      	cmp	r2, r3
 8002054:	d10b      	bne.n	800206e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002056:	4b58      	ldr	r3, [pc, #352]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002058:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	029b      	lsls	r3, r3, #10
 800205e:	4013      	ands	r3, r2
 8002060:	d040      	beq.n	80020e4 <HAL_RCC_OscConfig+0x5a8>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d03c      	beq.n	80020e4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e0e6      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d01b      	beq.n	80020ae <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002076:	4b50      	ldr	r3, [pc, #320]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800207a:	4b4f      	ldr	r3, [pc, #316]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800207c:	2180      	movs	r1, #128	@ 0x80
 800207e:	0249      	lsls	r1, r1, #9
 8002080:	430a      	orrs	r2, r1
 8002082:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff f9aa 	bl	80013dc <HAL_GetTick>
 8002088:	0003      	movs	r3, r0
 800208a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800208e:	f7ff f9a5 	bl	80013dc <HAL_GetTick>
 8002092:	0002      	movs	r2, r0
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e0cd      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80020a0:	4b45      	ldr	r3, [pc, #276]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80020a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	029b      	lsls	r3, r3, #10
 80020a8:	4013      	ands	r3, r2
 80020aa:	d0f0      	beq.n	800208e <HAL_RCC_OscConfig+0x552>
 80020ac:	e01b      	b.n	80020e6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80020ae:	4b42      	ldr	r3, [pc, #264]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80020b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020b2:	4b41      	ldr	r3, [pc, #260]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80020b4:	4943      	ldr	r1, [pc, #268]	@ (80021c4 <HAL_RCC_OscConfig+0x688>)
 80020b6:	400a      	ands	r2, r1
 80020b8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7ff f98f 	bl	80013dc <HAL_GetTick>
 80020be:	0003      	movs	r3, r0
 80020c0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020c4:	f7ff f98a 	bl	80013dc <HAL_GetTick>
 80020c8:	0002      	movs	r2, r0
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e0b2      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80020d6:	4b38      	ldr	r3, [pc, #224]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80020d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020da:	2380      	movs	r3, #128	@ 0x80
 80020dc:	029b      	lsls	r3, r3, #10
 80020de:	4013      	ands	r3, r2
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x588>
 80020e2:	e000      	b.n	80020e6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80020e4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d100      	bne.n	80020f0 <HAL_RCC_OscConfig+0x5b4>
 80020ee:	e0a4      	b.n	800223a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020f0:	4b31      	ldr	r3, [pc, #196]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	220c      	movs	r2, #12
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d100      	bne.n	80020fe <HAL_RCC_OscConfig+0x5c2>
 80020fc:	e078      	b.n	80021f0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002102:	2b02      	cmp	r3, #2
 8002104:	d14c      	bne.n	80021a0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002106:	4b2c      	ldr	r3, [pc, #176]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	4b2b      	ldr	r3, [pc, #172]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800210c:	492e      	ldr	r1, [pc, #184]	@ (80021c8 <HAL_RCC_OscConfig+0x68c>)
 800210e:	400a      	ands	r2, r1
 8002110:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002112:	f7ff f963 	bl	80013dc <HAL_GetTick>
 8002116:	0003      	movs	r3, r0
 8002118:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800211c:	f7ff f95e 	bl	80013dc <HAL_GetTick>
 8002120:	0002      	movs	r2, r0
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e086      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800212e:	4b22      	ldr	r3, [pc, #136]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	2380      	movs	r3, #128	@ 0x80
 8002134:	049b      	lsls	r3, r3, #18
 8002136:	4013      	ands	r3, r2
 8002138:	d1f0      	bne.n	800211c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800213a:	4b1f      	ldr	r3, [pc, #124]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800213c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213e:	220f      	movs	r2, #15
 8002140:	4393      	bics	r3, r2
 8002142:	0019      	movs	r1, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002148:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800214a:	430a      	orrs	r2, r1
 800214c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800214e:	4b1a      	ldr	r3, [pc, #104]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4a1e      	ldr	r2, [pc, #120]	@ (80021cc <HAL_RCC_OscConfig+0x690>)
 8002154:	4013      	ands	r3, r2
 8002156:	0019      	movs	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002160:	431a      	orrs	r2, r3
 8002162:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002164:	430a      	orrs	r2, r1
 8002166:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002168:	4b13      	ldr	r3, [pc, #76]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 800216e:	2180      	movs	r1, #128	@ 0x80
 8002170:	0449      	lsls	r1, r1, #17
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002176:	f7ff f931 	bl	80013dc <HAL_GetTick>
 800217a:	0003      	movs	r3, r0
 800217c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002180:	f7ff f92c 	bl	80013dc <HAL_GetTick>
 8002184:	0002      	movs	r2, r0
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e054      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002192:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	2380      	movs	r3, #128	@ 0x80
 8002198:	049b      	lsls	r3, r3, #18
 800219a:	4013      	ands	r3, r2
 800219c:	d0f0      	beq.n	8002180 <HAL_RCC_OscConfig+0x644>
 800219e:	e04c      	b.n	800223a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a0:	4b05      	ldr	r3, [pc, #20]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <HAL_RCC_OscConfig+0x67c>)
 80021a6:	4908      	ldr	r1, [pc, #32]	@ (80021c8 <HAL_RCC_OscConfig+0x68c>)
 80021a8:	400a      	ands	r2, r1
 80021aa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7ff f916 	bl	80013dc <HAL_GetTick>
 80021b0:	0003      	movs	r3, r0
 80021b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b4:	e015      	b.n	80021e2 <HAL_RCC_OscConfig+0x6a6>
 80021b6:	46c0      	nop			@ (mov r8, r8)
 80021b8:	40021000 	.word	0x40021000
 80021bc:	00001388 	.word	0x00001388
 80021c0:	efffffff 	.word	0xefffffff
 80021c4:	fffeffff 	.word	0xfffeffff
 80021c8:	feffffff 	.word	0xfeffffff
 80021cc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff f904 	bl	80013dc <HAL_GetTick>
 80021d4:	0002      	movs	r2, r0
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e02c      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e2:	4b18      	ldr	r3, [pc, #96]	@ (8002244 <HAL_RCC_OscConfig+0x708>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	2380      	movs	r3, #128	@ 0x80
 80021e8:	049b      	lsls	r3, r3, #18
 80021ea:	4013      	ands	r3, r2
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x694>
 80021ee:	e024      	b.n	800223a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e01f      	b.n	800223c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80021fc:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <HAL_RCC_OscConfig+0x708>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002202:	4b10      	ldr	r3, [pc, #64]	@ (8002244 <HAL_RCC_OscConfig+0x708>)
 8002204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002206:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	23c0      	movs	r3, #192	@ 0xc0
 800220c:	025b      	lsls	r3, r3, #9
 800220e:	401a      	ands	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002214:	429a      	cmp	r2, r3
 8002216:	d10e      	bne.n	8002236 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	220f      	movs	r2, #15
 800221c:	401a      	ands	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002222:	429a      	cmp	r2, r3
 8002224:	d107      	bne.n	8002236 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	23f0      	movs	r3, #240	@ 0xf0
 800222a:	039b      	lsls	r3, r3, #14
 800222c:	401a      	ands	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002232:	429a      	cmp	r2, r3
 8002234:	d001      	beq.n	800223a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	0018      	movs	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	b008      	add	sp, #32
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40021000 	.word	0x40021000

08002248 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e0bf      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800225c:	4b61      	ldr	r3, [pc, #388]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2201      	movs	r2, #1
 8002262:	4013      	ands	r3, r2
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d911      	bls.n	800228e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226a:	4b5e      	ldr	r3, [pc, #376]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2201      	movs	r2, #1
 8002270:	4393      	bics	r3, r2
 8002272:	0019      	movs	r1, r3
 8002274:	4b5b      	ldr	r3, [pc, #364]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	430a      	orrs	r2, r1
 800227a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800227c:	4b59      	ldr	r3, [pc, #356]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2201      	movs	r2, #1
 8002282:	4013      	ands	r3, r2
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d001      	beq.n	800228e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e0a6      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2202      	movs	r2, #2
 8002294:	4013      	ands	r3, r2
 8002296:	d015      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2204      	movs	r2, #4
 800229e:	4013      	ands	r3, r2
 80022a0:	d006      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80022a2:	4b51      	ldr	r3, [pc, #324]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	4b50      	ldr	r3, [pc, #320]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80022a8:	21e0      	movs	r1, #224	@ 0xe0
 80022aa:	00c9      	lsls	r1, r1, #3
 80022ac:	430a      	orrs	r2, r1
 80022ae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b0:	4b4d      	ldr	r3, [pc, #308]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	22f0      	movs	r2, #240	@ 0xf0
 80022b6:	4393      	bics	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	4b4a      	ldr	r3, [pc, #296]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80022c0:	430a      	orrs	r2, r1
 80022c2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2201      	movs	r2, #1
 80022ca:	4013      	ands	r3, r2
 80022cc:	d04c      	beq.n	8002368 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d107      	bne.n	80022e6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d6:	4b44      	ldr	r3, [pc, #272]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	2380      	movs	r3, #128	@ 0x80
 80022dc:	029b      	lsls	r3, r3, #10
 80022de:	4013      	ands	r3, r2
 80022e0:	d120      	bne.n	8002324 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e07a      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d107      	bne.n	80022fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ee:	4b3e      	ldr	r3, [pc, #248]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	2380      	movs	r3, #128	@ 0x80
 80022f4:	049b      	lsls	r3, r3, #18
 80022f6:	4013      	ands	r3, r2
 80022f8:	d114      	bne.n	8002324 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e06e      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b03      	cmp	r3, #3
 8002304:	d107      	bne.n	8002316 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002306:	4b38      	ldr	r3, [pc, #224]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002308:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800230a:	2380      	movs	r3, #128	@ 0x80
 800230c:	029b      	lsls	r3, r3, #10
 800230e:	4013      	ands	r3, r2
 8002310:	d108      	bne.n	8002324 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e062      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002316:	4b34      	ldr	r3, [pc, #208]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2202      	movs	r2, #2
 800231c:	4013      	ands	r3, r2
 800231e:	d101      	bne.n	8002324 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e05b      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002324:	4b30      	ldr	r3, [pc, #192]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2203      	movs	r2, #3
 800232a:	4393      	bics	r3, r2
 800232c:	0019      	movs	r1, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685a      	ldr	r2, [r3, #4]
 8002332:	4b2d      	ldr	r3, [pc, #180]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002334:	430a      	orrs	r2, r1
 8002336:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002338:	f7ff f850 	bl	80013dc <HAL_GetTick>
 800233c:	0003      	movs	r3, r0
 800233e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002340:	e009      	b.n	8002356 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002342:	f7ff f84b 	bl	80013dc <HAL_GetTick>
 8002346:	0002      	movs	r2, r0
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	4a27      	ldr	r2, [pc, #156]	@ (80023ec <HAL_RCC_ClockConfig+0x1a4>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e042      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002356:	4b24      	ldr	r3, [pc, #144]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	220c      	movs	r2, #12
 800235c:	401a      	ands	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	429a      	cmp	r2, r3
 8002366:	d1ec      	bne.n	8002342 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002368:	4b1e      	ldr	r3, [pc, #120]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2201      	movs	r2, #1
 800236e:	4013      	ands	r3, r2
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d211      	bcs.n	800239a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002376:	4b1b      	ldr	r3, [pc, #108]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2201      	movs	r2, #1
 800237c:	4393      	bics	r3, r2
 800237e:	0019      	movs	r1, r3
 8002380:	4b18      	ldr	r3, [pc, #96]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_RCC_ClockConfig+0x19c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2201      	movs	r2, #1
 800238e:	4013      	ands	r3, r2
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d001      	beq.n	800239a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e020      	b.n	80023dc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2204      	movs	r2, #4
 80023a0:	4013      	ands	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80023a4:	4b10      	ldr	r3, [pc, #64]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4a11      	ldr	r2, [pc, #68]	@ (80023f0 <HAL_RCC_ClockConfig+0x1a8>)
 80023aa:	4013      	ands	r3, r2
 80023ac:	0019      	movs	r1, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80023b4:	430a      	orrs	r2, r1
 80023b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023b8:	f000 f820 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 80023bc:	0001      	movs	r1, r0
 80023be:	4b0a      	ldr	r3, [pc, #40]	@ (80023e8 <HAL_RCC_ClockConfig+0x1a0>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	220f      	movs	r2, #15
 80023c6:	4013      	ands	r3, r2
 80023c8:	4a0a      	ldr	r2, [pc, #40]	@ (80023f4 <HAL_RCC_ClockConfig+0x1ac>)
 80023ca:	5cd3      	ldrb	r3, [r2, r3]
 80023cc:	000a      	movs	r2, r1
 80023ce:	40da      	lsrs	r2, r3
 80023d0:	4b09      	ldr	r3, [pc, #36]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b0>)
 80023d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80023d4:	2003      	movs	r0, #3
 80023d6:	f7fe fe83 	bl	80010e0 <HAL_InitTick>
  
  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	0018      	movs	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	b004      	add	sp, #16
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40022000 	.word	0x40022000
 80023e8:	40021000 	.word	0x40021000
 80023ec:	00001388 	.word	0x00001388
 80023f0:	fffff8ff 	.word	0xfffff8ff
 80023f4:	08003dc4 	.word	0x08003dc4
 80023f8:	20000050 	.word	0x20000050

080023fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002416:	4b2d      	ldr	r3, [pc, #180]	@ (80024cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	220c      	movs	r2, #12
 8002420:	4013      	ands	r3, r2
 8002422:	2b0c      	cmp	r3, #12
 8002424:	d046      	beq.n	80024b4 <HAL_RCC_GetSysClockFreq+0xb8>
 8002426:	d848      	bhi.n	80024ba <HAL_RCC_GetSysClockFreq+0xbe>
 8002428:	2b04      	cmp	r3, #4
 800242a:	d002      	beq.n	8002432 <HAL_RCC_GetSysClockFreq+0x36>
 800242c:	2b08      	cmp	r3, #8
 800242e:	d003      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0x3c>
 8002430:	e043      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002432:	4b27      	ldr	r3, [pc, #156]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002434:	613b      	str	r3, [r7, #16]
      break;
 8002436:	e043      	b.n	80024c0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	0c9b      	lsrs	r3, r3, #18
 800243c:	220f      	movs	r2, #15
 800243e:	4013      	ands	r3, r2
 8002440:	4a24      	ldr	r2, [pc, #144]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002442:	5cd3      	ldrb	r3, [r2, r3]
 8002444:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002446:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244a:	220f      	movs	r2, #15
 800244c:	4013      	ands	r3, r2
 800244e:	4a22      	ldr	r2, [pc, #136]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002450:	5cd3      	ldrb	r3, [r2, r3]
 8002452:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	23c0      	movs	r3, #192	@ 0xc0
 8002458:	025b      	lsls	r3, r3, #9
 800245a:	401a      	ands	r2, r3
 800245c:	2380      	movs	r3, #128	@ 0x80
 800245e:	025b      	lsls	r3, r3, #9
 8002460:	429a      	cmp	r2, r3
 8002462:	d109      	bne.n	8002478 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002464:	68b9      	ldr	r1, [r7, #8]
 8002466:	481a      	ldr	r0, [pc, #104]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002468:	f7fd fe4e 	bl	8000108 <__udivsi3>
 800246c:	0003      	movs	r3, r0
 800246e:	001a      	movs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4353      	muls	r3, r2
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	e01a      	b.n	80024ae <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	23c0      	movs	r3, #192	@ 0xc0
 800247c:	025b      	lsls	r3, r3, #9
 800247e:	401a      	ands	r2, r3
 8002480:	23c0      	movs	r3, #192	@ 0xc0
 8002482:	025b      	lsls	r3, r3, #9
 8002484:	429a      	cmp	r2, r3
 8002486:	d109      	bne.n	800249c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002488:	68b9      	ldr	r1, [r7, #8]
 800248a:	4814      	ldr	r0, [pc, #80]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xe0>)
 800248c:	f7fd fe3c 	bl	8000108 <__udivsi3>
 8002490:	0003      	movs	r3, r0
 8002492:	001a      	movs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4353      	muls	r3, r2
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	e008      	b.n	80024ae <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	480c      	ldr	r0, [pc, #48]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 80024a0:	f7fd fe32 	bl	8000108 <__udivsi3>
 80024a4:	0003      	movs	r3, r0
 80024a6:	001a      	movs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4353      	muls	r3, r2
 80024ac:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	613b      	str	r3, [r7, #16]
      break;
 80024b2:	e005      	b.n	80024c0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80024b4:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xe0>)
 80024b6:	613b      	str	r3, [r7, #16]
      break;
 80024b8:	e002      	b.n	80024c0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024ba:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 80024bc:	613b      	str	r3, [r7, #16]
      break;
 80024be:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80024c0:	693b      	ldr	r3, [r7, #16]
}
 80024c2:	0018      	movs	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b006      	add	sp, #24
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	46c0      	nop			@ (mov r8, r8)
 80024cc:	40021000 	.word	0x40021000
 80024d0:	007a1200 	.word	0x007a1200
 80024d4:	08003ddc 	.word	0x08003ddc
 80024d8:	08003dec 	.word	0x08003dec
 80024dc:	02dc6c00 	.word	0x02dc6c00

080024e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024e4:	4b02      	ldr	r3, [pc, #8]	@ (80024f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	46c0      	nop			@ (mov r8, r8)
 80024f0:	20000050 	.word	0x20000050

080024f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80024f8:	f7ff fff2 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 80024fc:	0001      	movs	r1, r0
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	0a1b      	lsrs	r3, r3, #8
 8002504:	2207      	movs	r2, #7
 8002506:	4013      	ands	r3, r2
 8002508:	4a04      	ldr	r2, [pc, #16]	@ (800251c <HAL_RCC_GetPCLK1Freq+0x28>)
 800250a:	5cd3      	ldrb	r3, [r2, r3]
 800250c:	40d9      	lsrs	r1, r3
 800250e:	000b      	movs	r3, r1
}    
 8002510:	0018      	movs	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	46c0      	nop			@ (mov r8, r8)
 8002518:	40021000 	.word	0x40021000
 800251c:	08003dd4 	.word	0x08003dd4

08002520 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2207      	movs	r2, #7
 800252e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002530:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <HAL_RCC_GetClockConfig+0x4c>)
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2203      	movs	r2, #3
 8002536:	401a      	ands	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_RCC_GetClockConfig+0x4c>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	22f0      	movs	r2, #240	@ 0xf0
 8002542:	401a      	ands	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <HAL_RCC_GetClockConfig+0x4c>)
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	23e0      	movs	r3, #224	@ 0xe0
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	401a      	ands	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002556:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <HAL_RCC_GetClockConfig+0x50>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2201      	movs	r2, #1
 800255c:	401a      	ands	r2, r3
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	601a      	str	r2, [r3, #0]
}
 8002562:	46c0      	nop			@ (mov r8, r8)
 8002564:	46bd      	mov	sp, r7
 8002566:	b002      	add	sp, #8
 8002568:	bd80      	pop	{r7, pc}
 800256a:	46c0      	nop			@ (mov r8, r8)
 800256c:	40021000 	.word	0x40021000
 8002570:	40022000 	.word	0x40022000

08002574 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	2380      	movs	r3, #128	@ 0x80
 800258a:	025b      	lsls	r3, r3, #9
 800258c:	4013      	ands	r3, r2
 800258e:	d100      	bne.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002590:	e08e      	b.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002592:	2017      	movs	r0, #23
 8002594:	183b      	adds	r3, r7, r0
 8002596:	2200      	movs	r2, #0
 8002598:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800259a:	4b6e      	ldr	r3, [pc, #440]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800259c:	69da      	ldr	r2, [r3, #28]
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	055b      	lsls	r3, r3, #21
 80025a2:	4013      	ands	r3, r2
 80025a4:	d110      	bne.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025a6:	4b6b      	ldr	r3, [pc, #428]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025a8:	69da      	ldr	r2, [r3, #28]
 80025aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025ac:	2180      	movs	r1, #128	@ 0x80
 80025ae:	0549      	lsls	r1, r1, #21
 80025b0:	430a      	orrs	r2, r1
 80025b2:	61da      	str	r2, [r3, #28]
 80025b4:	4b67      	ldr	r3, [pc, #412]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80025b6:	69da      	ldr	r2, [r3, #28]
 80025b8:	2380      	movs	r3, #128	@ 0x80
 80025ba:	055b      	lsls	r3, r3, #21
 80025bc:	4013      	ands	r3, r2
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025c2:	183b      	adds	r3, r7, r0
 80025c4:	2201      	movs	r2, #1
 80025c6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c8:	4b63      	ldr	r3, [pc, #396]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	4013      	ands	r3, r2
 80025d2:	d11a      	bne.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025d4:	4b60      	ldr	r3, [pc, #384]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4b5f      	ldr	r3, [pc, #380]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80025da:	2180      	movs	r1, #128	@ 0x80
 80025dc:	0049      	lsls	r1, r1, #1
 80025de:	430a      	orrs	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025e2:	f7fe fefb 	bl	80013dc <HAL_GetTick>
 80025e6:	0003      	movs	r3, r0
 80025e8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ea:	e008      	b.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ec:	f7fe fef6 	bl	80013dc <HAL_GetTick>
 80025f0:	0002      	movs	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b64      	cmp	r3, #100	@ 0x64
 80025f8:	d901      	bls.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e0a6      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fe:	4b56      	ldr	r3, [pc, #344]	@ (8002758 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4013      	ands	r3, r2
 8002608:	d0f0      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800260a:	4b52      	ldr	r3, [pc, #328]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800260c:	6a1a      	ldr	r2, [r3, #32]
 800260e:	23c0      	movs	r3, #192	@ 0xc0
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4013      	ands	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d034      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	23c0      	movs	r3, #192	@ 0xc0
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4013      	ands	r3, r2
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	429a      	cmp	r2, r3
 800262a:	d02c      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800262c:	4b49      	ldr	r3, [pc, #292]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	4a4a      	ldr	r2, [pc, #296]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002632:	4013      	ands	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002636:	4b47      	ldr	r3, [pc, #284]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002638:	6a1a      	ldr	r2, [r3, #32]
 800263a:	4b46      	ldr	r3, [pc, #280]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800263c:	2180      	movs	r1, #128	@ 0x80
 800263e:	0249      	lsls	r1, r1, #9
 8002640:	430a      	orrs	r2, r1
 8002642:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002644:	4b43      	ldr	r3, [pc, #268]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002646:	6a1a      	ldr	r2, [r3, #32]
 8002648:	4b42      	ldr	r3, [pc, #264]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800264a:	4945      	ldr	r1, [pc, #276]	@ (8002760 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800264c:	400a      	ands	r2, r1
 800264e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002650:	4b40      	ldr	r3, [pc, #256]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2201      	movs	r2, #1
 800265a:	4013      	ands	r3, r2
 800265c:	d013      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265e:	f7fe febd 	bl	80013dc <HAL_GetTick>
 8002662:	0003      	movs	r3, r0
 8002664:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002666:	e009      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002668:	f7fe feb8 	bl	80013dc <HAL_GetTick>
 800266c:	0002      	movs	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	4a3c      	ldr	r2, [pc, #240]	@ (8002764 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d901      	bls.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e067      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800267c:	4b35      	ldr	r3, [pc, #212]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800267e:	6a1b      	ldr	r3, [r3, #32]
 8002680:	2202      	movs	r2, #2
 8002682:	4013      	ands	r3, r2
 8002684:	d0f0      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002686:	4b33      	ldr	r3, [pc, #204]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	4a34      	ldr	r2, [pc, #208]	@ (800275c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800268c:	4013      	ands	r3, r2
 800268e:	0019      	movs	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	4b2f      	ldr	r3, [pc, #188]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002696:	430a      	orrs	r2, r1
 8002698:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800269a:	2317      	movs	r3, #23
 800269c:	18fb      	adds	r3, r7, r3
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d105      	bne.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026a6:	69da      	ldr	r2, [r3, #28]
 80026a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026aa:	492f      	ldr	r1, [pc, #188]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2201      	movs	r2, #1
 80026b6:	4013      	ands	r3, r2
 80026b8:	d009      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026ba:	4b26      	ldr	r3, [pc, #152]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	2203      	movs	r2, #3
 80026c0:	4393      	bics	r3, r2
 80026c2:	0019      	movs	r1, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	4b22      	ldr	r3, [pc, #136]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026ca:	430a      	orrs	r2, r1
 80026cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2202      	movs	r2, #2
 80026d4:	4013      	ands	r3, r2
 80026d6:	d009      	beq.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026dc:	4a23      	ldr	r2, [pc, #140]	@ (800276c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80026de:	4013      	ands	r3, r2
 80026e0:	0019      	movs	r1, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026e8:	430a      	orrs	r2, r1
 80026ea:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2220      	movs	r2, #32
 80026f2:	4013      	ands	r3, r2
 80026f4:	d009      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026f6:	4b17      	ldr	r3, [pc, #92]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	2210      	movs	r2, #16
 80026fc:	4393      	bics	r3, r2
 80026fe:	0019      	movs	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002706:	430a      	orrs	r2, r1
 8002708:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	2380      	movs	r3, #128	@ 0x80
 8002710:	029b      	lsls	r3, r3, #10
 8002712:	4013      	ands	r3, r2
 8002714:	d009      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002716:	4b0f      	ldr	r3, [pc, #60]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	2280      	movs	r2, #128	@ 0x80
 800271c:	4393      	bics	r3, r2
 800271e:	0019      	movs	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	699a      	ldr	r2, [r3, #24]
 8002724:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002726:	430a      	orrs	r2, r1
 8002728:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	2380      	movs	r3, #128	@ 0x80
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	4013      	ands	r3, r2
 8002734:	d009      	beq.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002736:	4b07      	ldr	r3, [pc, #28]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	2240      	movs	r2, #64	@ 0x40
 800273c:	4393      	bics	r3, r2
 800273e:	0019      	movs	r1, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	695a      	ldr	r2, [r3, #20]
 8002744:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002746:	430a      	orrs	r2, r1
 8002748:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b006      	add	sp, #24
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40021000 	.word	0x40021000
 8002758:	40007000 	.word	0x40007000
 800275c:	fffffcff 	.word	0xfffffcff
 8002760:	fffeffff 	.word	0xfffeffff
 8002764:	00001388 	.word	0x00001388
 8002768:	efffffff 	.word	0xefffffff
 800276c:	fffcffff 	.word	0xfffcffff

08002770 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e042      	b.n	8002808 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	223d      	movs	r2, #61	@ 0x3d
 8002786:	5c9b      	ldrb	r3, [r3, r2]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d107      	bne.n	800279e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	223c      	movs	r2, #60	@ 0x3c
 8002792:	2100      	movs	r1, #0
 8002794:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	0018      	movs	r0, r3
 800279a:	f000 f839 	bl	8002810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	223d      	movs	r2, #61	@ 0x3d
 80027a2:	2102      	movs	r1, #2
 80027a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3304      	adds	r3, #4
 80027ae:	0019      	movs	r1, r3
 80027b0:	0010      	movs	r0, r2
 80027b2:	f000 f995 	bl	8002ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2246      	movs	r2, #70	@ 0x46
 80027ba:	2101      	movs	r1, #1
 80027bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	223e      	movs	r2, #62	@ 0x3e
 80027c2:	2101      	movs	r1, #1
 80027c4:	5499      	strb	r1, [r3, r2]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	223f      	movs	r2, #63	@ 0x3f
 80027ca:	2101      	movs	r1, #1
 80027cc:	5499      	strb	r1, [r3, r2]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2240      	movs	r2, #64	@ 0x40
 80027d2:	2101      	movs	r1, #1
 80027d4:	5499      	strb	r1, [r3, r2]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2241      	movs	r2, #65	@ 0x41
 80027da:	2101      	movs	r1, #1
 80027dc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2242      	movs	r2, #66	@ 0x42
 80027e2:	2101      	movs	r1, #1
 80027e4:	5499      	strb	r1, [r3, r2]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2243      	movs	r2, #67	@ 0x43
 80027ea:	2101      	movs	r1, #1
 80027ec:	5499      	strb	r1, [r3, r2]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2244      	movs	r2, #68	@ 0x44
 80027f2:	2101      	movs	r1, #1
 80027f4:	5499      	strb	r1, [r3, r2]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2245      	movs	r2, #69	@ 0x45
 80027fa:	2101      	movs	r1, #1
 80027fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	223d      	movs	r2, #61	@ 0x3d
 8002802:	2101      	movs	r1, #1
 8002804:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	0018      	movs	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	b002      	add	sp, #8
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002818:	46c0      	nop			@ (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b002      	add	sp, #8
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	223d      	movs	r2, #61	@ 0x3d
 800282c:	5c9b      	ldrb	r3, [r3, r2]
 800282e:	b2db      	uxtb	r3, r3
 8002830:	2b01      	cmp	r3, #1
 8002832:	d001      	beq.n	8002838 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e03b      	b.n	80028b0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	223d      	movs	r2, #61	@ 0x3d
 800283c:	2102      	movs	r1, #2
 800283e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2101      	movs	r1, #1
 800284c:	430a      	orrs	r2, r1
 800284e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a18      	ldr	r2, [pc, #96]	@ (80028b8 <HAL_TIM_Base_Start_IT+0x98>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d00f      	beq.n	800287a <HAL_TIM_Base_Start_IT+0x5a>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	2380      	movs	r3, #128	@ 0x80
 8002860:	05db      	lsls	r3, r3, #23
 8002862:	429a      	cmp	r2, r3
 8002864:	d009      	beq.n	800287a <HAL_TIM_Base_Start_IT+0x5a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a14      	ldr	r2, [pc, #80]	@ (80028bc <HAL_TIM_Base_Start_IT+0x9c>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d004      	beq.n	800287a <HAL_TIM_Base_Start_IT+0x5a>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a12      	ldr	r2, [pc, #72]	@ (80028c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d111      	bne.n	800289e <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2207      	movs	r2, #7
 8002882:	4013      	ands	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b06      	cmp	r3, #6
 800288a:	d010      	beq.n	80028ae <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2101      	movs	r1, #1
 8002898:	430a      	orrs	r2, r1
 800289a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800289c:	e007      	b.n	80028ae <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2101      	movs	r1, #1
 80028aa:	430a      	orrs	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	0018      	movs	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	b004      	add	sp, #16
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40012c00 	.word	0x40012c00
 80028bc:	40000400 	.word	0x40000400
 80028c0:	40014000 	.word	0x40014000

080028c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2202      	movs	r2, #2
 80028e0:	4013      	ands	r3, r2
 80028e2:	d021      	beq.n	8002928 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2202      	movs	r2, #2
 80028e8:	4013      	ands	r3, r2
 80028ea:	d01d      	beq.n	8002928 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2203      	movs	r2, #3
 80028f2:	4252      	negs	r2, r2
 80028f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2203      	movs	r2, #3
 8002904:	4013      	ands	r3, r2
 8002906:	d004      	beq.n	8002912 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	0018      	movs	r0, r3
 800290c:	f000 f8d0 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 8002910:	e007      	b.n	8002922 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	0018      	movs	r0, r3
 8002916:	f000 f8c3 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	0018      	movs	r0, r3
 800291e:	f000 f8cf 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2204      	movs	r2, #4
 800292c:	4013      	ands	r3, r2
 800292e:	d022      	beq.n	8002976 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2204      	movs	r2, #4
 8002934:	4013      	ands	r3, r2
 8002936:	d01e      	beq.n	8002976 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2205      	movs	r2, #5
 800293e:	4252      	negs	r2, r2
 8002940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2202      	movs	r2, #2
 8002946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	699a      	ldr	r2, [r3, #24]
 800294e:	23c0      	movs	r3, #192	@ 0xc0
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4013      	ands	r3, r2
 8002954:	d004      	beq.n	8002960 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	0018      	movs	r0, r3
 800295a:	f000 f8a9 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 800295e:	e007      	b.n	8002970 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	0018      	movs	r0, r3
 8002964:	f000 f89c 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	0018      	movs	r0, r3
 800296c:	f000 f8a8 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	2208      	movs	r2, #8
 800297a:	4013      	ands	r3, r2
 800297c:	d021      	beq.n	80029c2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2208      	movs	r2, #8
 8002982:	4013      	ands	r3, r2
 8002984:	d01d      	beq.n	80029c2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2209      	movs	r2, #9
 800298c:	4252      	negs	r2, r2
 800298e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2204      	movs	r2, #4
 8002994:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	69db      	ldr	r3, [r3, #28]
 800299c:	2203      	movs	r2, #3
 800299e:	4013      	ands	r3, r2
 80029a0:	d004      	beq.n	80029ac <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	0018      	movs	r0, r3
 80029a6:	f000 f883 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 80029aa:	e007      	b.n	80029bc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	0018      	movs	r0, r3
 80029b0:	f000 f876 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	0018      	movs	r0, r3
 80029b8:	f000 f882 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	2210      	movs	r2, #16
 80029c6:	4013      	ands	r3, r2
 80029c8:	d022      	beq.n	8002a10 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2210      	movs	r2, #16
 80029ce:	4013      	ands	r3, r2
 80029d0:	d01e      	beq.n	8002a10 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2211      	movs	r2, #17
 80029d8:	4252      	negs	r2, r2
 80029da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2208      	movs	r2, #8
 80029e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	69da      	ldr	r2, [r3, #28]
 80029e8:	23c0      	movs	r3, #192	@ 0xc0
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4013      	ands	r3, r2
 80029ee:	d004      	beq.n	80029fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	0018      	movs	r0, r3
 80029f4:	f000 f85c 	bl	8002ab0 <HAL_TIM_IC_CaptureCallback>
 80029f8:	e007      	b.n	8002a0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	0018      	movs	r0, r3
 80029fe:	f000 f84f 	bl	8002aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	0018      	movs	r0, r3
 8002a06:	f000 f85b 	bl	8002ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2201      	movs	r2, #1
 8002a14:	4013      	ands	r3, r2
 8002a16:	d00c      	beq.n	8002a32 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	d008      	beq.n	8002a32 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2202      	movs	r2, #2
 8002a26:	4252      	negs	r2, r2
 8002a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f7fd fdb5 	bl	800059c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2280      	movs	r2, #128	@ 0x80
 8002a36:	4013      	ands	r3, r2
 8002a38:	d00c      	beq.n	8002a54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2280      	movs	r2, #128	@ 0x80
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d008      	beq.n	8002a54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2281      	movs	r2, #129	@ 0x81
 8002a48:	4252      	negs	r2, r2
 8002a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f000 f8dc 	bl	8002c0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2240      	movs	r2, #64	@ 0x40
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d00c      	beq.n	8002a76 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2240      	movs	r2, #64	@ 0x40
 8002a60:	4013      	ands	r3, r2
 8002a62:	d008      	beq.n	8002a76 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2241      	movs	r2, #65	@ 0x41
 8002a6a:	4252      	negs	r2, r2
 8002a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	0018      	movs	r0, r3
 8002a72:	f000 f82d 	bl	8002ad0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d00c      	beq.n	8002a98 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2220      	movs	r2, #32
 8002a82:	4013      	ands	r3, r2
 8002a84:	d008      	beq.n	8002a98 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2221      	movs	r2, #33	@ 0x21
 8002a8c:	4252      	negs	r2, r2
 8002a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	0018      	movs	r0, r3
 8002a94:	f000 f8b2 	bl	8002bfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a98:	46c0      	nop			@ (mov r8, r8)
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	b004      	add	sp, #16
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002aa8:	46c0      	nop			@ (mov r8, r8)
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	b002      	add	sp, #8
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ab8:	46c0      	nop			@ (mov r8, r8)
 8002aba:	46bd      	mov	sp, r7
 8002abc:	b002      	add	sp, #8
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ac8:	46c0      	nop			@ (mov r8, r8)
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b002      	add	sp, #8
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ad8:	46c0      	nop			@ (mov r8, r8)
 8002ada:	46bd      	mov	sp, r7
 8002adc:	b002      	add	sp, #8
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a3b      	ldr	r2, [pc, #236]	@ (8002be0 <TIM_Base_SetConfig+0x100>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d008      	beq.n	8002b0a <TIM_Base_SetConfig+0x2a>
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	2380      	movs	r3, #128	@ 0x80
 8002afc:	05db      	lsls	r3, r3, #23
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d003      	beq.n	8002b0a <TIM_Base_SetConfig+0x2a>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a37      	ldr	r2, [pc, #220]	@ (8002be4 <TIM_Base_SetConfig+0x104>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d108      	bne.n	8002b1c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2270      	movs	r2, #112	@ 0x70
 8002b0e:	4393      	bics	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a30      	ldr	r2, [pc, #192]	@ (8002be0 <TIM_Base_SetConfig+0x100>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d018      	beq.n	8002b56 <TIM_Base_SetConfig+0x76>
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	2380      	movs	r3, #128	@ 0x80
 8002b28:	05db      	lsls	r3, r3, #23
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d013      	beq.n	8002b56 <TIM_Base_SetConfig+0x76>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a2c      	ldr	r2, [pc, #176]	@ (8002be4 <TIM_Base_SetConfig+0x104>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00f      	beq.n	8002b56 <TIM_Base_SetConfig+0x76>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a2b      	ldr	r2, [pc, #172]	@ (8002be8 <TIM_Base_SetConfig+0x108>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d00b      	beq.n	8002b56 <TIM_Base_SetConfig+0x76>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a2a      	ldr	r2, [pc, #168]	@ (8002bec <TIM_Base_SetConfig+0x10c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d007      	beq.n	8002b56 <TIM_Base_SetConfig+0x76>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a29      	ldr	r2, [pc, #164]	@ (8002bf0 <TIM_Base_SetConfig+0x110>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d003      	beq.n	8002b56 <TIM_Base_SetConfig+0x76>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a28      	ldr	r2, [pc, #160]	@ (8002bf4 <TIM_Base_SetConfig+0x114>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d108      	bne.n	8002b68 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4a27      	ldr	r2, [pc, #156]	@ (8002bf8 <TIM_Base_SetConfig+0x118>)
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2280      	movs	r2, #128	@ 0x80
 8002b6c:	4393      	bics	r3, r2
 8002b6e:	001a      	movs	r2, r3
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a13      	ldr	r2, [pc, #76]	@ (8002be0 <TIM_Base_SetConfig+0x100>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00b      	beq.n	8002bae <TIM_Base_SetConfig+0xce>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a14      	ldr	r2, [pc, #80]	@ (8002bec <TIM_Base_SetConfig+0x10c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d007      	beq.n	8002bae <TIM_Base_SetConfig+0xce>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a13      	ldr	r2, [pc, #76]	@ (8002bf0 <TIM_Base_SetConfig+0x110>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d003      	beq.n	8002bae <TIM_Base_SetConfig+0xce>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a12      	ldr	r2, [pc, #72]	@ (8002bf4 <TIM_Base_SetConfig+0x114>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d103      	bne.n	8002bb6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	691a      	ldr	r2, [r3, #16]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d106      	bne.n	8002bd6 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	4393      	bics	r3, r2
 8002bd0:	001a      	movs	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	611a      	str	r2, [r3, #16]
  }
}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	b004      	add	sp, #16
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	46c0      	nop			@ (mov r8, r8)
 8002be0:	40012c00 	.word	0x40012c00
 8002be4:	40000400 	.word	0x40000400
 8002be8:	40002000 	.word	0x40002000
 8002bec:	40014000 	.word	0x40014000
 8002bf0:	40014400 	.word	0x40014400
 8002bf4:	40014800 	.word	0x40014800
 8002bf8:	fffffcff 	.word	0xfffffcff

08002bfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c04:	46c0      	nop			@ (mov r8, r8)
 8002c06:	46bd      	mov	sp, r7
 8002c08:	b002      	add	sp, #8
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c14:	46c0      	nop			@ (mov r8, r8)
 8002c16:	46bd      	mov	sp, r7
 8002c18:	b002      	add	sp, #8
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e044      	b.n	8002cb8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d107      	bne.n	8002c46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2278      	movs	r2, #120	@ 0x78
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	0018      	movs	r0, r3
 8002c42:	f7fe fb2d 	bl	80012a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2224      	movs	r2, #36	@ 0x24
 8002c4a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2101      	movs	r1, #1
 8002c58:	438a      	bics	r2, r1
 8002c5a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	0018      	movs	r0, r3
 8002c68:	f000 fb3c 	bl	80032e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f000 f9b0 	bl	8002fd4 <UART_SetConfig>
 8002c74:	0003      	movs	r3, r0
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d101      	bne.n	8002c7e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e01c      	b.n	8002cb8 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	490d      	ldr	r1, [pc, #52]	@ (8002cc0 <HAL_UART_Init+0xa4>)
 8002c8a:	400a      	ands	r2, r1
 8002c8c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	212a      	movs	r1, #42	@ 0x2a
 8002c9a:	438a      	bics	r2, r1
 8002c9c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2101      	movs	r1, #1
 8002caa:	430a      	orrs	r2, r1
 8002cac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	f000 fbcb 	bl	800344c <UART_CheckIdleState>
 8002cb6:	0003      	movs	r3, r0
}
 8002cb8:	0018      	movs	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b002      	add	sp, #8
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	ffffb7ff 	.word	0xffffb7ff

08002cc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	@ 0x28
 8002cc8:	af02      	add	r7, sp, #8
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	603b      	str	r3, [r7, #0]
 8002cd0:	1dbb      	adds	r3, r7, #6
 8002cd2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cd8:	2b20      	cmp	r3, #32
 8002cda:	d000      	beq.n	8002cde <HAL_UART_Transmit+0x1a>
 8002cdc:	e08c      	b.n	8002df8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <HAL_UART_Transmit+0x28>
 8002ce4:	1dbb      	adds	r3, r7, #6
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e084      	b.n	8002dfa <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	2380      	movs	r3, #128	@ 0x80
 8002cf6:	015b      	lsls	r3, r3, #5
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d109      	bne.n	8002d10 <HAL_UART_Transmit+0x4c>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d105      	bne.n	8002d10 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2201      	movs	r2, #1
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d001      	beq.n	8002d10 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e074      	b.n	8002dfa <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2284      	movs	r2, #132	@ 0x84
 8002d14:	2100      	movs	r1, #0
 8002d16:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2221      	movs	r2, #33	@ 0x21
 8002d1c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d1e:	f7fe fb5d 	bl	80013dc <HAL_GetTick>
 8002d22:	0003      	movs	r3, r0
 8002d24:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1dba      	adds	r2, r7, #6
 8002d2a:	2150      	movs	r1, #80	@ 0x50
 8002d2c:	8812      	ldrh	r2, [r2, #0]
 8002d2e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	1dba      	adds	r2, r7, #6
 8002d34:	2152      	movs	r1, #82	@ 0x52
 8002d36:	8812      	ldrh	r2, [r2, #0]
 8002d38:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	015b      	lsls	r3, r3, #5
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d108      	bne.n	8002d58 <HAL_UART_Transmit+0x94>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d104      	bne.n	8002d58 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	61bb      	str	r3, [r7, #24]
 8002d56:	e003      	b.n	8002d60 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d60:	e02f      	b.n	8002dc2 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	0013      	movs	r3, r2
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2180      	movs	r1, #128	@ 0x80
 8002d70:	f000 fc14 	bl	800359c <UART_WaitOnFlagUntilTimeout>
 8002d74:	1e03      	subs	r3, r0, #0
 8002d76:	d004      	beq.n	8002d82 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e03b      	b.n	8002dfa <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10b      	bne.n	8002da0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	881a      	ldrh	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	05d2      	lsls	r2, r2, #23
 8002d92:	0dd2      	lsrs	r2, r2, #23
 8002d94:	b292      	uxth	r2, r2
 8002d96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	3302      	adds	r3, #2
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	e007      	b.n	8002db0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	781a      	ldrb	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3301      	adds	r3, #1
 8002dae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2252      	movs	r2, #82	@ 0x52
 8002db4:	5a9b      	ldrh	r3, [r3, r2]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	3b01      	subs	r3, #1
 8002dba:	b299      	uxth	r1, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2252      	movs	r2, #82	@ 0x52
 8002dc0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2252      	movs	r2, #82	@ 0x52
 8002dc6:	5a9b      	ldrh	r3, [r3, r2]
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1c9      	bne.n	8002d62 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	0013      	movs	r3, r2
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2140      	movs	r1, #64	@ 0x40
 8002ddc:	f000 fbde 	bl	800359c <UART_WaitOnFlagUntilTimeout>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d004      	beq.n	8002dee <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2220      	movs	r2, #32
 8002de8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e005      	b.n	8002dfa <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2220      	movs	r2, #32
 8002df2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e000      	b.n	8002dfa <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002df8:	2302      	movs	r3, #2
  }
}
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	b008      	add	sp, #32
 8002e00:	bd80      	pop	{r7, pc}
	...

08002e04 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	@ 0x28
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	603b      	str	r3, [r7, #0]
 8002e10:	1dbb      	adds	r3, r7, #6
 8002e12:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2280      	movs	r2, #128	@ 0x80
 8002e18:	589b      	ldr	r3, [r3, r2]
 8002e1a:	2b20      	cmp	r3, #32
 8002e1c:	d000      	beq.n	8002e20 <HAL_UART_Receive+0x1c>
 8002e1e:	e0d1      	b.n	8002fc4 <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_UART_Receive+0x2a>
 8002e26:	1dbb      	adds	r3, r7, #6
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e0c9      	b.n	8002fc6 <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	2380      	movs	r3, #128	@ 0x80
 8002e38:	015b      	lsls	r3, r3, #5
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d109      	bne.n	8002e52 <HAL_UART_Receive+0x4e>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d105      	bne.n	8002e52 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d001      	beq.n	8002e52 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0b9      	b.n	8002fc6 <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2284      	movs	r2, #132	@ 0x84
 8002e56:	2100      	movs	r1, #0
 8002e58:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2280      	movs	r2, #128	@ 0x80
 8002e5e:	2122      	movs	r1, #34	@ 0x22
 8002e60:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e68:	f7fe fab8 	bl	80013dc <HAL_GetTick>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1dba      	adds	r2, r7, #6
 8002e74:	2158      	movs	r1, #88	@ 0x58
 8002e76:	8812      	ldrh	r2, [r2, #0]
 8002e78:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1dba      	adds	r2, r7, #6
 8002e7e:	215a      	movs	r1, #90	@ 0x5a
 8002e80:	8812      	ldrh	r2, [r2, #0]
 8002e82:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	2380      	movs	r3, #128	@ 0x80
 8002e8a:	015b      	lsls	r3, r3, #5
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d10d      	bne.n	8002eac <HAL_UART_Receive+0xa8>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d104      	bne.n	8002ea2 <HAL_UART_Receive+0x9e>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	225c      	movs	r2, #92	@ 0x5c
 8002e9c:	494c      	ldr	r1, [pc, #304]	@ (8002fd0 <HAL_UART_Receive+0x1cc>)
 8002e9e:	5299      	strh	r1, [r3, r2]
 8002ea0:	e02e      	b.n	8002f00 <HAL_UART_Receive+0xfc>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	225c      	movs	r2, #92	@ 0x5c
 8002ea6:	21ff      	movs	r1, #255	@ 0xff
 8002ea8:	5299      	strh	r1, [r3, r2]
 8002eaa:	e029      	b.n	8002f00 <HAL_UART_Receive+0xfc>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10d      	bne.n	8002ed0 <HAL_UART_Receive+0xcc>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d104      	bne.n	8002ec6 <HAL_UART_Receive+0xc2>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	225c      	movs	r2, #92	@ 0x5c
 8002ec0:	21ff      	movs	r1, #255	@ 0xff
 8002ec2:	5299      	strh	r1, [r3, r2]
 8002ec4:	e01c      	b.n	8002f00 <HAL_UART_Receive+0xfc>
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	225c      	movs	r2, #92	@ 0x5c
 8002eca:	217f      	movs	r1, #127	@ 0x7f
 8002ecc:	5299      	strh	r1, [r3, r2]
 8002ece:	e017      	b.n	8002f00 <HAL_UART_Receive+0xfc>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	2380      	movs	r3, #128	@ 0x80
 8002ed6:	055b      	lsls	r3, r3, #21
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d10d      	bne.n	8002ef8 <HAL_UART_Receive+0xf4>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d104      	bne.n	8002eee <HAL_UART_Receive+0xea>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	225c      	movs	r2, #92	@ 0x5c
 8002ee8:	217f      	movs	r1, #127	@ 0x7f
 8002eea:	5299      	strh	r1, [r3, r2]
 8002eec:	e008      	b.n	8002f00 <HAL_UART_Receive+0xfc>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	225c      	movs	r2, #92	@ 0x5c
 8002ef2:	213f      	movs	r1, #63	@ 0x3f
 8002ef4:	5299      	strh	r1, [r3, r2]
 8002ef6:	e003      	b.n	8002f00 <HAL_UART_Receive+0xfc>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	225c      	movs	r2, #92	@ 0x5c
 8002efc:	2100      	movs	r1, #0
 8002efe:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002f00:	2312      	movs	r3, #18
 8002f02:	18fb      	adds	r3, r7, r3
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	215c      	movs	r1, #92	@ 0x5c
 8002f08:	5a52      	ldrh	r2, [r2, r1]
 8002f0a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	2380      	movs	r3, #128	@ 0x80
 8002f12:	015b      	lsls	r3, r3, #5
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d108      	bne.n	8002f2a <HAL_UART_Receive+0x126>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d104      	bne.n	8002f2a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
 8002f28:	e003      	b.n	8002f32 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002f32:	e03b      	b.n	8002fac <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	0013      	movs	r3, r2
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2120      	movs	r1, #32
 8002f42:	f000 fb2b 	bl	800359c <UART_WaitOnFlagUntilTimeout>
 8002f46:	1e03      	subs	r3, r0, #0
 8002f48:	d005      	beq.n	8002f56 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2280      	movs	r2, #128	@ 0x80
 8002f4e:	2120      	movs	r1, #32
 8002f50:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e037      	b.n	8002fc6 <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10e      	bne.n	8002f7a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2212      	movs	r2, #18
 8002f66:	18ba      	adds	r2, r7, r2
 8002f68:	8812      	ldrh	r2, [r2, #0]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	3302      	adds	r3, #2
 8002f76:	61bb      	str	r3, [r7, #24]
 8002f78:	e00f      	b.n	8002f9a <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2212      	movs	r2, #18
 8002f86:	18ba      	adds	r2, r7, r2
 8002f88:	8812      	ldrh	r2, [r2, #0]
 8002f8a:	b2d2      	uxtb	r2, r2
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	3301      	adds	r3, #1
 8002f98:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	225a      	movs	r2, #90	@ 0x5a
 8002f9e:	5a9b      	ldrh	r3, [r3, r2]
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	b299      	uxth	r1, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	225a      	movs	r2, #90	@ 0x5a
 8002faa:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	225a      	movs	r2, #90	@ 0x5a
 8002fb0:	5a9b      	ldrh	r3, [r3, r2]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1bd      	bne.n	8002f34 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2280      	movs	r2, #128	@ 0x80
 8002fbc:	2120      	movs	r1, #32
 8002fbe:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	e000      	b.n	8002fc6 <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 8002fc4:	2302      	movs	r3, #2
  }
}
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b008      	add	sp, #32
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			@ (mov r8, r8)
 8002fd0:	000001ff 	.word	0x000001ff

08002fd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b088      	sub	sp, #32
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fdc:	231e      	movs	r3, #30
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	431a      	orrs	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	69db      	ldr	r3, [r3, #28]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4aaf      	ldr	r2, [pc, #700]	@ (80032c0 <UART_SetConfig+0x2ec>)
 8003004:	4013      	ands	r3, r2
 8003006:	0019      	movs	r1, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	430a      	orrs	r2, r1
 8003010:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	4aaa      	ldr	r2, [pc, #680]	@ (80032c4 <UART_SetConfig+0x2f0>)
 800301a:	4013      	ands	r3, r2
 800301c:	0019      	movs	r1, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	430a      	orrs	r2, r1
 8003028:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	4313      	orrs	r3, r2
 8003038:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	4aa1      	ldr	r2, [pc, #644]	@ (80032c8 <UART_SetConfig+0x2f4>)
 8003042:	4013      	ands	r3, r2
 8003044:	0019      	movs	r1, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	430a      	orrs	r2, r1
 800304e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a9d      	ldr	r2, [pc, #628]	@ (80032cc <UART_SetConfig+0x2f8>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d127      	bne.n	80030aa <UART_SetConfig+0xd6>
 800305a:	4b9d      	ldr	r3, [pc, #628]	@ (80032d0 <UART_SetConfig+0x2fc>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305e:	2203      	movs	r2, #3
 8003060:	4013      	ands	r3, r2
 8003062:	2b03      	cmp	r3, #3
 8003064:	d00d      	beq.n	8003082 <UART_SetConfig+0xae>
 8003066:	d81b      	bhi.n	80030a0 <UART_SetConfig+0xcc>
 8003068:	2b02      	cmp	r3, #2
 800306a:	d014      	beq.n	8003096 <UART_SetConfig+0xc2>
 800306c:	d818      	bhi.n	80030a0 <UART_SetConfig+0xcc>
 800306e:	2b00      	cmp	r3, #0
 8003070:	d002      	beq.n	8003078 <UART_SetConfig+0xa4>
 8003072:	2b01      	cmp	r3, #1
 8003074:	d00a      	beq.n	800308c <UART_SetConfig+0xb8>
 8003076:	e013      	b.n	80030a0 <UART_SetConfig+0xcc>
 8003078:	231f      	movs	r3, #31
 800307a:	18fb      	adds	r3, r7, r3
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
 8003080:	e065      	b.n	800314e <UART_SetConfig+0x17a>
 8003082:	231f      	movs	r3, #31
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	2202      	movs	r2, #2
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	e060      	b.n	800314e <UART_SetConfig+0x17a>
 800308c:	231f      	movs	r3, #31
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	2204      	movs	r2, #4
 8003092:	701a      	strb	r2, [r3, #0]
 8003094:	e05b      	b.n	800314e <UART_SetConfig+0x17a>
 8003096:	231f      	movs	r3, #31
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	2208      	movs	r2, #8
 800309c:	701a      	strb	r2, [r3, #0]
 800309e:	e056      	b.n	800314e <UART_SetConfig+0x17a>
 80030a0:	231f      	movs	r3, #31
 80030a2:	18fb      	adds	r3, r7, r3
 80030a4:	2210      	movs	r2, #16
 80030a6:	701a      	strb	r2, [r3, #0]
 80030a8:	e051      	b.n	800314e <UART_SetConfig+0x17a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a89      	ldr	r2, [pc, #548]	@ (80032d4 <UART_SetConfig+0x300>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d134      	bne.n	800311e <UART_SetConfig+0x14a>
 80030b4:	4b86      	ldr	r3, [pc, #536]	@ (80032d0 <UART_SetConfig+0x2fc>)
 80030b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030b8:	23c0      	movs	r3, #192	@ 0xc0
 80030ba:	029b      	lsls	r3, r3, #10
 80030bc:	4013      	ands	r3, r2
 80030be:	22c0      	movs	r2, #192	@ 0xc0
 80030c0:	0292      	lsls	r2, r2, #10
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d017      	beq.n	80030f6 <UART_SetConfig+0x122>
 80030c6:	22c0      	movs	r2, #192	@ 0xc0
 80030c8:	0292      	lsls	r2, r2, #10
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d822      	bhi.n	8003114 <UART_SetConfig+0x140>
 80030ce:	2280      	movs	r2, #128	@ 0x80
 80030d0:	0292      	lsls	r2, r2, #10
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d019      	beq.n	800310a <UART_SetConfig+0x136>
 80030d6:	2280      	movs	r2, #128	@ 0x80
 80030d8:	0292      	lsls	r2, r2, #10
 80030da:	4293      	cmp	r3, r2
 80030dc:	d81a      	bhi.n	8003114 <UART_SetConfig+0x140>
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d004      	beq.n	80030ec <UART_SetConfig+0x118>
 80030e2:	2280      	movs	r2, #128	@ 0x80
 80030e4:	0252      	lsls	r2, r2, #9
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d00a      	beq.n	8003100 <UART_SetConfig+0x12c>
 80030ea:	e013      	b.n	8003114 <UART_SetConfig+0x140>
 80030ec:	231f      	movs	r3, #31
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	2200      	movs	r2, #0
 80030f2:	701a      	strb	r2, [r3, #0]
 80030f4:	e02b      	b.n	800314e <UART_SetConfig+0x17a>
 80030f6:	231f      	movs	r3, #31
 80030f8:	18fb      	adds	r3, r7, r3
 80030fa:	2202      	movs	r2, #2
 80030fc:	701a      	strb	r2, [r3, #0]
 80030fe:	e026      	b.n	800314e <UART_SetConfig+0x17a>
 8003100:	231f      	movs	r3, #31
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	2204      	movs	r2, #4
 8003106:	701a      	strb	r2, [r3, #0]
 8003108:	e021      	b.n	800314e <UART_SetConfig+0x17a>
 800310a:	231f      	movs	r3, #31
 800310c:	18fb      	adds	r3, r7, r3
 800310e:	2208      	movs	r2, #8
 8003110:	701a      	strb	r2, [r3, #0]
 8003112:	e01c      	b.n	800314e <UART_SetConfig+0x17a>
 8003114:	231f      	movs	r3, #31
 8003116:	18fb      	adds	r3, r7, r3
 8003118:	2210      	movs	r2, #16
 800311a:	701a      	strb	r2, [r3, #0]
 800311c:	e017      	b.n	800314e <UART_SetConfig+0x17a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a6d      	ldr	r2, [pc, #436]	@ (80032d8 <UART_SetConfig+0x304>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d104      	bne.n	8003132 <UART_SetConfig+0x15e>
 8003128:	231f      	movs	r3, #31
 800312a:	18fb      	adds	r3, r7, r3
 800312c:	2200      	movs	r2, #0
 800312e:	701a      	strb	r2, [r3, #0]
 8003130:	e00d      	b.n	800314e <UART_SetConfig+0x17a>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a69      	ldr	r2, [pc, #420]	@ (80032dc <UART_SetConfig+0x308>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d104      	bne.n	8003146 <UART_SetConfig+0x172>
 800313c:	231f      	movs	r3, #31
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
 8003144:	e003      	b.n	800314e <UART_SetConfig+0x17a>
 8003146:	231f      	movs	r3, #31
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	2210      	movs	r2, #16
 800314c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69da      	ldr	r2, [r3, #28]
 8003152:	2380      	movs	r3, #128	@ 0x80
 8003154:	021b      	lsls	r3, r3, #8
 8003156:	429a      	cmp	r2, r3
 8003158:	d15c      	bne.n	8003214 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 800315a:	231f      	movs	r3, #31
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	2b08      	cmp	r3, #8
 8003162:	d015      	beq.n	8003190 <UART_SetConfig+0x1bc>
 8003164:	dc18      	bgt.n	8003198 <UART_SetConfig+0x1c4>
 8003166:	2b04      	cmp	r3, #4
 8003168:	d00d      	beq.n	8003186 <UART_SetConfig+0x1b2>
 800316a:	dc15      	bgt.n	8003198 <UART_SetConfig+0x1c4>
 800316c:	2b00      	cmp	r3, #0
 800316e:	d002      	beq.n	8003176 <UART_SetConfig+0x1a2>
 8003170:	2b02      	cmp	r3, #2
 8003172:	d005      	beq.n	8003180 <UART_SetConfig+0x1ac>
 8003174:	e010      	b.n	8003198 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003176:	f7ff f9bd 	bl	80024f4 <HAL_RCC_GetPCLK1Freq>
 800317a:	0003      	movs	r3, r0
 800317c:	61bb      	str	r3, [r7, #24]
        break;
 800317e:	e012      	b.n	80031a6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003180:	4b57      	ldr	r3, [pc, #348]	@ (80032e0 <UART_SetConfig+0x30c>)
 8003182:	61bb      	str	r3, [r7, #24]
        break;
 8003184:	e00f      	b.n	80031a6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003186:	f7ff f939 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 800318a:	0003      	movs	r3, r0
 800318c:	61bb      	str	r3, [r7, #24]
        break;
 800318e:	e00a      	b.n	80031a6 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003190:	2380      	movs	r3, #128	@ 0x80
 8003192:	021b      	lsls	r3, r3, #8
 8003194:	61bb      	str	r3, [r7, #24]
        break;
 8003196:	e006      	b.n	80031a6 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800319c:	231e      	movs	r3, #30
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2201      	movs	r2, #1
 80031a2:	701a      	strb	r2, [r3, #0]
        break;
 80031a4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d100      	bne.n	80031ae <UART_SetConfig+0x1da>
 80031ac:	e07a      	b.n	80032a4 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	005a      	lsls	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	085b      	lsrs	r3, r3, #1
 80031b8:	18d2      	adds	r2, r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	0019      	movs	r1, r3
 80031c0:	0010      	movs	r0, r2
 80031c2:	f7fc ffa1 	bl	8000108 <__udivsi3>
 80031c6:	0003      	movs	r3, r0
 80031c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2b0f      	cmp	r3, #15
 80031ce:	d91c      	bls.n	800320a <UART_SetConfig+0x236>
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	2380      	movs	r3, #128	@ 0x80
 80031d4:	025b      	lsls	r3, r3, #9
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d217      	bcs.n	800320a <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	b29a      	uxth	r2, r3
 80031de:	200e      	movs	r0, #14
 80031e0:	183b      	adds	r3, r7, r0
 80031e2:	210f      	movs	r1, #15
 80031e4:	438a      	bics	r2, r1
 80031e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	085b      	lsrs	r3, r3, #1
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	2207      	movs	r2, #7
 80031f0:	4013      	ands	r3, r2
 80031f2:	b299      	uxth	r1, r3
 80031f4:	183b      	adds	r3, r7, r0
 80031f6:	183a      	adds	r2, r7, r0
 80031f8:	8812      	ldrh	r2, [r2, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	183a      	adds	r2, r7, r0
 8003204:	8812      	ldrh	r2, [r2, #0]
 8003206:	60da      	str	r2, [r3, #12]
 8003208:	e04c      	b.n	80032a4 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800320a:	231e      	movs	r3, #30
 800320c:	18fb      	adds	r3, r7, r3
 800320e:	2201      	movs	r2, #1
 8003210:	701a      	strb	r2, [r3, #0]
 8003212:	e047      	b.n	80032a4 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003214:	231f      	movs	r3, #31
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b08      	cmp	r3, #8
 800321c:	d015      	beq.n	800324a <UART_SetConfig+0x276>
 800321e:	dc18      	bgt.n	8003252 <UART_SetConfig+0x27e>
 8003220:	2b04      	cmp	r3, #4
 8003222:	d00d      	beq.n	8003240 <UART_SetConfig+0x26c>
 8003224:	dc15      	bgt.n	8003252 <UART_SetConfig+0x27e>
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <UART_SetConfig+0x25c>
 800322a:	2b02      	cmp	r3, #2
 800322c:	d005      	beq.n	800323a <UART_SetConfig+0x266>
 800322e:	e010      	b.n	8003252 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003230:	f7ff f960 	bl	80024f4 <HAL_RCC_GetPCLK1Freq>
 8003234:	0003      	movs	r3, r0
 8003236:	61bb      	str	r3, [r7, #24]
        break;
 8003238:	e012      	b.n	8003260 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800323a:	4b29      	ldr	r3, [pc, #164]	@ (80032e0 <UART_SetConfig+0x30c>)
 800323c:	61bb      	str	r3, [r7, #24]
        break;
 800323e:	e00f      	b.n	8003260 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003240:	f7ff f8dc 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 8003244:	0003      	movs	r3, r0
 8003246:	61bb      	str	r3, [r7, #24]
        break;
 8003248:	e00a      	b.n	8003260 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800324a:	2380      	movs	r3, #128	@ 0x80
 800324c:	021b      	lsls	r3, r3, #8
 800324e:	61bb      	str	r3, [r7, #24]
        break;
 8003250:	e006      	b.n	8003260 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8003252:	2300      	movs	r3, #0
 8003254:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003256:	231e      	movs	r3, #30
 8003258:	18fb      	adds	r3, r7, r3
 800325a:	2201      	movs	r2, #1
 800325c:	701a      	strb	r2, [r3, #0]
        break;
 800325e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d01e      	beq.n	80032a4 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	085a      	lsrs	r2, r3, #1
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	18d2      	adds	r2, r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	0019      	movs	r1, r3
 8003276:	0010      	movs	r0, r2
 8003278:	f7fc ff46 	bl	8000108 <__udivsi3>
 800327c:	0003      	movs	r3, r0
 800327e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	2b0f      	cmp	r3, #15
 8003284:	d90a      	bls.n	800329c <UART_SetConfig+0x2c8>
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	2380      	movs	r3, #128	@ 0x80
 800328a:	025b      	lsls	r3, r3, #9
 800328c:	429a      	cmp	r2, r3
 800328e:	d205      	bcs.n	800329c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	b29a      	uxth	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	60da      	str	r2, [r3, #12]
 800329a:	e003      	b.n	80032a4 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800329c:	231e      	movs	r3, #30
 800329e:	18fb      	adds	r3, r7, r3
 80032a0:	2201      	movs	r2, #1
 80032a2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80032b0:	231e      	movs	r3, #30
 80032b2:	18fb      	adds	r3, r7, r3
 80032b4:	781b      	ldrb	r3, [r3, #0]
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b008      	add	sp, #32
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	46c0      	nop			@ (mov r8, r8)
 80032c0:	efff69f3 	.word	0xefff69f3
 80032c4:	ffffcfff 	.word	0xffffcfff
 80032c8:	fffff4ff 	.word	0xfffff4ff
 80032cc:	40013800 	.word	0x40013800
 80032d0:	40021000 	.word	0x40021000
 80032d4:	40004400 	.word	0x40004400
 80032d8:	40004800 	.word	0x40004800
 80032dc:	40004c00 	.word	0x40004c00
 80032e0:	007a1200 	.word	0x007a1200

080032e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	2208      	movs	r2, #8
 80032f2:	4013      	ands	r3, r2
 80032f4:	d00b      	beq.n	800330e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003428 <UART_AdvFeatureConfig+0x144>)
 80032fe:	4013      	ands	r3, r2
 8003300:	0019      	movs	r1, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	430a      	orrs	r2, r1
 800330c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003312:	2201      	movs	r2, #1
 8003314:	4013      	ands	r3, r2
 8003316:	d00b      	beq.n	8003330 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	4a43      	ldr	r2, [pc, #268]	@ (800342c <UART_AdvFeatureConfig+0x148>)
 8003320:	4013      	ands	r3, r2
 8003322:	0019      	movs	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	2202      	movs	r2, #2
 8003336:	4013      	ands	r3, r2
 8003338:	d00b      	beq.n	8003352 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	4a3b      	ldr	r2, [pc, #236]	@ (8003430 <UART_AdvFeatureConfig+0x14c>)
 8003342:	4013      	ands	r3, r2
 8003344:	0019      	movs	r1, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003356:	2204      	movs	r2, #4
 8003358:	4013      	ands	r3, r2
 800335a:	d00b      	beq.n	8003374 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4a34      	ldr	r2, [pc, #208]	@ (8003434 <UART_AdvFeatureConfig+0x150>)
 8003364:	4013      	ands	r3, r2
 8003366:	0019      	movs	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	430a      	orrs	r2, r1
 8003372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003378:	2210      	movs	r2, #16
 800337a:	4013      	ands	r3, r2
 800337c:	d00b      	beq.n	8003396 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4a2c      	ldr	r2, [pc, #176]	@ (8003438 <UART_AdvFeatureConfig+0x154>)
 8003386:	4013      	ands	r3, r2
 8003388:	0019      	movs	r1, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	2220      	movs	r2, #32
 800339c:	4013      	ands	r3, r2
 800339e:	d00b      	beq.n	80033b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	4a25      	ldr	r2, [pc, #148]	@ (800343c <UART_AdvFeatureConfig+0x158>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	0019      	movs	r1, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	2240      	movs	r2, #64	@ 0x40
 80033be:	4013      	ands	r3, r2
 80033c0:	d01d      	beq.n	80033fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003440 <UART_AdvFeatureConfig+0x15c>)
 80033ca:	4013      	ands	r3, r2
 80033cc:	0019      	movs	r1, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033de:	2380      	movs	r3, #128	@ 0x80
 80033e0:	035b      	lsls	r3, r3, #13
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d10b      	bne.n	80033fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	4a15      	ldr	r2, [pc, #84]	@ (8003444 <UART_AdvFeatureConfig+0x160>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	0019      	movs	r1, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	2280      	movs	r2, #128	@ 0x80
 8003404:	4013      	ands	r3, r2
 8003406:	d00b      	beq.n	8003420 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	4a0e      	ldr	r2, [pc, #56]	@ (8003448 <UART_AdvFeatureConfig+0x164>)
 8003410:	4013      	ands	r3, r2
 8003412:	0019      	movs	r1, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	605a      	str	r2, [r3, #4]
  }
}
 8003420:	46c0      	nop			@ (mov r8, r8)
 8003422:	46bd      	mov	sp, r7
 8003424:	b002      	add	sp, #8
 8003426:	bd80      	pop	{r7, pc}
 8003428:	ffff7fff 	.word	0xffff7fff
 800342c:	fffdffff 	.word	0xfffdffff
 8003430:	fffeffff 	.word	0xfffeffff
 8003434:	fffbffff 	.word	0xfffbffff
 8003438:	ffffefff 	.word	0xffffefff
 800343c:	ffffdfff 	.word	0xffffdfff
 8003440:	ffefffff 	.word	0xffefffff
 8003444:	ff9fffff 	.word	0xff9fffff
 8003448:	fff7ffff 	.word	0xfff7ffff

0800344c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b092      	sub	sp, #72	@ 0x48
 8003450:	af02      	add	r7, sp, #8
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2284      	movs	r2, #132	@ 0x84
 8003458:	2100      	movs	r1, #0
 800345a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800345c:	f7fd ffbe 	bl	80013dc <HAL_GetTick>
 8003460:	0003      	movs	r3, r0
 8003462:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2208      	movs	r2, #8
 800346c:	4013      	ands	r3, r2
 800346e:	2b08      	cmp	r3, #8
 8003470:	d12c      	bne.n	80034cc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003472:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003474:	2280      	movs	r2, #128	@ 0x80
 8003476:	0391      	lsls	r1, r2, #14
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4a46      	ldr	r2, [pc, #280]	@ (8003594 <UART_CheckIdleState+0x148>)
 800347c:	9200      	str	r2, [sp, #0]
 800347e:	2200      	movs	r2, #0
 8003480:	f000 f88c 	bl	800359c <UART_WaitOnFlagUntilTimeout>
 8003484:	1e03      	subs	r3, r0, #0
 8003486:	d021      	beq.n	80034cc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003488:	f3ef 8310 	mrs	r3, PRIMASK
 800348c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003490:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003492:	2301      	movs	r3, #1
 8003494:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003498:	f383 8810 	msr	PRIMASK, r3
}
 800349c:	46c0      	nop			@ (mov r8, r8)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2180      	movs	r1, #128	@ 0x80
 80034aa:	438a      	bics	r2, r1
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b4:	f383 8810 	msr	PRIMASK, r3
}
 80034b8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2220      	movs	r2, #32
 80034be:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2278      	movs	r2, #120	@ 0x78
 80034c4:	2100      	movs	r1, #0
 80034c6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e05f      	b.n	800358c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2204      	movs	r2, #4
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d146      	bne.n	8003568 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034dc:	2280      	movs	r2, #128	@ 0x80
 80034de:	03d1      	lsls	r1, r2, #15
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003594 <UART_CheckIdleState+0x148>)
 80034e4:	9200      	str	r2, [sp, #0]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f000 f858 	bl	800359c <UART_WaitOnFlagUntilTimeout>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d03b      	beq.n	8003568 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f0:	f3ef 8310 	mrs	r3, PRIMASK
 80034f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80034f6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80034fa:	2301      	movs	r3, #1
 80034fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	f383 8810 	msr	PRIMASK, r3
}
 8003504:	46c0      	nop			@ (mov r8, r8)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4921      	ldr	r1, [pc, #132]	@ (8003598 <UART_CheckIdleState+0x14c>)
 8003512:	400a      	ands	r2, r1
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003518:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f383 8810 	msr	PRIMASK, r3
}
 8003520:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003522:	f3ef 8310 	mrs	r3, PRIMASK
 8003526:	61bb      	str	r3, [r7, #24]
  return(result);
 8003528:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800352a:	633b      	str	r3, [r7, #48]	@ 0x30
 800352c:	2301      	movs	r3, #1
 800352e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	f383 8810 	msr	PRIMASK, r3
}
 8003536:	46c0      	nop			@ (mov r8, r8)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2101      	movs	r1, #1
 8003544:	438a      	bics	r2, r1
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354c:	6a3b      	ldr	r3, [r7, #32]
 800354e:	f383 8810 	msr	PRIMASK, r3
}
 8003552:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2280      	movs	r2, #128	@ 0x80
 8003558:	2120      	movs	r1, #32
 800355a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2278      	movs	r2, #120	@ 0x78
 8003560:	2100      	movs	r1, #0
 8003562:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e011      	b.n	800358c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2220      	movs	r2, #32
 800356c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2280      	movs	r2, #128	@ 0x80
 8003572:	2120      	movs	r1, #32
 8003574:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2278      	movs	r2, #120	@ 0x78
 8003586:	2100      	movs	r1, #0
 8003588:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	0018      	movs	r0, r3
 800358e:	46bd      	mov	sp, r7
 8003590:	b010      	add	sp, #64	@ 0x40
 8003592:	bd80      	pop	{r7, pc}
 8003594:	01ffffff 	.word	0x01ffffff
 8003598:	fffffedf 	.word	0xfffffedf

0800359c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	603b      	str	r3, [r7, #0]
 80035a8:	1dfb      	adds	r3, r7, #7
 80035aa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ac:	e051      	b.n	8003652 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	3301      	adds	r3, #1
 80035b2:	d04e      	beq.n	8003652 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b4:	f7fd ff12 	bl	80013dc <HAL_GetTick>
 80035b8:	0002      	movs	r2, r0
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d302      	bcc.n	80035ca <UART_WaitOnFlagUntilTimeout+0x2e>
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e051      	b.n	8003672 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2204      	movs	r2, #4
 80035d6:	4013      	ands	r3, r2
 80035d8:	d03b      	beq.n	8003652 <UART_WaitOnFlagUntilTimeout+0xb6>
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	2b80      	cmp	r3, #128	@ 0x80
 80035de:	d038      	beq.n	8003652 <UART_WaitOnFlagUntilTimeout+0xb6>
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b40      	cmp	r3, #64	@ 0x40
 80035e4:	d035      	beq.n	8003652 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	2208      	movs	r2, #8
 80035ee:	4013      	ands	r3, r2
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	d111      	bne.n	8003618 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2208      	movs	r2, #8
 80035fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	0018      	movs	r0, r3
 8003600:	f000 f83c 	bl	800367c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2284      	movs	r2, #132	@ 0x84
 8003608:	2108      	movs	r1, #8
 800360a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2278      	movs	r2, #120	@ 0x78
 8003610:	2100      	movs	r1, #0
 8003612:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e02c      	b.n	8003672 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	69da      	ldr	r2, [r3, #28]
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	011b      	lsls	r3, r3, #4
 8003622:	401a      	ands	r2, r3
 8003624:	2380      	movs	r3, #128	@ 0x80
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	429a      	cmp	r2, r3
 800362a:	d112      	bne.n	8003652 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2280      	movs	r2, #128	@ 0x80
 8003632:	0112      	lsls	r2, r2, #4
 8003634:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	0018      	movs	r0, r3
 800363a:	f000 f81f 	bl	800367c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2284      	movs	r2, #132	@ 0x84
 8003642:	2120      	movs	r1, #32
 8003644:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2278      	movs	r2, #120	@ 0x78
 800364a:	2100      	movs	r1, #0
 800364c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e00f      	b.n	8003672 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	4013      	ands	r3, r2
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	425a      	negs	r2, r3
 8003662:	4153      	adcs	r3, r2
 8003664:	b2db      	uxtb	r3, r3
 8003666:	001a      	movs	r2, r3
 8003668:	1dfb      	adds	r3, r7, #7
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d09e      	beq.n	80035ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	0018      	movs	r0, r3
 8003674:	46bd      	mov	sp, r7
 8003676:	b004      	add	sp, #16
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08e      	sub	sp, #56	@ 0x38
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003684:	f3ef 8310 	mrs	r3, PRIMASK
 8003688:	617b      	str	r3, [r7, #20]
  return(result);
 800368a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800368c:	637b      	str	r3, [r7, #52]	@ 0x34
 800368e:	2301      	movs	r3, #1
 8003690:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	f383 8810 	msr	PRIMASK, r3
}
 8003698:	46c0      	nop			@ (mov r8, r8)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4926      	ldr	r1, [pc, #152]	@ (8003740 <UART_EndRxTransfer+0xc4>)
 80036a6:	400a      	ands	r2, r1
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f383 8810 	msr	PRIMASK, r3
}
 80036b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036b6:	f3ef 8310 	mrs	r3, PRIMASK
 80036ba:	623b      	str	r3, [r7, #32]
  return(result);
 80036bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036be:	633b      	str	r3, [r7, #48]	@ 0x30
 80036c0:	2301      	movs	r3, #1
 80036c2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	f383 8810 	msr	PRIMASK, r3
}
 80036ca:	46c0      	nop			@ (mov r8, r8)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2101      	movs	r1, #1
 80036d8:	438a      	bics	r2, r1
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036de:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e2:	f383 8810 	msr	PRIMASK, r3
}
 80036e6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d118      	bne.n	8003722 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f0:	f3ef 8310 	mrs	r3, PRIMASK
 80036f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80036f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036fa:	2301      	movs	r3, #1
 80036fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f383 8810 	msr	PRIMASK, r3
}
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2110      	movs	r1, #16
 8003712:	438a      	bics	r2, r1
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003718:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	f383 8810 	msr	PRIMASK, r3
}
 8003720:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2280      	movs	r2, #128	@ 0x80
 8003726:	2120      	movs	r1, #32
 8003728:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003736:	46c0      	nop			@ (mov r8, r8)
 8003738:	46bd      	mov	sp, r7
 800373a:	b00e      	add	sp, #56	@ 0x38
 800373c:	bd80      	pop	{r7, pc}
 800373e:	46c0      	nop			@ (mov r8, r8)
 8003740:	fffffedf 	.word	0xfffffedf

08003744 <memset>:
 8003744:	0003      	movs	r3, r0
 8003746:	1882      	adds	r2, r0, r2
 8003748:	4293      	cmp	r3, r2
 800374a:	d100      	bne.n	800374e <memset+0xa>
 800374c:	4770      	bx	lr
 800374e:	7019      	strb	r1, [r3, #0]
 8003750:	3301      	adds	r3, #1
 8003752:	e7f9      	b.n	8003748 <memset+0x4>

08003754 <__libc_init_array>:
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	2600      	movs	r6, #0
 8003758:	4c0c      	ldr	r4, [pc, #48]	@ (800378c <__libc_init_array+0x38>)
 800375a:	4d0d      	ldr	r5, [pc, #52]	@ (8003790 <__libc_init_array+0x3c>)
 800375c:	1b64      	subs	r4, r4, r5
 800375e:	10a4      	asrs	r4, r4, #2
 8003760:	42a6      	cmp	r6, r4
 8003762:	d109      	bne.n	8003778 <__libc_init_array+0x24>
 8003764:	2600      	movs	r6, #0
 8003766:	f000 f823 	bl	80037b0 <_init>
 800376a:	4c0a      	ldr	r4, [pc, #40]	@ (8003794 <__libc_init_array+0x40>)
 800376c:	4d0a      	ldr	r5, [pc, #40]	@ (8003798 <__libc_init_array+0x44>)
 800376e:	1b64      	subs	r4, r4, r5
 8003770:	10a4      	asrs	r4, r4, #2
 8003772:	42a6      	cmp	r6, r4
 8003774:	d105      	bne.n	8003782 <__libc_init_array+0x2e>
 8003776:	bd70      	pop	{r4, r5, r6, pc}
 8003778:	00b3      	lsls	r3, r6, #2
 800377a:	58eb      	ldr	r3, [r5, r3]
 800377c:	4798      	blx	r3
 800377e:	3601      	adds	r6, #1
 8003780:	e7ee      	b.n	8003760 <__libc_init_array+0xc>
 8003782:	00b3      	lsls	r3, r6, #2
 8003784:	58eb      	ldr	r3, [r5, r3]
 8003786:	4798      	blx	r3
 8003788:	3601      	adds	r6, #1
 800378a:	e7f2      	b.n	8003772 <__libc_init_array+0x1e>
 800378c:	08003dfc 	.word	0x08003dfc
 8003790:	08003dfc 	.word	0x08003dfc
 8003794:	08003e00 	.word	0x08003e00
 8003798:	08003dfc 	.word	0x08003dfc

0800379c <memcpy>:
 800379c:	2300      	movs	r3, #0
 800379e:	b510      	push	{r4, lr}
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d100      	bne.n	80037a6 <memcpy+0xa>
 80037a4:	bd10      	pop	{r4, pc}
 80037a6:	5ccc      	ldrb	r4, [r1, r3]
 80037a8:	54c4      	strb	r4, [r0, r3]
 80037aa:	3301      	adds	r3, #1
 80037ac:	e7f8      	b.n	80037a0 <memcpy+0x4>
	...

080037b0 <_init>:
 80037b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b2:	46c0      	nop			@ (mov r8, r8)
 80037b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b6:	bc08      	pop	{r3}
 80037b8:	469e      	mov	lr, r3
 80037ba:	4770      	bx	lr

080037bc <_fini>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	46c0      	nop			@ (mov r8, r8)
 80037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c2:	bc08      	pop	{r3}
 80037c4:	469e      	mov	lr, r3
 80037c6:	4770      	bx	lr
