{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 18:15:02 2016 " "Info: Processing started: Wed Oct 19 18:15:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiyan_2 -c shiyan_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shiyan_2 -c shiyan_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT4B.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CNT4B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT4B-behav " "Info: Found design unit 1: CNT4B-behav" {  } { { "CNT4B.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_2/CNT4B.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT4B " "Info: Found entity 1: CNT4B" {  } { { "CNT4B.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_2/CNT4B.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiyan_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiyan_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiyan_2 " "Info: Found entity 1: shiyan_2" {  } { { "shiyan_2.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/shiyan_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sikaoti.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sikaoti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sikaoti-behav " "Info: Found design unit 1: sikaoti-behav" {  } { { "sikaoti.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_2/sikaoti.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sikaoti " "Info: Found entity 1: sikaoti" {  } { { "sikaoti.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_2/sikaoti.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sikaoti1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sikaoti1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sikaoti1 " "Info: Found entity 1: sikaoti1" {  } { { "sikaoti1.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/sikaoti1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiyan_2 " "Info: Elaborating entity \"shiyan_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4B CNT4B:inst " "Info: Elaborating entity \"CNT4B\" for hierarchy \"CNT4B:inst\"" {  } { { "shiyan_2.bdf" "inst" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/shiyan_2.bdf" { { 136 360 520 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "M\[3\] GND " "Warning (13410): Pin \"M\[3\]\" is stuck at GND" {  } { { "shiyan_2.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/shiyan_2.bdf" { { 440 176 352 456 "M\[3..0\]" "" } { 320 48 96 336 "M\[0\]" "" } { 344 48 96 360 "M\[1\]" "" } { 368 48 96 384 "M\[2\]" "" } { 392 48 96 408 "M\[3\]" "" } { 432 120 176 448 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[2\] GND " "Warning (13410): Pin \"M\[2\]\" is stuck at GND" {  } { { "shiyan_2.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/shiyan_2.bdf" { { 440 176 352 456 "M\[3..0\]" "" } { 320 48 96 336 "M\[0\]" "" } { 344 48 96 360 "M\[1\]" "" } { 368 48 96 384 "M\[2\]" "" } { 392 48 96 408 "M\[3\]" "" } { 432 120 176 448 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[1\] GND " "Warning (13410): Pin \"M\[1\]\" is stuck at GND" {  } { { "shiyan_2.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/shiyan_2.bdf" { { 440 176 352 456 "M\[3..0\]" "" } { 320 48 96 336 "M\[0\]" "" } { 344 48 96 360 "M\[1\]" "" } { 368 48 96 384 "M\[2\]" "" } { 392 48 96 408 "M\[3\]" "" } { 432 120 176 448 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[0\] VCC " "Warning (13410): Pin \"M\[0\]\" is stuck at VCC" {  } { { "shiyan_2.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_2/shiyan_2.bdf" { { 440 176 352 456 "M\[3..0\]" "" } { 320 48 96 336 "M\[0\]" "" } { 344 48 96 360 "M\[1\]" "" } { 368 48 96 384 "M\[2\]" "" } { 392 48 96 408 "M\[3\]" "" } { 432 120 176 448 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 18:15:04 2016 " "Info: Processing ended: Wed Oct 19 18:15:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
