
Project_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080031ac  080031ac  000131ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003214  08003214  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08003214  08003214  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003214  08003214  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003214  08003214  00013214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003218  08003218  00013218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  0800321c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000024  08003240  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08003240  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0c5  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002481  00000000  00000000  0002e112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  00030598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf0  00000000  00000000  00031290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bac  00000000  00000000  00031e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f645  00000000  00000000  00049a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008726d  00000000  00000000  00059071  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e02de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033ec  00000000  00000000  000e0334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08003194 	.word	0x08003194

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08003194 	.word	0x08003194

0800014c <Button_init>:
 */
#include "button.h"

Button ButtonPool[MAX_BUTTON];

void Button_init(){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_BUTTON; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e03d      	b.n	80001d4 <Button_init+0x88>
		ButtonPool[i].flag = 0;
 8000158:	4923      	ldr	r1, [pc, #140]	; (80001e8 <Button_init+0x9c>)
 800015a:	687a      	ldr	r2, [r7, #4]
 800015c:	4613      	mov	r3, r2
 800015e:	00db      	lsls	r3, r3, #3
 8000160:	1a9b      	subs	r3, r3, r2
 8000162:	009b      	lsls	r3, r3, #2
 8000164:	440b      	add	r3, r1
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
		ButtonPool[i].TimeOutForKeyPress = TimeOut;
 800016a:	491f      	ldr	r1, [pc, #124]	; (80001e8 <Button_init+0x9c>)
 800016c:	687a      	ldr	r2, [r7, #4]
 800016e:	4613      	mov	r3, r2
 8000170:	00db      	lsls	r3, r3, #3
 8000172:	1a9b      	subs	r3, r3, r2
 8000174:	009b      	lsls	r3, r3, #2
 8000176:	440b      	add	r3, r1
 8000178:	3304      	adds	r3, #4
 800017a:	2232      	movs	r2, #50	; 0x32
 800017c:	601a      	str	r2, [r3, #0]
		ButtonPool[i].KeyReg_0 = NORMAL_STATE;
 800017e:	491a      	ldr	r1, [pc, #104]	; (80001e8 <Button_init+0x9c>)
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	4613      	mov	r3, r2
 8000184:	00db      	lsls	r3, r3, #3
 8000186:	1a9b      	subs	r3, r3, r2
 8000188:	009b      	lsls	r3, r3, #2
 800018a:	440b      	add	r3, r1
 800018c:	3308      	adds	r3, #8
 800018e:	2201      	movs	r2, #1
 8000190:	601a      	str	r2, [r3, #0]
		ButtonPool[i].KeyReg_1 = NORMAL_STATE;
 8000192:	4915      	ldr	r1, [pc, #84]	; (80001e8 <Button_init+0x9c>)
 8000194:	687a      	ldr	r2, [r7, #4]
 8000196:	4613      	mov	r3, r2
 8000198:	00db      	lsls	r3, r3, #3
 800019a:	1a9b      	subs	r3, r3, r2
 800019c:	009b      	lsls	r3, r3, #2
 800019e:	440b      	add	r3, r1
 80001a0:	330c      	adds	r3, #12
 80001a2:	2201      	movs	r2, #1
 80001a4:	601a      	str	r2, [r3, #0]
		ButtonPool[i].KeyReg_2 = NORMAL_STATE;
 80001a6:	4910      	ldr	r1, [pc, #64]	; (80001e8 <Button_init+0x9c>)
 80001a8:	687a      	ldr	r2, [r7, #4]
 80001aa:	4613      	mov	r3, r2
 80001ac:	00db      	lsls	r3, r3, #3
 80001ae:	1a9b      	subs	r3, r3, r2
 80001b0:	009b      	lsls	r3, r3, #2
 80001b2:	440b      	add	r3, r1
 80001b4:	3310      	adds	r3, #16
 80001b6:	2201      	movs	r2, #1
 80001b8:	601a      	str	r2, [r3, #0]
		ButtonPool[i].KeyReg_3 = NORMAL_STATE;
 80001ba:	490b      	ldr	r1, [pc, #44]	; (80001e8 <Button_init+0x9c>)
 80001bc:	687a      	ldr	r2, [r7, #4]
 80001be:	4613      	mov	r3, r2
 80001c0:	00db      	lsls	r3, r3, #3
 80001c2:	1a9b      	subs	r3, r3, r2
 80001c4:	009b      	lsls	r3, r3, #2
 80001c6:	440b      	add	r3, r1
 80001c8:	3314      	adds	r3, #20
 80001ca:	2201      	movs	r2, #1
 80001cc:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_BUTTON; i++){
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	3301      	adds	r3, #1
 80001d2:	607b      	str	r3, [r7, #4]
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	2b02      	cmp	r3, #2
 80001d8:	ddbe      	ble.n	8000158 <Button_init+0xc>
	}
}
 80001da:	bf00      	nop
 80001dc:	bf00      	nop
 80001de:	370c      	adds	r7, #12
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bc80      	pop	{r7}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	200000a8 	.word	0x200000a8

080001ec <isButtonPressed>:
int isButtonPressed(int index){
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
	if(ButtonPool[index].flag == 1){
 80001f4:	490d      	ldr	r1, [pc, #52]	; (800022c <isButtonPressed+0x40>)
 80001f6:	687a      	ldr	r2, [r7, #4]
 80001f8:	4613      	mov	r3, r2
 80001fa:	00db      	lsls	r3, r3, #3
 80001fc:	1a9b      	subs	r3, r3, r2
 80001fe:	009b      	lsls	r3, r3, #2
 8000200:	440b      	add	r3, r1
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	2b01      	cmp	r3, #1
 8000206:	d10a      	bne.n	800021e <isButtonPressed+0x32>
		ButtonPool[index].flag = 0;
 8000208:	4908      	ldr	r1, [pc, #32]	; (800022c <isButtonPressed+0x40>)
 800020a:	687a      	ldr	r2, [r7, #4]
 800020c:	4613      	mov	r3, r2
 800020e:	00db      	lsls	r3, r3, #3
 8000210:	1a9b      	subs	r3, r3, r2
 8000212:	009b      	lsls	r3, r3, #2
 8000214:	440b      	add	r3, r1
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
		return 1;
 800021a:	2301      	movs	r3, #1
 800021c:	e000      	b.n	8000220 <isButtonPressed+0x34>
	}
	return 0;
 800021e:	2300      	movs	r3, #0
}
 8000220:	4618      	mov	r0, r3
 8000222:	370c      	adds	r7, #12
 8000224:	46bd      	mov	sp, r7
 8000226:	bc80      	pop	{r7}
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	200000a8 	.word	0x200000a8

08000230 <subKeyProcess>:

void subKeyProcess(int index){
 8000230:	b480      	push	{r7}
 8000232:	b083      	sub	sp, #12
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	ButtonPool[index].flag = 1;
 8000238:	4906      	ldr	r1, [pc, #24]	; (8000254 <subKeyProcess+0x24>)
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	4613      	mov	r3, r2
 800023e:	00db      	lsls	r3, r3, #3
 8000240:	1a9b      	subs	r3, r3, r2
 8000242:	009b      	lsls	r3, r3, #2
 8000244:	440b      	add	r3, r1
 8000246:	2201      	movs	r2, #1
 8000248:	601a      	str	r2, [r3, #0]
}
 800024a:	bf00      	nop
 800024c:	370c      	adds	r7, #12
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	200000a8 	.word	0x200000a8

08000258 <getKeyInput>:

void getKeyInput(){
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BUTTON; i++) {
 800025e:	2300      	movs	r3, #0
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	e156      	b.n	8000512 <getKeyInput+0x2ba>

		ButtonPool[i].KeyReg_0 = ButtonPool[i].KeyReg_1;
 8000264:	49af      	ldr	r1, [pc, #700]	; (8000524 <getKeyInput+0x2cc>)
 8000266:	687a      	ldr	r2, [r7, #4]
 8000268:	4613      	mov	r3, r2
 800026a:	00db      	lsls	r3, r3, #3
 800026c:	1a9b      	subs	r3, r3, r2
 800026e:	009b      	lsls	r3, r3, #2
 8000270:	440b      	add	r3, r1
 8000272:	330c      	adds	r3, #12
 8000274:	6819      	ldr	r1, [r3, #0]
 8000276:	48ab      	ldr	r0, [pc, #684]	; (8000524 <getKeyInput+0x2cc>)
 8000278:	687a      	ldr	r2, [r7, #4]
 800027a:	4613      	mov	r3, r2
 800027c:	00db      	lsls	r3, r3, #3
 800027e:	1a9b      	subs	r3, r3, r2
 8000280:	009b      	lsls	r3, r3, #2
 8000282:	4403      	add	r3, r0
 8000284:	3308      	adds	r3, #8
 8000286:	6019      	str	r1, [r3, #0]
	    ButtonPool[i].KeyReg_1 = ButtonPool[i].KeyReg_2;
 8000288:	49a6      	ldr	r1, [pc, #664]	; (8000524 <getKeyInput+0x2cc>)
 800028a:	687a      	ldr	r2, [r7, #4]
 800028c:	4613      	mov	r3, r2
 800028e:	00db      	lsls	r3, r3, #3
 8000290:	1a9b      	subs	r3, r3, r2
 8000292:	009b      	lsls	r3, r3, #2
 8000294:	440b      	add	r3, r1
 8000296:	3310      	adds	r3, #16
 8000298:	6819      	ldr	r1, [r3, #0]
 800029a:	48a2      	ldr	r0, [pc, #648]	; (8000524 <getKeyInput+0x2cc>)
 800029c:	687a      	ldr	r2, [r7, #4]
 800029e:	4613      	mov	r3, r2
 80002a0:	00db      	lsls	r3, r3, #3
 80002a2:	1a9b      	subs	r3, r3, r2
 80002a4:	009b      	lsls	r3, r3, #2
 80002a6:	4403      	add	r3, r0
 80002a8:	330c      	adds	r3, #12
 80002aa:	6019      	str	r1, [r3, #0]
	    ButtonPool[i].KeyReg_2 = HAL_GPIO_ReadPin(button_map[i].port, button_map[i].pin);
 80002ac:	4a9e      	ldr	r2, [pc, #632]	; (8000528 <getKeyInput+0x2d0>)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80002b4:	499c      	ldr	r1, [pc, #624]	; (8000528 <getKeyInput+0x2d0>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	00db      	lsls	r3, r3, #3
 80002ba:	440b      	add	r3, r1
 80002bc:	889b      	ldrh	r3, [r3, #4]
 80002be:	4619      	mov	r1, r3
 80002c0:	4610      	mov	r0, r2
 80002c2:	f001 fe15 	bl	8001ef0 <HAL_GPIO_ReadPin>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4618      	mov	r0, r3
 80002ca:	4996      	ldr	r1, [pc, #600]	; (8000524 <getKeyInput+0x2cc>)
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	4613      	mov	r3, r2
 80002d0:	00db      	lsls	r3, r3, #3
 80002d2:	1a9b      	subs	r3, r3, r2
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	440b      	add	r3, r1
 80002d8:	3310      	adds	r3, #16
 80002da:	6018      	str	r0, [r3, #0]

	    if ((ButtonPool[i].KeyReg_0 == ButtonPool[i].KeyReg_1) && (ButtonPool[i].KeyReg_1 == ButtonPool[i].KeyReg_2)) {
 80002dc:	4991      	ldr	r1, [pc, #580]	; (8000524 <getKeyInput+0x2cc>)
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	4613      	mov	r3, r2
 80002e2:	00db      	lsls	r3, r3, #3
 80002e4:	1a9b      	subs	r3, r3, r2
 80002e6:	009b      	lsls	r3, r3, #2
 80002e8:	440b      	add	r3, r1
 80002ea:	3308      	adds	r3, #8
 80002ec:	6819      	ldr	r1, [r3, #0]
 80002ee:	488d      	ldr	r0, [pc, #564]	; (8000524 <getKeyInput+0x2cc>)
 80002f0:	687a      	ldr	r2, [r7, #4]
 80002f2:	4613      	mov	r3, r2
 80002f4:	00db      	lsls	r3, r3, #3
 80002f6:	1a9b      	subs	r3, r3, r2
 80002f8:	009b      	lsls	r3, r3, #2
 80002fa:	4403      	add	r3, r0
 80002fc:	330c      	adds	r3, #12
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4299      	cmp	r1, r3
 8000302:	f040 80fc 	bne.w	80004fe <getKeyInput+0x2a6>
 8000306:	4987      	ldr	r1, [pc, #540]	; (8000524 <getKeyInput+0x2cc>)
 8000308:	687a      	ldr	r2, [r7, #4]
 800030a:	4613      	mov	r3, r2
 800030c:	00db      	lsls	r3, r3, #3
 800030e:	1a9b      	subs	r3, r3, r2
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	440b      	add	r3, r1
 8000314:	330c      	adds	r3, #12
 8000316:	6819      	ldr	r1, [r3, #0]
 8000318:	4882      	ldr	r0, [pc, #520]	; (8000524 <getKeyInput+0x2cc>)
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	4613      	mov	r3, r2
 800031e:	00db      	lsls	r3, r3, #3
 8000320:	1a9b      	subs	r3, r3, r2
 8000322:	009b      	lsls	r3, r3, #2
 8000324:	4403      	add	r3, r0
 8000326:	3310      	adds	r3, #16
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	4299      	cmp	r1, r3
 800032c:	f040 80e7 	bne.w	80004fe <getKeyInput+0x2a6>
	            ButtonPool[i].KeyReg_3 = ButtonPool[i].KeyReg_2;
 8000330:	497c      	ldr	r1, [pc, #496]	; (8000524 <getKeyInput+0x2cc>)
 8000332:	687a      	ldr	r2, [r7, #4]
 8000334:	4613      	mov	r3, r2
 8000336:	00db      	lsls	r3, r3, #3
 8000338:	1a9b      	subs	r3, r3, r2
 800033a:	009b      	lsls	r3, r3, #2
 800033c:	440b      	add	r3, r1
 800033e:	3310      	adds	r3, #16
 8000340:	6819      	ldr	r1, [r3, #0]
 8000342:	4878      	ldr	r0, [pc, #480]	; (8000524 <getKeyInput+0x2cc>)
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	4613      	mov	r3, r2
 8000348:	00db      	lsls	r3, r3, #3
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	4403      	add	r3, r0
 8000350:	3314      	adds	r3, #20
 8000352:	6019      	str	r1, [r3, #0]
	        } else {
	            continue;
	        }

	        switch (ButtonPool[i].status) {
 8000354:	4973      	ldr	r1, [pc, #460]	; (8000524 <getKeyInput+0x2cc>)
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	4613      	mov	r3, r2
 800035a:	00db      	lsls	r3, r3, #3
 800035c:	1a9b      	subs	r3, r3, r2
 800035e:	009b      	lsls	r3, r3, #2
 8000360:	440b      	add	r3, r1
 8000362:	3318      	adds	r3, #24
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b03      	cmp	r3, #3
 8000368:	f200 80d0 	bhi.w	800050c <getKeyInput+0x2b4>
 800036c:	a201      	add	r2, pc, #4	; (adr r2, 8000374 <getKeyInput+0x11c>)
 800036e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000372:	bf00      	nop
 8000374:	080003e3 	.word	0x080003e3
 8000378:	0800039b 	.word	0x0800039b
 800037c:	08000385 	.word	0x08000385
 8000380:	0800047b 	.word	0x0800047b
	            case INIT:
	                ButtonPool[i].status = NORMAL_STATE;
 8000384:	4967      	ldr	r1, [pc, #412]	; (8000524 <getKeyInput+0x2cc>)
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	4613      	mov	r3, r2
 800038a:	00db      	lsls	r3, r3, #3
 800038c:	1a9b      	subs	r3, r3, r2
 800038e:	009b      	lsls	r3, r3, #2
 8000390:	440b      	add	r3, r1
 8000392:	3318      	adds	r3, #24
 8000394:	2201      	movs	r2, #1
 8000396:	601a      	str	r2, [r3, #0]
	                break;
 8000398:	e0b8      	b.n	800050c <getKeyInput+0x2b4>
	            case NORMAL_STATE:
	                if (ButtonPool[i].KeyReg_3 == PRESSED_STATE) {
 800039a:	4962      	ldr	r1, [pc, #392]	; (8000524 <getKeyInput+0x2cc>)
 800039c:	687a      	ldr	r2, [r7, #4]
 800039e:	4613      	mov	r3, r2
 80003a0:	00db      	lsls	r3, r3, #3
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	440b      	add	r3, r1
 80003a8:	3314      	adds	r3, #20
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	f040 80a8 	bne.w	8000502 <getKeyInput+0x2aa>
	                    subKeyProcess(i);
 80003b2:	6878      	ldr	r0, [r7, #4]
 80003b4:	f7ff ff3c 	bl	8000230 <subKeyProcess>
	                    ButtonPool[i].TimeOutForKeyPress = TimeOut;
 80003b8:	495a      	ldr	r1, [pc, #360]	; (8000524 <getKeyInput+0x2cc>)
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	4613      	mov	r3, r2
 80003be:	00db      	lsls	r3, r3, #3
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	009b      	lsls	r3, r3, #2
 80003c4:	440b      	add	r3, r1
 80003c6:	3304      	adds	r3, #4
 80003c8:	2232      	movs	r2, #50	; 0x32
 80003ca:	601a      	str	r2, [r3, #0]
	                    ButtonPool[i].status = PRESSED_STATE;
 80003cc:	4955      	ldr	r1, [pc, #340]	; (8000524 <getKeyInput+0x2cc>)
 80003ce:	687a      	ldr	r2, [r7, #4]
 80003d0:	4613      	mov	r3, r2
 80003d2:	00db      	lsls	r3, r3, #3
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	009b      	lsls	r3, r3, #2
 80003d8:	440b      	add	r3, r1
 80003da:	3318      	adds	r3, #24
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
	                }
	                break;
 80003e0:	e08f      	b.n	8000502 <getKeyInput+0x2aa>
	            case PRESSED_STATE:
	                if (ButtonPool[i].KeyReg_3 == NORMAL_STATE) {
 80003e2:	4950      	ldr	r1, [pc, #320]	; (8000524 <getKeyInput+0x2cc>)
 80003e4:	687a      	ldr	r2, [r7, #4]
 80003e6:	4613      	mov	r3, r2
 80003e8:	00db      	lsls	r3, r3, #3
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	009b      	lsls	r3, r3, #2
 80003ee:	440b      	add	r3, r1
 80003f0:	3314      	adds	r3, #20
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d10a      	bne.n	800040e <getKeyInput+0x1b6>
	                    ButtonPool[i].status = NORMAL_STATE;
 80003f8:	494a      	ldr	r1, [pc, #296]	; (8000524 <getKeyInput+0x2cc>)
 80003fa:	687a      	ldr	r2, [r7, #4]
 80003fc:	4613      	mov	r3, r2
 80003fe:	00db      	lsls	r3, r3, #3
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	009b      	lsls	r3, r3, #2
 8000404:	440b      	add	r3, r1
 8000406:	3318      	adds	r3, #24
 8000408:	2201      	movs	r2, #1
 800040a:	601a      	str	r2, [r3, #0]
	                        subKeyProcess(i);
	                        ButtonPool[i].TimeOutForKeyPress = TimeOut;
	                        ButtonPool[i].status = LONG_PRESSED_STATE;
	                    }
	                }
	                break;
 800040c:	e07b      	b.n	8000506 <getKeyInput+0x2ae>
	                    ButtonPool[i].TimeOutForKeyPress--;
 800040e:	4945      	ldr	r1, [pc, #276]	; (8000524 <getKeyInput+0x2cc>)
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	4613      	mov	r3, r2
 8000414:	00db      	lsls	r3, r3, #3
 8000416:	1a9b      	subs	r3, r3, r2
 8000418:	009b      	lsls	r3, r3, #2
 800041a:	440b      	add	r3, r1
 800041c:	3304      	adds	r3, #4
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	1e59      	subs	r1, r3, #1
 8000422:	4840      	ldr	r0, [pc, #256]	; (8000524 <getKeyInput+0x2cc>)
 8000424:	687a      	ldr	r2, [r7, #4]
 8000426:	4613      	mov	r3, r2
 8000428:	00db      	lsls	r3, r3, #3
 800042a:	1a9b      	subs	r3, r3, r2
 800042c:	009b      	lsls	r3, r3, #2
 800042e:	4403      	add	r3, r0
 8000430:	3304      	adds	r3, #4
 8000432:	6019      	str	r1, [r3, #0]
	                    if (ButtonPool[i].TimeOutForKeyPress == 0) {
 8000434:	493b      	ldr	r1, [pc, #236]	; (8000524 <getKeyInput+0x2cc>)
 8000436:	687a      	ldr	r2, [r7, #4]
 8000438:	4613      	mov	r3, r2
 800043a:	00db      	lsls	r3, r3, #3
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	009b      	lsls	r3, r3, #2
 8000440:	440b      	add	r3, r1
 8000442:	3304      	adds	r3, #4
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d15d      	bne.n	8000506 <getKeyInput+0x2ae>
	                        subKeyProcess(i);
 800044a:	6878      	ldr	r0, [r7, #4]
 800044c:	f7ff fef0 	bl	8000230 <subKeyProcess>
	                        ButtonPool[i].TimeOutForKeyPress = TimeOut;
 8000450:	4934      	ldr	r1, [pc, #208]	; (8000524 <getKeyInput+0x2cc>)
 8000452:	687a      	ldr	r2, [r7, #4]
 8000454:	4613      	mov	r3, r2
 8000456:	00db      	lsls	r3, r3, #3
 8000458:	1a9b      	subs	r3, r3, r2
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	440b      	add	r3, r1
 800045e:	3304      	adds	r3, #4
 8000460:	2232      	movs	r2, #50	; 0x32
 8000462:	601a      	str	r2, [r3, #0]
	                        ButtonPool[i].status = LONG_PRESSED_STATE;
 8000464:	492f      	ldr	r1, [pc, #188]	; (8000524 <getKeyInput+0x2cc>)
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	4613      	mov	r3, r2
 800046a:	00db      	lsls	r3, r3, #3
 800046c:	1a9b      	subs	r3, r3, r2
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	440b      	add	r3, r1
 8000472:	3318      	adds	r3, #24
 8000474:	2203      	movs	r2, #3
 8000476:	601a      	str	r2, [r3, #0]
	                break;
 8000478:	e045      	b.n	8000506 <getKeyInput+0x2ae>
	            case LONG_PRESSED_STATE:
	                if (ButtonPool[i].KeyReg_3 == NORMAL_STATE) {
 800047a:	492a      	ldr	r1, [pc, #168]	; (8000524 <getKeyInput+0x2cc>)
 800047c:	687a      	ldr	r2, [r7, #4]
 800047e:	4613      	mov	r3, r2
 8000480:	00db      	lsls	r3, r3, #3
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	009b      	lsls	r3, r3, #2
 8000486:	440b      	add	r3, r1
 8000488:	3314      	adds	r3, #20
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2b01      	cmp	r3, #1
 800048e:	d10a      	bne.n	80004a6 <getKeyInput+0x24e>
	                    ButtonPool[i].status = NORMAL_STATE;
 8000490:	4924      	ldr	r1, [pc, #144]	; (8000524 <getKeyInput+0x2cc>)
 8000492:	687a      	ldr	r2, [r7, #4]
 8000494:	4613      	mov	r3, r2
 8000496:	00db      	lsls	r3, r3, #3
 8000498:	1a9b      	subs	r3, r3, r2
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	440b      	add	r3, r1
 800049e:	3318      	adds	r3, #24
 80004a0:	2201      	movs	r2, #1
 80004a2:	601a      	str	r2, [r3, #0]
	                    if (ButtonPool[i].TimeOutForKeyPress == 0) {
	                        subKeyProcess(i);
	                        ButtonPool[i].TimeOutForKeyPress = TimeOut;
	                    }
	                }
	                break;
 80004a4:	e031      	b.n	800050a <getKeyInput+0x2b2>
	                    ButtonPool[i].TimeOutForKeyPress--;
 80004a6:	491f      	ldr	r1, [pc, #124]	; (8000524 <getKeyInput+0x2cc>)
 80004a8:	687a      	ldr	r2, [r7, #4]
 80004aa:	4613      	mov	r3, r2
 80004ac:	00db      	lsls	r3, r3, #3
 80004ae:	1a9b      	subs	r3, r3, r2
 80004b0:	009b      	lsls	r3, r3, #2
 80004b2:	440b      	add	r3, r1
 80004b4:	3304      	adds	r3, #4
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	1e59      	subs	r1, r3, #1
 80004ba:	481a      	ldr	r0, [pc, #104]	; (8000524 <getKeyInput+0x2cc>)
 80004bc:	687a      	ldr	r2, [r7, #4]
 80004be:	4613      	mov	r3, r2
 80004c0:	00db      	lsls	r3, r3, #3
 80004c2:	1a9b      	subs	r3, r3, r2
 80004c4:	009b      	lsls	r3, r3, #2
 80004c6:	4403      	add	r3, r0
 80004c8:	3304      	adds	r3, #4
 80004ca:	6019      	str	r1, [r3, #0]
	                    if (ButtonPool[i].TimeOutForKeyPress == 0) {
 80004cc:	4915      	ldr	r1, [pc, #84]	; (8000524 <getKeyInput+0x2cc>)
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	4613      	mov	r3, r2
 80004d2:	00db      	lsls	r3, r3, #3
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	009b      	lsls	r3, r3, #2
 80004d8:	440b      	add	r3, r1
 80004da:	3304      	adds	r3, #4
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d113      	bne.n	800050a <getKeyInput+0x2b2>
	                        subKeyProcess(i);
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f7ff fea4 	bl	8000230 <subKeyProcess>
	                        ButtonPool[i].TimeOutForKeyPress = TimeOut;
 80004e8:	490e      	ldr	r1, [pc, #56]	; (8000524 <getKeyInput+0x2cc>)
 80004ea:	687a      	ldr	r2, [r7, #4]
 80004ec:	4613      	mov	r3, r2
 80004ee:	00db      	lsls	r3, r3, #3
 80004f0:	1a9b      	subs	r3, r3, r2
 80004f2:	009b      	lsls	r3, r3, #2
 80004f4:	440b      	add	r3, r1
 80004f6:	3304      	adds	r3, #4
 80004f8:	2232      	movs	r2, #50	; 0x32
 80004fa:	601a      	str	r2, [r3, #0]
	                break;
 80004fc:	e005      	b.n	800050a <getKeyInput+0x2b2>
	            continue;
 80004fe:	bf00      	nop
 8000500:	e004      	b.n	800050c <getKeyInput+0x2b4>
	                break;
 8000502:	bf00      	nop
 8000504:	e002      	b.n	800050c <getKeyInput+0x2b4>
	                break;
 8000506:	bf00      	nop
 8000508:	e000      	b.n	800050c <getKeyInput+0x2b4>
	                break;
 800050a:	bf00      	nop
	for (int i = 0; i < MAX_BUTTON; i++) {
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	3301      	adds	r3, #1
 8000510:	607b      	str	r3, [r7, #4]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	2b02      	cmp	r3, #2
 8000516:	f77f aea5 	ble.w	8000264 <getKeyInput+0xc>
	        }
	  }
}
 800051a:	bf00      	nop
 800051c:	bf00      	nop
 800051e:	3708      	adds	r7, #8
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	200000a8 	.word	0x200000a8
 8000528:	080031ac 	.word	0x080031ac

0800052c <LEDBlinky>:
 *      Author: ADMIN
 */
#include "global.h"


void LEDBlinky() {
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
 8000530:	2120      	movs	r1, #32
 8000532:	4805      	ldr	r0, [pc, #20]	; (8000548 <LEDBlinky+0x1c>)
 8000534:	f001 fd0b 	bl	8001f4e <HAL_GPIO_TogglePin>
    Settimer(TIMER_BLINKY, 1000);
 8000538:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800053c:	2000      	movs	r0, #0
 800053e:	f001 f89d 	bl	800167c <Settimer>
}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	40010800 	.word	0x40010800

0800054c <Ledblinky>:
void Ledblinky(){
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	Settimer(TIMER_BLINKY, 1000);
 8000550:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000554:	2000      	movs	r0, #0
 8000556:	f001 f891 	bl	800167c <Settimer>
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
	...

08000560 <led_off>:
};



// --- Các hàm điều khiển LED Giao thông ---
void led_off() {
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
    GPIOA->BRR = LED_ALL;
 8000564:	4b03      	ldr	r3, [pc, #12]	; (8000574 <led_off+0x14>)
 8000566:	f640 72df 	movw	r2, #4063	; 0xfdf
 800056a:	615a      	str	r2, [r3, #20]
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	bc80      	pop	{r7}
 8000572:	4770      	bx	lr
 8000574:	40010800 	.word	0x40010800

08000578 <NS_green_WE_red>:

void NS_green_WE_red() {
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
    GPIOA->BSRR  = LED_NS_GREEN | LED_WE_RED;
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <NS_green_WE_red+0x1c>)
 800057e:	f240 428a 	movw	r2, #1162	; 0x48a
 8000582:	611a      	str	r2, [r3, #16]
    GPIOA->BRR = LED_NS_YELLOW | LED_NS_RED | LED_WE_GREEN | LED_WE_YELLOW;
 8000584:	4b03      	ldr	r3, [pc, #12]	; (8000594 <NS_green_WE_red+0x1c>)
 8000586:	f640 3257 	movw	r2, #2903	; 0xb57
 800058a:	615a      	str	r2, [r3, #20]
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	40010800 	.word	0x40010800

08000598 <NS_yellow_WE_red>:

void NS_yellow_WE_red() {
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
    GPIOA->BSRR  = LED_NS_YELLOW | LED_WE_RED;
 800059c:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <NS_yellow_WE_red+0x1c>)
 800059e:	f240 4249 	movw	r2, #1097	; 0x449
 80005a2:	611a      	str	r2, [r3, #16]
    GPIOA->BRR = LED_NS_GREEN | LED_NS_RED | LED_WE_GREEN | LED_WE_YELLOW;
 80005a4:	4b03      	ldr	r3, [pc, #12]	; (80005b4 <NS_yellow_WE_red+0x1c>)
 80005a6:	f640 3296 	movw	r2, #2966	; 0xb96
 80005aa:	615a      	str	r2, [r3, #20]
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr
 80005b4:	40010800 	.word	0x40010800

080005b8 <NS_red_WE_green>:

void NS_red_WE_green() {
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
    GPIOA->BSRR  = LED_NS_RED | LED_WE_GREEN;
 80005bc:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <NS_red_WE_green+0x1c>)
 80005be:	f640 2214 	movw	r2, #2580	; 0xa14
 80005c2:	611a      	str	r2, [r3, #16]
    GPIOA->BRR = LED_NS_GREEN | LED_NS_YELLOW | LED_WE_YELLOW | LED_WE_RED;
 80005c4:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <NS_red_WE_green+0x1c>)
 80005c6:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80005ca:	615a      	str	r2, [r3, #20]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	40010800 	.word	0x40010800

080005d8 <NS_red_WE_yellow>:

void NS_red_WE_yellow() {
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
    GPIOA->BSRR  = LED_NS_RED | LED_WE_YELLOW;
 80005dc:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <NS_red_WE_yellow+0x1c>)
 80005de:	f640 1212 	movw	r2, #2322	; 0x912
 80005e2:	611a      	str	r2, [r3, #16]
    GPIOA->BRR = LED_NS_GREEN | LED_NS_YELLOW | LED_WE_GREEN | LED_WE_RED;
 80005e4:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <NS_red_WE_yellow+0x1c>)
 80005e6:	f240 62cf 	movw	r2, #1743	; 0x6cf
 80005ea:	615a      	str	r2, [r3, #20]
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr
 80005f4:	40010800 	.word	0x40010800

080005f8 <shiftByte>:

// --- Các hàm điều khiển 74HC595 ---
void shiftByte(uint8_t data) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8000602:	2300      	movs	r3, #0
 8000604:	60fb      	str	r3, [r7, #12]
 8000606:	e020      	b.n	800064a <shiftByte+0x52>
        if (data & 0x80) {
 8000608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060c:	2b00      	cmp	r3, #0
 800060e:	da06      	bge.n	800061e <shiftByte+0x26>
            HAL_GPIO_WritePin(HC595_SDI_PORT, HC595_SDI_PIN, GPIO_PIN_SET);
 8000610:	2201      	movs	r2, #1
 8000612:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000616:	4811      	ldr	r0, [pc, #68]	; (800065c <shiftByte+0x64>)
 8000618:	f001 fc81 	bl	8001f1e <HAL_GPIO_WritePin>
 800061c:	e005      	b.n	800062a <shiftByte+0x32>
        } else {
            HAL_GPIO_WritePin(HC595_SDI_PORT, HC595_SDI_PIN, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000624:	480d      	ldr	r0, [pc, #52]	; (800065c <shiftByte+0x64>)
 8000626:	f001 fc7a 	bl	8001f1e <HAL_GPIO_WritePin>
        }
        data <<= 1;
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	71fb      	strb	r3, [r7, #7]
        HAL_GPIO_WritePin(HC595_SCLK_PORT, HC595_SCLK_PIN, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2102      	movs	r1, #2
 8000634:	4809      	ldr	r0, [pc, #36]	; (800065c <shiftByte+0x64>)
 8000636:	f001 fc72 	bl	8001f1e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(HC595_SCLK_PORT, HC595_SCLK_PIN, GPIO_PIN_SET);
 800063a:	2201      	movs	r2, #1
 800063c:	2102      	movs	r1, #2
 800063e:	4807      	ldr	r0, [pc, #28]	; (800065c <shiftByte+0x64>)
 8000640:	f001 fc6d 	bl	8001f1e <HAL_GPIO_WritePin>
    for (int i = 0; i < 8; i++) {
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	60fb      	str	r3, [r7, #12]
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	2b07      	cmp	r3, #7
 800064e:	dddb      	ble.n	8000608 <shiftByte+0x10>
    }
}
 8000650:	bf00      	nop
 8000652:	bf00      	nop
 8000654:	3710      	adds	r7, #16
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40010c00 	.word	0x40010c00

08000660 <update4Digits>:

void update4Digits(uint8_t d1, uint8_t d2, uint8_t d3, uint8_t d4) {
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	4604      	mov	r4, r0
 8000668:	4608      	mov	r0, r1
 800066a:	4611      	mov	r1, r2
 800066c:	461a      	mov	r2, r3
 800066e:	4623      	mov	r3, r4
 8000670:	71fb      	strb	r3, [r7, #7]
 8000672:	4603      	mov	r3, r0
 8000674:	71bb      	strb	r3, [r7, #6]
 8000676:	460b      	mov	r3, r1
 8000678:	717b      	strb	r3, [r7, #5]
 800067a:	4613      	mov	r3, r2
 800067c:	713b      	strb	r3, [r7, #4]
    HAL_GPIO_WritePin(HC595_LOAD_PORT, HC595_LOAD_PIN, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	2104      	movs	r1, #4
 8000682:	4812      	ldr	r0, [pc, #72]	; (80006cc <update4Digits+0x6c>)
 8000684:	f001 fc4b 	bl	8001f1e <HAL_GPIO_WritePin>

    shiftByte(segCode[d4]); // LED 4 (U5 - đơn vị WE)
 8000688:	793b      	ldrb	r3, [r7, #4]
 800068a:	4a11      	ldr	r2, [pc, #68]	; (80006d0 <update4Digits+0x70>)
 800068c:	5cd3      	ldrb	r3, [r2, r3]
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff ffb2 	bl	80005f8 <shiftByte>
    shiftByte(segCode[d3]); // LED 3 (U4 - chục WE)
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	4a0e      	ldr	r2, [pc, #56]	; (80006d0 <update4Digits+0x70>)
 8000698:	5cd3      	ldrb	r3, [r2, r3]
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ffac 	bl	80005f8 <shiftByte>
    shiftByte(segCode[d2]); // LED 2 (U3 - đơn vị NS)
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	4a0b      	ldr	r2, [pc, #44]	; (80006d0 <update4Digits+0x70>)
 80006a4:	5cd3      	ldrb	r3, [r2, r3]
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ffa6 	bl	80005f8 <shiftByte>
    shiftByte(segCode[d1]); // LED 1 (U2 - chục NS)
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <update4Digits+0x70>)
 80006b0:	5cd3      	ldrb	r3, [r2, r3]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ffa0 	bl	80005f8 <shiftByte>

    HAL_GPIO_WritePin(HC595_LOAD_PORT, HC595_LOAD_PIN, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	2104      	movs	r1, #4
 80006bc:	4803      	ldr	r0, [pc, #12]	; (80006cc <update4Digits+0x6c>)
 80006be:	f001 fc2e 	bl	8001f1e <HAL_GPIO_WritePin>
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd90      	pop	{r4, r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40010c00 	.word	0x40010c00
 80006d0:	080031c4 	.word	0x080031c4

080006d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d8:	f001 f916 	bl	8001908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006dc:	f000 f82c 	bl	8000738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e0:	f000 f8e0 	bl	80008a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006e4:	f000 f8b4 	bl	8000850 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80006e8:	f000 f866 	bl	80007b8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80006ec:	480d      	ldr	r0, [pc, #52]	; (8000724 <main+0x50>)
 80006ee:	f002 f8a5 	bl	800283c <HAL_TIM_Base_Start_IT>
    SCH_Init();
 80006f2:	f000 fcd5 	bl	80010a0 <SCH_Init>
    SCH_Add_Tasks(Timer_run, 0, 1);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2100      	movs	r1, #0
 80006fa:	480b      	ldr	r0, [pc, #44]	; (8000728 <main+0x54>)
 80006fc:	f000 fcfc 	bl	80010f8 <SCH_Add_Tasks>
    SCH_Add_Tasks(getKeyInput, 0, 5);
 8000700:	2205      	movs	r2, #5
 8000702:	2100      	movs	r1, #0
 8000704:	4809      	ldr	r0, [pc, #36]	; (800072c <main+0x58>)
 8000706:	f000 fcf7 	bl	80010f8 <SCH_Add_Tasks>
    SCH_Add_Tasks(LEDBlinky, 0, 100);
 800070a:	2264      	movs	r2, #100	; 0x64
 800070c:	2100      	movs	r1, #0
 800070e:	4808      	ldr	r0, [pc, #32]	; (8000730 <main+0x5c>)
 8000710:	f000 fcf2 	bl	80010f8 <SCH_Add_Tasks>
    SCH_Add_Tasks(FSM_Manager_run, 0, 1);
 8000714:	2201      	movs	r2, #1
 8000716:	2100      	movs	r1, #0
 8000718:	4806      	ldr	r0, [pc, #24]	; (8000734 <main+0x60>)
 800071a:	f000 fced 	bl	80010f8 <SCH_Add_Tasks>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 800071e:	f000 ff37 	bl	8001590 <SCH_Dispatch_Tasks>
 8000722:	e7fc      	b.n	800071e <main+0x4a>
 8000724:	200000fc 	.word	0x200000fc
 8000728:	080016c5 	.word	0x080016c5
 800072c:	08000259 	.word	0x08000259
 8000730:	0800052d 	.word	0x0800052d
 8000734:	08000ce9 	.word	0x08000ce9

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b090      	sub	sp, #64	; 0x40
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 0318 	add.w	r3, r7, #24
 8000742:	2228      	movs	r2, #40	; 0x28
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f002 fd1c 	bl	8003184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
 8000758:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075a:	2302      	movs	r3, #2
 800075c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800075e:	2301      	movs	r3, #1
 8000760:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000762:	2310      	movs	r3, #16
 8000764:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000766:	2302      	movs	r3, #2
 8000768:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800076a:	2300      	movs	r3, #0
 800076c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800076e:	2300      	movs	r3, #0
 8000770:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000772:	f107 0318 	add.w	r3, r7, #24
 8000776:	4618      	mov	r0, r3
 8000778:	f001 fc02 	bl	8001f80 <HAL_RCC_OscConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000782:	f000 f935 	bl	80009f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000786:	230f      	movs	r3, #15
 8000788:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078a:	2302      	movs	r3, #2
 800078c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 fe6e 	bl	8002480 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x76>
  {
    Error_Handler();
 80007aa:	f000 f921 	bl	80009f0 <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3740      	adds	r7, #64	; 0x40
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007be:	f107 0308 	add.w	r3, r7, #8
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	605a      	str	r2, [r3, #4]
 80007c8:	609a      	str	r2, [r3, #8]
 80007ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007cc:	463b      	mov	r3, r7
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007d4:	4b1d      	ldr	r3, [pc, #116]	; (800084c <MX_TIM2_Init+0x94>)
 80007d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80007dc:	4b1b      	ldr	r3, [pc, #108]	; (800084c <MX_TIM2_Init+0x94>)
 80007de:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80007e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007e4:	4b19      	ldr	r3, [pc, #100]	; (800084c <MX_TIM2_Init+0x94>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80007ea:	4b18      	ldr	r3, [pc, #96]	; (800084c <MX_TIM2_Init+0x94>)
 80007ec:	2209      	movs	r2, #9
 80007ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007f0:	4b16      	ldr	r3, [pc, #88]	; (800084c <MX_TIM2_Init+0x94>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f6:	4b15      	ldr	r3, [pc, #84]	; (800084c <MX_TIM2_Init+0x94>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007fc:	4813      	ldr	r0, [pc, #76]	; (800084c <MX_TIM2_Init+0x94>)
 80007fe:	f001 ffcd 	bl	800279c <HAL_TIM_Base_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000808:	f000 f8f2 	bl	80009f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800080c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000810:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	4619      	mov	r1, r3
 8000818:	480c      	ldr	r0, [pc, #48]	; (800084c <MX_TIM2_Init+0x94>)
 800081a:	f002 f951 	bl	8002ac0 <HAL_TIM_ConfigClockSource>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000824:	f000 f8e4 	bl	80009f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000828:	2300      	movs	r3, #0
 800082a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800082c:	2300      	movs	r3, #0
 800082e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000830:	463b      	mov	r3, r7
 8000832:	4619      	mov	r1, r3
 8000834:	4805      	ldr	r0, [pc, #20]	; (800084c <MX_TIM2_Init+0x94>)
 8000836:	f002 fb33 	bl	8002ea0 <HAL_TIMEx_MasterConfigSynchronization>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000840:	f000 f8d6 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	3718      	adds	r7, #24
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200000fc 	.word	0x200000fc

08000850 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000854:	4b11      	ldr	r3, [pc, #68]	; (800089c <MX_USART2_UART_Init+0x4c>)
 8000856:	4a12      	ldr	r2, [pc, #72]	; (80008a0 <MX_USART2_UART_Init+0x50>)
 8000858:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800085a:	4b10      	ldr	r3, [pc, #64]	; (800089c <MX_USART2_UART_Init+0x4c>)
 800085c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000860:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000862:	4b0e      	ldr	r3, [pc, #56]	; (800089c <MX_USART2_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000868:	4b0c      	ldr	r3, [pc, #48]	; (800089c <MX_USART2_UART_Init+0x4c>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086e:	4b0b      	ldr	r3, [pc, #44]	; (800089c <MX_USART2_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <MX_USART2_UART_Init+0x4c>)
 8000876:	220c      	movs	r2, #12
 8000878:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087a:	4b08      	ldr	r3, [pc, #32]	; (800089c <MX_USART2_UART_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000880:	4b06      	ldr	r3, [pc, #24]	; (800089c <MX_USART2_UART_Init+0x4c>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000886:	4805      	ldr	r0, [pc, #20]	; (800089c <MX_USART2_UART_Init+0x4c>)
 8000888:	f002 fb7a 	bl	8002f80 <HAL_UART_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000892:	f000 f8ad 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000144 	.word	0x20000144
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b088      	sub	sp, #32
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 0310 	add.w	r3, r7, #16
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b8:	4b44      	ldr	r3, [pc, #272]	; (80009cc <MX_GPIO_Init+0x128>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	4a43      	ldr	r2, [pc, #268]	; (80009cc <MX_GPIO_Init+0x128>)
 80008be:	f043 0310 	orr.w	r3, r3, #16
 80008c2:	6193      	str	r3, [r2, #24]
 80008c4:	4b41      	ldr	r3, [pc, #260]	; (80009cc <MX_GPIO_Init+0x128>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	f003 0310 	and.w	r3, r3, #16
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d0:	4b3e      	ldr	r3, [pc, #248]	; (80009cc <MX_GPIO_Init+0x128>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	4a3d      	ldr	r2, [pc, #244]	; (80009cc <MX_GPIO_Init+0x128>)
 80008d6:	f043 0320 	orr.w	r3, r3, #32
 80008da:	6193      	str	r3, [r2, #24]
 80008dc:	4b3b      	ldr	r3, [pc, #236]	; (80009cc <MX_GPIO_Init+0x128>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	f003 0320 	and.w	r3, r3, #32
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e8:	4b38      	ldr	r3, [pc, #224]	; (80009cc <MX_GPIO_Init+0x128>)
 80008ea:	699b      	ldr	r3, [r3, #24]
 80008ec:	4a37      	ldr	r2, [pc, #220]	; (80009cc <MX_GPIO_Init+0x128>)
 80008ee:	f043 0304 	orr.w	r3, r3, #4
 80008f2:	6193      	str	r3, [r2, #24]
 80008f4:	4b35      	ldr	r3, [pc, #212]	; (80009cc <MX_GPIO_Init+0x128>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	f003 0304 	and.w	r3, r3, #4
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000900:	4b32      	ldr	r3, [pc, #200]	; (80009cc <MX_GPIO_Init+0x128>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	4a31      	ldr	r2, [pc, #196]	; (80009cc <MX_GPIO_Init+0x128>)
 8000906:	f043 0308 	orr.w	r3, r3, #8
 800090a:	6193      	str	r3, [r2, #24]
 800090c:	4b2f      	ldr	r3, [pc, #188]	; (80009cc <MX_GPIO_Init+0x128>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	f003 0308 	and.w	r3, r3, #8
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_YELLOW_W_Pin|LED_GREEN_W_Pin|LED_RED_W_Pin, GPIO_PIN_RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	210e      	movs	r1, #14
 800091c:	482c      	ldr	r0, [pc, #176]	; (80009d0 <MX_GPIO_Init+0x12c>)
 800091e:	f001 fafe 	bl	8001f1e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_YELLOW_S_Pin|LED_GREEN_S_Pin|LED_RED_S_Pin|LED_BLINKY_Pin
 8000922:	2200      	movs	r2, #0
 8000924:	f640 71f3 	movw	r1, #4083	; 0xff3
 8000928:	482a      	ldr	r0, [pc, #168]	; (80009d4 <MX_GPIO_Init+0x130>)
 800092a:	f001 faf8 	bl	8001f1e <HAL_GPIO_WritePin>
                          |LED_YELLOW_N_Pin|LED_GREEN_N_Pin|LED_YELLOW_E_Pin|LED_GREEN_E_Pin
                          |LED_RED_E_Pin|LED_RED_N_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15, GPIO_PIN_RESET);
 800092e:	2200      	movs	r2, #0
 8000930:	f248 0106 	movw	r1, #32774	; 0x8006
 8000934:	4828      	ldr	r0, [pc, #160]	; (80009d8 <MX_GPIO_Init+0x134>)
 8000936:	f001 faf2 	bl	8001f1e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin;
 800093a:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 800093e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000948:	f107 0310 	add.w	r3, r7, #16
 800094c:	4619      	mov	r1, r3
 800094e:	4820      	ldr	r0, [pc, #128]	; (80009d0 <MX_GPIO_Init+0x12c>)
 8000950:	f001 f94a 	bl	8001be8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_YELLOW_W_Pin LED_GREEN_W_Pin LED_RED_W_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_W_Pin|LED_GREEN_W_Pin|LED_RED_W_Pin;
 8000954:	230e      	movs	r3, #14
 8000956:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000958:	2301      	movs	r3, #1
 800095a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000960:	2302      	movs	r3, #2
 8000962:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	4619      	mov	r1, r3
 800096a:	4819      	ldr	r0, [pc, #100]	; (80009d0 <MX_GPIO_Init+0x12c>)
 800096c:	f001 f93c 	bl	8001be8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_YELLOW_S_Pin LED_GREEN_S_Pin LED_RED_S_Pin LED_BLINKY_Pin
                           LED_YELLOW_N_Pin LED_GREEN_N_Pin LED_YELLOW_E_Pin LED_GREEN_E_Pin
                           LED_RED_E_Pin LED_RED_N_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_S_Pin|LED_GREEN_S_Pin|LED_RED_S_Pin|LED_BLINKY_Pin
 8000970:	f640 73f3 	movw	r3, #4083	; 0xff3
 8000974:	613b      	str	r3, [r7, #16]
                          |LED_YELLOW_N_Pin|LED_GREEN_N_Pin|LED_YELLOW_E_Pin|LED_GREEN_E_Pin
                          |LED_RED_E_Pin|LED_RED_N_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2302      	movs	r3, #2
 8000980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000982:	f107 0310 	add.w	r3, r7, #16
 8000986:	4619      	mov	r1, r3
 8000988:	4812      	ldr	r0, [pc, #72]	; (80009d4 <MX_GPIO_Init+0x130>)
 800098a:	f001 f92d 	bl	8001be8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 800098e:	f248 0306 	movw	r3, #32774	; 0x8006
 8000992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000994:	2301      	movs	r3, #1
 8000996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	2302      	movs	r3, #2
 800099e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a0:	f107 0310 	add.w	r3, r7, #16
 80009a4:	4619      	mov	r1, r3
 80009a6:	480c      	ldr	r0, [pc, #48]	; (80009d8 <MX_GPIO_Init+0x134>)
 80009a8:	f001 f91e 	bl	8001be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_3_Pin;
 80009ac:	2340      	movs	r3, #64	; 0x40
 80009ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_3_GPIO_Port, &GPIO_InitStruct);
 80009b8:	f107 0310 	add.w	r3, r7, #16
 80009bc:	4619      	mov	r1, r3
 80009be:	4806      	ldr	r0, [pc, #24]	; (80009d8 <MX_GPIO_Init+0x134>)
 80009c0:	f001 f912 	bl	8001be8 <HAL_GPIO_Init>

}
 80009c4:	bf00      	nop
 80009c6:	3720      	adds	r7, #32
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40011000 	.word	0x40011000
 80009d4:	40010800 	.word	0x40010800
 80009d8:	40010c00 	.word	0x40010c00

080009dc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	  SCH_Update_Tasks();
 80009e4:	f000 fb68 	bl	80010b8 <SCH_Update_Tasks>
  }
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f4:	b672      	cpsid	i
}
 80009f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <Error_Handler+0x8>
	...

080009fc <status_led_modify_generic>:
const uint16_t redPins[4]   = {LED_RED_N_Pin, LED_RED_E_Pin, LED_RED_S_Pin, LED_RED_W_Pin};
const uint16_t amberPins[4] = {LED_YELLOW_N_Pin, LED_YELLOW_E_Pin, LED_YELLOW_S_Pin, LED_YELLOW_W_Pin};
const uint16_t greenPins[4] = {LED_GREEN_N_Pin, LED_GREEN_E_Pin, LED_GREEN_S_Pin, LED_GREEN_W_Pin};


void status_led_modify_generic(GPIO_TypeDef* GPIOx, const uint16_t pinsToCycle[4]) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
    if (IsTimerExpired(TIMER_MODIFY_LIGHT)) {
 8000a06:	2005      	movs	r0, #5
 8000a08:	f000 fe1c 	bl	8001644 <IsTimerExpired>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d01d      	beq.n	8000a4e <status_led_modify_generic+0x52>
        led_off();
 8000a12:	f7ff fda5 	bl	8000560 <led_off>
        led_cycle_index = (led_cycle_index + 1) % 4;
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <status_led_modify_generic+0x5c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	425a      	negs	r2, r3
 8000a1e:	f003 0303 	and.w	r3, r3, #3
 8000a22:	f002 0203 	and.w	r2, r2, #3
 8000a26:	bf58      	it	pl
 8000a28:	4253      	negpl	r3, r2
 8000a2a:	4a0b      	ldr	r2, [pc, #44]	; (8000a58 <status_led_modify_generic+0x5c>)
 8000a2c:	6013      	str	r3, [r2, #0]

        HAL_GPIO_WritePin(GPIOx, pinsToCycle[led_cycle_index], GPIO_PIN_SET);
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <status_led_modify_generic+0x5c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	683a      	ldr	r2, [r7, #0]
 8000a36:	4413      	add	r3, r2
 8000a38:	881b      	ldrh	r3, [r3, #0]
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f001 fa6d 	bl	8001f1e <HAL_GPIO_WritePin>

        Settimer(TIMER_MODIFY_LIGHT, 500);
 8000a44:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000a48:	2005      	movs	r0, #5
 8000a4a:	f000 fe17 	bl	800167c <Settimer>
    }
}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000044 	.word	0x20000044

08000a5c <FSM_Mode_Modify_run>:

void FSM_Mode_Modify_run(){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
    switch (fsm_modify_light_status){
 8000a62:	4b95      	ldr	r3, [pc, #596]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d071      	beq.n	8000b4e <FSM_Mode_Modify_run+0xf2>
 8000a6a:	2b03      	cmp	r3, #3
 8000a6c:	f300 809b 	bgt.w	8000ba6 <FSM_Mode_Modify_run+0x14a>
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d002      	beq.n	8000a7a <FSM_Mode_Modify_run+0x1e>
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	d035      	beq.n	8000ae4 <FSM_Mode_Modify_run+0x88>
 8000a78:	e095      	b.n	8000ba6 <FSM_Mode_Modify_run+0x14a>

    case MODIFY_RED:
        status_led_modify_generic(GPIOA, redPins);
 8000a7a:	4990      	ldr	r1, [pc, #576]	; (8000cbc <FSM_Mode_Modify_run+0x260>)
 8000a7c:	4890      	ldr	r0, [pc, #576]	; (8000cc0 <FSM_Mode_Modify_run+0x264>)
 8000a7e:	f7ff ffbd 	bl	80009fc <status_led_modify_generic>
        if (isButtonPressed(1)) {
 8000a82:	2001      	movs	r0, #1
 8000a84:	f7ff fbb2 	bl	80001ec <isButtonPressed>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d00b      	beq.n	8000aa6 <FSM_Mode_Modify_run+0x4a>
            g_temp_value++;
 8000a8e:	4b8d      	ldr	r3, [pc, #564]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	3301      	adds	r3, #1
 8000a94:	4a8b      	ldr	r2, [pc, #556]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000a96:	6013      	str	r3, [r2, #0]
            if (g_temp_value > 99) g_temp_value = 1;
 8000a98:	4b8a      	ldr	r3, [pc, #552]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	2b63      	cmp	r3, #99	; 0x63
 8000a9e:	dd02      	ble.n	8000aa6 <FSM_Mode_Modify_run+0x4a>
 8000aa0:	4b88      	ldr	r3, [pc, #544]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	601a      	str	r2, [r3, #0]
        }
        if (isButtonPressed(2)) {
 8000aa6:	2002      	movs	r0, #2
 8000aa8:	f7ff fba0 	bl	80001ec <isButtonPressed>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d003      	beq.n	8000aba <FSM_Mode_Modify_run+0x5e>
            g_timeRed_setting = g_temp_value;
 8000ab2:	4b84      	ldr	r3, [pc, #528]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4a84      	ldr	r2, [pc, #528]	; (8000cc8 <FSM_Mode_Modify_run+0x26c>)
 8000ab8:	6013      	str	r3, [r2, #0]
        }
        if(isButtonPressed(0)){
 8000aba:	2000      	movs	r0, #0
 8000abc:	f7ff fb96 	bl	80001ec <isButtonPressed>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d077      	beq.n	8000bb6 <FSM_Mode_Modify_run+0x15a>
            fsm_modify_light_status = MODIFY_YELLOW;
 8000ac6:	4b7c      	ldr	r3, [pc, #496]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000ac8:	2202      	movs	r2, #2
 8000aca:	601a      	str	r2, [r3, #0]
            g_temp_value = g_timeAmber_setting;
 8000acc:	4b7f      	ldr	r3, [pc, #508]	; (8000ccc <FSM_Mode_Modify_run+0x270>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a7c      	ldr	r2, [pc, #496]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000ad2:	6013      	str	r3, [r2, #0]
            led_cycle_index = 0;
 8000ad4:	4b7e      	ldr	r3, [pc, #504]	; (8000cd0 <FSM_Mode_Modify_run+0x274>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
            Settimer(TIMER_MODIFY_LIGHT, 10);
 8000ada:	210a      	movs	r1, #10
 8000adc:	2005      	movs	r0, #5
 8000ade:	f000 fdcd 	bl	800167c <Settimer>
        }
        break;
 8000ae2:	e068      	b.n	8000bb6 <FSM_Mode_Modify_run+0x15a>

    case MODIFY_YELLOW:
        status_led_modify_generic(GPIOA, amberPins);
 8000ae4:	497b      	ldr	r1, [pc, #492]	; (8000cd4 <FSM_Mode_Modify_run+0x278>)
 8000ae6:	4876      	ldr	r0, [pc, #472]	; (8000cc0 <FSM_Mode_Modify_run+0x264>)
 8000ae8:	f7ff ff88 	bl	80009fc <status_led_modify_generic>
        if (isButtonPressed(1)) {
 8000aec:	2001      	movs	r0, #1
 8000aee:	f7ff fb7d 	bl	80001ec <isButtonPressed>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d00b      	beq.n	8000b10 <FSM_Mode_Modify_run+0xb4>
            g_temp_value++;
 8000af8:	4b72      	ldr	r3, [pc, #456]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	3301      	adds	r3, #1
 8000afe:	4a71      	ldr	r2, [pc, #452]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b00:	6013      	str	r3, [r2, #0]
            if (g_temp_value > 99) g_temp_value = 1;
 8000b02:	4b70      	ldr	r3, [pc, #448]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b63      	cmp	r3, #99	; 0x63
 8000b08:	dd02      	ble.n	8000b10 <FSM_Mode_Modify_run+0xb4>
 8000b0a:	4b6e      	ldr	r3, [pc, #440]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	601a      	str	r2, [r3, #0]
        }
        if (isButtonPressed(2)) {
 8000b10:	2002      	movs	r0, #2
 8000b12:	f7ff fb6b 	bl	80001ec <isButtonPressed>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d003      	beq.n	8000b24 <FSM_Mode_Modify_run+0xc8>
            g_timeAmber_setting = g_temp_value;
 8000b1c:	4b69      	ldr	r3, [pc, #420]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a6a      	ldr	r2, [pc, #424]	; (8000ccc <FSM_Mode_Modify_run+0x270>)
 8000b22:	6013      	str	r3, [r2, #0]
        }
        if(isButtonPressed(0)){
 8000b24:	2000      	movs	r0, #0
 8000b26:	f7ff fb61 	bl	80001ec <isButtonPressed>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d044      	beq.n	8000bba <FSM_Mode_Modify_run+0x15e>
            fsm_modify_light_status = MODIFY_GREEN;
 8000b30:	4b61      	ldr	r3, [pc, #388]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000b32:	2203      	movs	r2, #3
 8000b34:	601a      	str	r2, [r3, #0]
            g_temp_value = g_timeGreen_setting;
 8000b36:	4b68      	ldr	r3, [pc, #416]	; (8000cd8 <FSM_Mode_Modify_run+0x27c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a62      	ldr	r2, [pc, #392]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b3c:	6013      	str	r3, [r2, #0]
            led_cycle_index = 0;
 8000b3e:	4b64      	ldr	r3, [pc, #400]	; (8000cd0 <FSM_Mode_Modify_run+0x274>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
            Settimer(TIMER_MODIFY_LIGHT, 10);
 8000b44:	210a      	movs	r1, #10
 8000b46:	2005      	movs	r0, #5
 8000b48:	f000 fd98 	bl	800167c <Settimer>
        }
        break;
 8000b4c:	e035      	b.n	8000bba <FSM_Mode_Modify_run+0x15e>

    case MODIFY_GREEN:
        status_led_modify_generic(GPIOA, greenPins);
 8000b4e:	4963      	ldr	r1, [pc, #396]	; (8000cdc <FSM_Mode_Modify_run+0x280>)
 8000b50:	485b      	ldr	r0, [pc, #364]	; (8000cc0 <FSM_Mode_Modify_run+0x264>)
 8000b52:	f7ff ff53 	bl	80009fc <status_led_modify_generic>
        if (isButtonPressed(1)) {
 8000b56:	2001      	movs	r0, #1
 8000b58:	f7ff fb48 	bl	80001ec <isButtonPressed>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d00b      	beq.n	8000b7a <FSM_Mode_Modify_run+0x11e>
            g_temp_value++;
 8000b62:	4b58      	ldr	r3, [pc, #352]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	3301      	adds	r3, #1
 8000b68:	4a56      	ldr	r2, [pc, #344]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b6a:	6013      	str	r3, [r2, #0]
            if (g_temp_value > 99) g_temp_value = 1;
 8000b6c:	4b55      	ldr	r3, [pc, #340]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b63      	cmp	r3, #99	; 0x63
 8000b72:	dd02      	ble.n	8000b7a <FSM_Mode_Modify_run+0x11e>
 8000b74:	4b53      	ldr	r3, [pc, #332]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	601a      	str	r2, [r3, #0]
        }
        if (isButtonPressed(2)) {
 8000b7a:	2002      	movs	r0, #2
 8000b7c:	f7ff fb36 	bl	80001ec <isButtonPressed>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d003      	beq.n	8000b8e <FSM_Mode_Modify_run+0x132>
            g_timeGreen_setting = g_temp_value;
 8000b86:	4b4f      	ldr	r3, [pc, #316]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a53      	ldr	r2, [pc, #332]	; (8000cd8 <FSM_Mode_Modify_run+0x27c>)
 8000b8c:	6013      	str	r3, [r2, #0]
        }
        if(isButtonPressed(0)){
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f7ff fb2c 	bl	80001ec <isButtonPressed>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d011      	beq.n	8000bbe <FSM_Mode_Modify_run+0x162>
            g_current_mode = MODE_NORMAL;
 8000b9a:	4b51      	ldr	r3, [pc, #324]	; (8000ce0 <FSM_Mode_Modify_run+0x284>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	601a      	str	r2, [r3, #0]
            Light_init();
 8000ba0:	f000 f94c 	bl	8000e3c <Light_init>
        }
        break;
 8000ba4:	e00b      	b.n	8000bbe <FSM_Mode_Modify_run+0x162>

    default:
        fsm_modify_light_status = MODIFY_RED;
 8000ba6:	4b44      	ldr	r3, [pc, #272]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	601a      	str	r2, [r3, #0]
        g_temp_value = g_timeRed_setting;
 8000bac:	4b46      	ldr	r3, [pc, #280]	; (8000cc8 <FSM_Mode_Modify_run+0x26c>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a44      	ldr	r2, [pc, #272]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000bb2:	6013      	str	r3, [r2, #0]
        break;
 8000bb4:	e004      	b.n	8000bc0 <FSM_Mode_Modify_run+0x164>
        break;
 8000bb6:	bf00      	nop
 8000bb8:	e002      	b.n	8000bc0 <FSM_Mode_Modify_run+0x164>
        break;
 8000bba:	bf00      	nop
 8000bbc:	e000      	b.n	8000bc0 <FSM_Mode_Modify_run+0x164>
        break;
 8000bbe:	bf00      	nop
    }

    uint8_t d1 = g_temp_value / 10;
 8000bc0:	4b40      	ldr	r3, [pc, #256]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a47      	ldr	r2, [pc, #284]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000bc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bca:	1092      	asrs	r2, r2, #2
 8000bcc:	17db      	asrs	r3, r3, #31
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	717b      	strb	r3, [r7, #5]
    uint8_t d2 = g_temp_value % 10;
 8000bd2:	4b3c      	ldr	r3, [pc, #240]	; (8000cc4 <FSM_Mode_Modify_run+0x268>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	4b43      	ldr	r3, [pc, #268]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000bd8:	fb83 1302 	smull	r1, r3, r3, r2
 8000bdc:	1099      	asrs	r1, r3, #2
 8000bde:	17d3      	asrs	r3, r2, #31
 8000be0:	1ac9      	subs	r1, r1, r3
 8000be2:	460b      	mov	r3, r1
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	440b      	add	r3, r1
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	1ad1      	subs	r1, r2, r3
 8000bec:	460b      	mov	r3, r1
 8000bee:	713b      	strb	r3, [r7, #4]
    uint8_t d3 = 0, d4 = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	71fb      	strb	r3, [r7, #7]
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	71bb      	strb	r3, [r7, #6]

    if (fsm_modify_light_status == MODIFY_RED) {
 8000bf8:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d118      	bne.n	8000c32 <FSM_Mode_Modify_run+0x1d6>
         d3 = g_timeRed_setting / 10;
 8000c00:	4b31      	ldr	r3, [pc, #196]	; (8000cc8 <FSM_Mode_Modify_run+0x26c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a37      	ldr	r2, [pc, #220]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000c06:	fb82 1203 	smull	r1, r2, r2, r3
 8000c0a:	1092      	asrs	r2, r2, #2
 8000c0c:	17db      	asrs	r3, r3, #31
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	71fb      	strb	r3, [r7, #7]
         d4 = g_timeRed_setting % 10;
 8000c12:	4b2d      	ldr	r3, [pc, #180]	; (8000cc8 <FSM_Mode_Modify_run+0x26c>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	4b33      	ldr	r3, [pc, #204]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000c18:	fb83 1302 	smull	r1, r3, r3, r2
 8000c1c:	1099      	asrs	r1, r3, #2
 8000c1e:	17d3      	asrs	r3, r2, #31
 8000c20:	1ac9      	subs	r1, r1, r3
 8000c22:	460b      	mov	r3, r1
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	440b      	add	r3, r1
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	1ad1      	subs	r1, r2, r3
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	71bb      	strb	r3, [r7, #6]
 8000c30:	e038      	b.n	8000ca4 <FSM_Mode_Modify_run+0x248>
    } else if (fsm_modify_light_status == MODIFY_YELLOW) {
 8000c32:	4b21      	ldr	r3, [pc, #132]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d118      	bne.n	8000c6c <FSM_Mode_Modify_run+0x210>
         d3 = g_timeAmber_setting / 10;
 8000c3a:	4b24      	ldr	r3, [pc, #144]	; (8000ccc <FSM_Mode_Modify_run+0x270>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a29      	ldr	r2, [pc, #164]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000c40:	fb82 1203 	smull	r1, r2, r2, r3
 8000c44:	1092      	asrs	r2, r2, #2
 8000c46:	17db      	asrs	r3, r3, #31
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	71fb      	strb	r3, [r7, #7]
         d4 = g_timeAmber_setting % 10;
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	; (8000ccc <FSM_Mode_Modify_run+0x270>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b24      	ldr	r3, [pc, #144]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000c52:	fb83 1302 	smull	r1, r3, r3, r2
 8000c56:	1099      	asrs	r1, r3, #2
 8000c58:	17d3      	asrs	r3, r2, #31
 8000c5a:	1ac9      	subs	r1, r1, r3
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	440b      	add	r3, r1
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	1ad1      	subs	r1, r2, r3
 8000c66:	460b      	mov	r3, r1
 8000c68:	71bb      	strb	r3, [r7, #6]
 8000c6a:	e01b      	b.n	8000ca4 <FSM_Mode_Modify_run+0x248>
    } else if (fsm_modify_light_status == MODIFY_GREEN) {
 8000c6c:	4b12      	ldr	r3, [pc, #72]	; (8000cb8 <FSM_Mode_Modify_run+0x25c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b03      	cmp	r3, #3
 8000c72:	d117      	bne.n	8000ca4 <FSM_Mode_Modify_run+0x248>
         d3 = g_timeGreen_setting / 10;
 8000c74:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <FSM_Mode_Modify_run+0x27c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a1a      	ldr	r2, [pc, #104]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000c7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c7e:	1092      	asrs	r2, r2, #2
 8000c80:	17db      	asrs	r3, r3, #31
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	71fb      	strb	r3, [r7, #7]
         d4 = g_timeGreen_setting % 10;
 8000c86:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <FSM_Mode_Modify_run+0x27c>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <FSM_Mode_Modify_run+0x288>)
 8000c8c:	fb83 1302 	smull	r1, r3, r3, r2
 8000c90:	1099      	asrs	r1, r3, #2
 8000c92:	17d3      	asrs	r3, r2, #31
 8000c94:	1ac9      	subs	r1, r1, r3
 8000c96:	460b      	mov	r3, r1
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	440b      	add	r3, r1
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	1ad1      	subs	r1, r2, r3
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	71bb      	strb	r3, [r7, #6]
    }
    update4Digits(d1, d2, d3, d4);
 8000ca4:	79bb      	ldrb	r3, [r7, #6]
 8000ca6:	79fa      	ldrb	r2, [r7, #7]
 8000ca8:	7939      	ldrb	r1, [r7, #4]
 8000caa:	7978      	ldrb	r0, [r7, #5]
 8000cac:	f7ff fcd8 	bl	8000660 <update4Digits>
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000010 	.word	0x20000010
 8000cbc:	080031d0 	.word	0x080031d0
 8000cc0:	40010800 	.word	0x40010800
 8000cc4:	20000040 	.word	0x20000040
 8000cc8:	20000004 	.word	0x20000004
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	20000044 	.word	0x20000044
 8000cd4:	080031d8 	.word	0x080031d8
 8000cd8:	2000000c 	.word	0x2000000c
 8000cdc:	080031e0 	.word	0x080031e0
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	66666667 	.word	0x66666667

08000ce8 <FSM_Manager_run>:


void FSM_Manager_run() {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0

    switch (g_current_mode) {
 8000cec:	4b20      	ldr	r3, [pc, #128]	; (8000d70 <FSM_Manager_run+0x88>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d022      	beq.n	8000d3a <FSM_Manager_run+0x52>
 8000cf4:	2b03      	cmp	r3, #3
 8000cf6:	dc32      	bgt.n	8000d5e <FSM_Manager_run+0x76>
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d002      	beq.n	8000d02 <FSM_Manager_run+0x1a>
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d02b      	beq.n	8000d58 <FSM_Manager_run+0x70>
 8000d00:	e02d      	b.n	8000d5e <FSM_Manager_run+0x76>

        case MODE_NORMAL:
            FSM_Mode_Normal_run();
 8000d02:	f000 f8bf 	bl	8000e84 <FSM_Mode_Normal_run>
            if (isButtonPressed(0)) {
 8000d06:	2000      	movs	r0, #0
 8000d08:	f7ff fa70 	bl	80001ec <isButtonPressed>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d029      	beq.n	8000d66 <FSM_Manager_run+0x7e>

                g_current_mode = MODE_MANUAL;
 8000d12:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <FSM_Manager_run+0x88>)
 8000d14:	2203      	movs	r2, #3
 8000d16:	601a      	str	r2, [r3, #0]

                fsm_modify_light_status = MODIFY_RED;
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <FSM_Manager_run+0x8c>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
                g_temp_value = g_timeRed_setting;
 8000d1e:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <FSM_Manager_run+0x90>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a16      	ldr	r2, [pc, #88]	; (8000d7c <FSM_Manager_run+0x94>)
 8000d24:	6013      	str	r3, [r2, #0]
                led_cycle_index = 0;
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <FSM_Manager_run+0x98>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
                led_off();
 8000d2c:	f7ff fc18 	bl	8000560 <led_off>
                Settimer(TIMER_MODIFY_LIGHT, 10);
 8000d30:	210a      	movs	r1, #10
 8000d32:	2005      	movs	r0, #5
 8000d34:	f000 fca2 	bl	800167c <Settimer>
            }
            break;
 8000d38:	e015      	b.n	8000d66 <FSM_Manager_run+0x7e>
        case MODE_MANUAL:
        	FSM_Mode_Manual_run();
 8000d3a:	f000 f825 	bl	8000d88 <FSM_Mode_Manual_run>
        	if (isButtonPressed(0)) {
 8000d3e:	2000      	movs	r0, #0
 8000d40:	f7ff fa54 	bl	80001ec <isButtonPressed>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00f      	beq.n	8000d6a <FSM_Manager_run+0x82>
        	    g_current_mode = MODE_MODIFY;
 8000d4a:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <FSM_Manager_run+0x88>)
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	601a      	str	r2, [r3, #0]
        	    fsm_manual_status = NS_RED_WE_GREEN;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <FSM_Manager_run+0x9c>)
 8000d52:	2202      	movs	r2, #2
 8000d54:	601a      	str	r2, [r3, #0]
        	}
            break;
 8000d56:	e008      	b.n	8000d6a <FSM_Manager_run+0x82>
        case MODE_MODIFY:
            FSM_Mode_Modify_run();
 8000d58:	f7ff fe80 	bl	8000a5c <FSM_Mode_Modify_run>
            break;
 8000d5c:	e006      	b.n	8000d6c <FSM_Manager_run+0x84>

        default:
            g_current_mode = MODE_NORMAL;
 8000d5e:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <FSM_Manager_run+0x88>)
 8000d60:	2201      	movs	r2, #1
 8000d62:	601a      	str	r2, [r3, #0]
            break;
 8000d64:	e002      	b.n	8000d6c <FSM_Manager_run+0x84>
            break;
 8000d66:	bf00      	nop
 8000d68:	e000      	b.n	8000d6c <FSM_Manager_run+0x84>
            break;
 8000d6a:	bf00      	nop
    }
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000000 	.word	0x20000000
 8000d74:	20000010 	.word	0x20000010
 8000d78:	20000004 	.word	0x20000004
 8000d7c:	20000040 	.word	0x20000040
 8000d80:	20000044 	.word	0x20000044
 8000d84:	20000048 	.word	0x20000048

08000d88 <FSM_Mode_Manual_run>:
 */
#include "mode_manual.h"

int fsm_manual_status = 0;

void FSM_Mode_Manual_run() {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0

    switch (fsm_manual_status) {
 8000d8c:	4b2a      	ldr	r3, [pc, #168]	; (8000e38 <FSM_Mode_Manual_run+0xb0>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3b02      	subs	r3, #2
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	d83a      	bhi.n	8000e0c <FSM_Mode_Manual_run+0x84>
 8000d96:	a201      	add	r2, pc, #4	; (adr r2, 8000d9c <FSM_Mode_Manual_run+0x14>)
 8000d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d9c:	08000dad 	.word	0x08000dad
 8000da0:	08000dc5 	.word	0x08000dc5
 8000da4:	08000ddd 	.word	0x08000ddd
 8000da8:	08000df5 	.word	0x08000df5
        case NS_RED_WE_GREEN:
            NS_red_WE_green();
 8000dac:	f7ff fc04 	bl	80005b8 <NS_red_WE_green>
            if(isButtonPressed(1)) fsm_manual_status = NS_RED_WE_YELLOW;
 8000db0:	2001      	movs	r0, #1
 8000db2:	f7ff fa1b 	bl	80001ec <isButtonPressed>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d031      	beq.n	8000e20 <FSM_Mode_Manual_run+0x98>
 8000dbc:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <FSM_Mode_Manual_run+0xb0>)
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	601a      	str	r2, [r3, #0]
            break;
 8000dc2:	e02d      	b.n	8000e20 <FSM_Mode_Manual_run+0x98>
        case NS_RED_WE_YELLOW:
            NS_red_WE_yellow();
 8000dc4:	f7ff fc08 	bl	80005d8 <NS_red_WE_yellow>
            if(isButtonPressed(1)) fsm_manual_status = NS_GREEN_WE_RED;
 8000dc8:	2001      	movs	r0, #1
 8000dca:	f7ff fa0f 	bl	80001ec <isButtonPressed>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d027      	beq.n	8000e24 <FSM_Mode_Manual_run+0x9c>
 8000dd4:	4b18      	ldr	r3, [pc, #96]	; (8000e38 <FSM_Mode_Manual_run+0xb0>)
 8000dd6:	2204      	movs	r2, #4
 8000dd8:	601a      	str	r2, [r3, #0]
            break;
 8000dda:	e023      	b.n	8000e24 <FSM_Mode_Manual_run+0x9c>
        case NS_GREEN_WE_RED:
            NS_green_WE_red();
 8000ddc:	f7ff fbcc 	bl	8000578 <NS_green_WE_red>
            if(isButtonPressed(1)) fsm_manual_status = NS_YELLOW_WE_RED;
 8000de0:	2001      	movs	r0, #1
 8000de2:	f7ff fa03 	bl	80001ec <isButtonPressed>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d01d      	beq.n	8000e28 <FSM_Mode_Manual_run+0xa0>
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <FSM_Mode_Manual_run+0xb0>)
 8000dee:	2205      	movs	r2, #5
 8000df0:	601a      	str	r2, [r3, #0]
            break;
 8000df2:	e019      	b.n	8000e28 <FSM_Mode_Manual_run+0xa0>
        case NS_YELLOW_WE_RED:
            NS_yellow_WE_red();
 8000df4:	f7ff fbd0 	bl	8000598 <NS_yellow_WE_red>
            if(isButtonPressed(1)) fsm_manual_status = NS_RED_WE_GREEN;
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f7ff f9f7 	bl	80001ec <isButtonPressed>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d013      	beq.n	8000e2c <FSM_Mode_Manual_run+0xa4>
 8000e04:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <FSM_Mode_Manual_run+0xb0>)
 8000e06:	2202      	movs	r2, #2
 8000e08:	601a      	str	r2, [r3, #0]
            break;
 8000e0a:	e00f      	b.n	8000e2c <FSM_Mode_Manual_run+0xa4>
        default:
        	if(isButtonPressed(1)) fsm_manual_status = NS_RED_WE_GREEN;
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	f7ff f9ed 	bl	80001ec <isButtonPressed>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d00b      	beq.n	8000e30 <FSM_Mode_Manual_run+0xa8>
 8000e18:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <FSM_Mode_Manual_run+0xb0>)
 8000e1a:	2202      	movs	r2, #2
 8000e1c:	601a      	str	r2, [r3, #0]
        	break;
 8000e1e:	e007      	b.n	8000e30 <FSM_Mode_Manual_run+0xa8>
            break;
 8000e20:	bf00      	nop
 8000e22:	e006      	b.n	8000e32 <FSM_Mode_Manual_run+0xaa>
            break;
 8000e24:	bf00      	nop
 8000e26:	e004      	b.n	8000e32 <FSM_Mode_Manual_run+0xaa>
            break;
 8000e28:	bf00      	nop
 8000e2a:	e002      	b.n	8000e32 <FSM_Mode_Manual_run+0xaa>
            break;
 8000e2c:	bf00      	nop
 8000e2e:	e000      	b.n	8000e32 <FSM_Mode_Manual_run+0xaa>
        	break;
 8000e30:	bf00      	nop
    }
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000048 	.word	0x20000048

08000e3c <Light_init>:

int fsm_normal_status = INIT_LIGHT;
int g_timer_countdown_NS = 0;
int g_timer_countdown_WE = 0;

void Light_init(){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	fsm_normal_status = INIT_LIGHT;
 8000e40:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <Light_init+0x34>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	601a      	str	r2, [r3, #0]
	g_timer_countdown_NS = g_timeRed_setting;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <Light_init+0x38>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a0b      	ldr	r2, [pc, #44]	; (8000e78 <Light_init+0x3c>)
 8000e4c:	6013      	str	r3, [r2, #0]
	g_timer_countdown_WE = g_timeGreen_setting;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <Light_init+0x40>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a0b      	ldr	r2, [pc, #44]	; (8000e80 <Light_init+0x44>)
 8000e54:	6013      	str	r3, [r2, #0]
	Settimer(TIMER_COUNTDOWN_NS, 1000);
 8000e56:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e5a:	2003      	movs	r0, #3
 8000e5c:	f000 fc0e 	bl	800167c <Settimer>
	Settimer(TIMER_COUNTDOWN_WE, 1000);
 8000e60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e64:	2004      	movs	r0, #4
 8000e66:	f000 fc09 	bl	800167c <Settimer>
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000014 	.word	0x20000014
 8000e74:	20000004 	.word	0x20000004
 8000e78:	2000004c 	.word	0x2000004c
 8000e7c:	2000000c 	.word	0x2000000c
 8000e80:	20000050 	.word	0x20000050

08000e84 <FSM_Mode_Normal_run>:


void FSM_Mode_Normal_run() {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0

    if (IsTimerExpired(TIMER_COUNTDOWN_NS)) {
 8000e8a:	2003      	movs	r0, #3
 8000e8c:	f000 fbda 	bl	8001644 <IsTimerExpired>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d00d      	beq.n	8000eb2 <FSM_Mode_Normal_run+0x2e>
        if (g_timer_countdown_NS > 0) g_timer_countdown_NS--;
 8000e96:	4b7b      	ldr	r3, [pc, #492]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	dd04      	ble.n	8000ea8 <FSM_Mode_Normal_run+0x24>
 8000e9e:	4b79      	ldr	r3, [pc, #484]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	4a77      	ldr	r2, [pc, #476]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8000ea6:	6013      	str	r3, [r2, #0]
        Settimer(TIMER_COUNTDOWN_NS, 1000);
 8000ea8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000eac:	2003      	movs	r0, #3
 8000eae:	f000 fbe5 	bl	800167c <Settimer>
    }
    if (IsTimerExpired(TIMER_COUNTDOWN_WE)) {
 8000eb2:	2004      	movs	r0, #4
 8000eb4:	f000 fbc6 	bl	8001644 <IsTimerExpired>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d00d      	beq.n	8000eda <FSM_Mode_Normal_run+0x56>
        if (g_timer_countdown_WE > 0) g_timer_countdown_WE--;
 8000ebe:	4b72      	ldr	r3, [pc, #456]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	dd04      	ble.n	8000ed0 <FSM_Mode_Normal_run+0x4c>
 8000ec6:	4b70      	ldr	r3, [pc, #448]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	4a6e      	ldr	r2, [pc, #440]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8000ece:	6013      	str	r3, [r2, #0]
        Settimer(TIMER_COUNTDOWN_WE, 1000);
 8000ed0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ed4:	2004      	movs	r0, #4
 8000ed6:	f000 fbd1 	bl	800167c <Settimer>
    }

    switch (fsm_normal_status) {
 8000eda:	4b6c      	ldr	r3, [pc, #432]	; (800108c <FSM_Mode_Normal_run+0x208>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	f200 8094 	bhi.w	800100e <FSM_Mode_Normal_run+0x18a>
 8000ee6:	a201      	add	r2, pc, #4	; (adr r2, 8000eec <FSM_Mode_Normal_run+0x68>)
 8000ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eec:	08000f01 	.word	0x08000f01
 8000ef0:	08000f21 	.word	0x08000f21
 8000ef4:	08000f55 	.word	0x08000f55
 8000ef8:	08000f91 	.word	0x08000f91
 8000efc:	08000fc5 	.word	0x08000fc5
        case INIT_LIGHT:
            led_off();
 8000f00:	f7ff fb2e 	bl	8000560 <led_off>
            fsm_normal_status = NS_RED_WE_GREEN;
 8000f04:	4b61      	ldr	r3, [pc, #388]	; (800108c <FSM_Mode_Normal_run+0x208>)
 8000f06:	2202      	movs	r2, #2
 8000f08:	601a      	str	r2, [r3, #0]
            Settimer(TIMER_FSM_NORMAL, g_timeGreen_setting * 1000);
 8000f0a:	4b61      	ldr	r3, [pc, #388]	; (8001090 <FSM_Mode_Normal_run+0x20c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	4619      	mov	r1, r3
 8000f18:	2006      	movs	r0, #6
 8000f1a:	f000 fbaf 	bl	800167c <Settimer>
            break;
 8000f1e:	e076      	b.n	800100e <FSM_Mode_Normal_run+0x18a>
        case NS_RED_WE_GREEN:
            NS_red_WE_green();
 8000f20:	f7ff fb4a 	bl	80005b8 <NS_red_WE_green>
            if (IsTimerExpired(TIMER_FSM_NORMAL)) {
 8000f24:	2006      	movs	r0, #6
 8000f26:	f000 fb8d 	bl	8001644 <IsTimerExpired>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d067      	beq.n	8001000 <FSM_Mode_Normal_run+0x17c>
                fsm_normal_status = NS_RED_WE_YELLOW;
 8000f30:	4b56      	ldr	r3, [pc, #344]	; (800108c <FSM_Mode_Normal_run+0x208>)
 8000f32:	2203      	movs	r2, #3
 8000f34:	601a      	str	r2, [r3, #0]
                g_timer_countdown_WE = g_timeAmber_setting;
 8000f36:	4b57      	ldr	r3, [pc, #348]	; (8001094 <FSM_Mode_Normal_run+0x210>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a53      	ldr	r2, [pc, #332]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8000f3c:	6013      	str	r3, [r2, #0]
                Settimer(TIMER_FSM_NORMAL, g_timeAmber_setting * 1000);
 8000f3e:	4b55      	ldr	r3, [pc, #340]	; (8001094 <FSM_Mode_Normal_run+0x210>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f46:	fb02 f303 	mul.w	r3, r2, r3
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	2006      	movs	r0, #6
 8000f4e:	f000 fb95 	bl	800167c <Settimer>
            }
            break;
 8000f52:	e055      	b.n	8001000 <FSM_Mode_Normal_run+0x17c>
        case NS_RED_WE_YELLOW:
            NS_red_WE_yellow();
 8000f54:	f7ff fb40 	bl	80005d8 <NS_red_WE_yellow>
            if (IsTimerExpired(TIMER_FSM_NORMAL)) {
 8000f58:	2006      	movs	r0, #6
 8000f5a:	f000 fb73 	bl	8001644 <IsTimerExpired>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d04f      	beq.n	8001004 <FSM_Mode_Normal_run+0x180>
                fsm_normal_status = NS_GREEN_WE_RED;
 8000f64:	4b49      	ldr	r3, [pc, #292]	; (800108c <FSM_Mode_Normal_run+0x208>)
 8000f66:	2204      	movs	r2, #4
 8000f68:	601a      	str	r2, [r3, #0]
                g_timer_countdown_NS = g_timeGreen_setting;
 8000f6a:	4b49      	ldr	r3, [pc, #292]	; (8001090 <FSM_Mode_Normal_run+0x20c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a45      	ldr	r2, [pc, #276]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8000f70:	6013      	str	r3, [r2, #0]
                g_timer_countdown_WE = g_timeRed_setting;
 8000f72:	4b49      	ldr	r3, [pc, #292]	; (8001098 <FSM_Mode_Normal_run+0x214>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a44      	ldr	r2, [pc, #272]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8000f78:	6013      	str	r3, [r2, #0]
                Settimer(TIMER_FSM_NORMAL, g_timeGreen_setting * 1000);
 8000f7a:	4b45      	ldr	r3, [pc, #276]	; (8001090 <FSM_Mode_Normal_run+0x20c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	2006      	movs	r0, #6
 8000f8a:	f000 fb77 	bl	800167c <Settimer>
            }
            break;
 8000f8e:	e039      	b.n	8001004 <FSM_Mode_Normal_run+0x180>
        case NS_GREEN_WE_RED:
            NS_green_WE_red();
 8000f90:	f7ff faf2 	bl	8000578 <NS_green_WE_red>
            if (IsTimerExpired(TIMER_FSM_NORMAL)) {
 8000f94:	2006      	movs	r0, #6
 8000f96:	f000 fb55 	bl	8001644 <IsTimerExpired>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d033      	beq.n	8001008 <FSM_Mode_Normal_run+0x184>
                fsm_normal_status = NS_YELLOW_WE_RED;
 8000fa0:	4b3a      	ldr	r3, [pc, #232]	; (800108c <FSM_Mode_Normal_run+0x208>)
 8000fa2:	2205      	movs	r2, #5
 8000fa4:	601a      	str	r2, [r3, #0]
                g_timer_countdown_NS = g_timeAmber_setting;
 8000fa6:	4b3b      	ldr	r3, [pc, #236]	; (8001094 <FSM_Mode_Normal_run+0x210>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a36      	ldr	r2, [pc, #216]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8000fac:	6013      	str	r3, [r2, #0]
                Settimer(TIMER_FSM_NORMAL, g_timeAmber_setting * 1000);
 8000fae:	4b39      	ldr	r3, [pc, #228]	; (8001094 <FSM_Mode_Normal_run+0x210>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fb6:	fb02 f303 	mul.w	r3, r2, r3
 8000fba:	4619      	mov	r1, r3
 8000fbc:	2006      	movs	r0, #6
 8000fbe:	f000 fb5d 	bl	800167c <Settimer>
            }
            break;
 8000fc2:	e021      	b.n	8001008 <FSM_Mode_Normal_run+0x184>
        case NS_YELLOW_WE_RED:
            NS_yellow_WE_red();
 8000fc4:	f7ff fae8 	bl	8000598 <NS_yellow_WE_red>
             if (IsTimerExpired(TIMER_FSM_NORMAL)) {
 8000fc8:	2006      	movs	r0, #6
 8000fca:	f000 fb3b 	bl	8001644 <IsTimerExpired>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d01b      	beq.n	800100c <FSM_Mode_Normal_run+0x188>
                fsm_normal_status = NS_RED_WE_GREEN;
 8000fd4:	4b2d      	ldr	r3, [pc, #180]	; (800108c <FSM_Mode_Normal_run+0x208>)
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	601a      	str	r2, [r3, #0]
                g_timer_countdown_NS = g_timeRed_setting;
 8000fda:	4b2f      	ldr	r3, [pc, #188]	; (8001098 <FSM_Mode_Normal_run+0x214>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a29      	ldr	r2, [pc, #164]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8000fe0:	6013      	str	r3, [r2, #0]
                g_timer_countdown_WE = g_timeGreen_setting;
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	; (8001090 <FSM_Mode_Normal_run+0x20c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a28      	ldr	r2, [pc, #160]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8000fe8:	6013      	str	r3, [r2, #0]
                Settimer(TIMER_FSM_NORMAL, g_timeGreen_setting * 1000);
 8000fea:	4b29      	ldr	r3, [pc, #164]	; (8001090 <FSM_Mode_Normal_run+0x20c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ff2:	fb02 f303 	mul.w	r3, r2, r3
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	2006      	movs	r0, #6
 8000ffa:	f000 fb3f 	bl	800167c <Settimer>
            }
            break;
 8000ffe:	e005      	b.n	800100c <FSM_Mode_Normal_run+0x188>
            break;
 8001000:	bf00      	nop
 8001002:	e004      	b.n	800100e <FSM_Mode_Normal_run+0x18a>
            break;
 8001004:	bf00      	nop
 8001006:	e002      	b.n	800100e <FSM_Mode_Normal_run+0x18a>
            break;
 8001008:	bf00      	nop
 800100a:	e000      	b.n	800100e <FSM_Mode_Normal_run+0x18a>
            break;
 800100c:	bf00      	nop
    }

    uint8_t d1 = g_timer_countdown_NS / 10;
 800100e:	4b1d      	ldr	r3, [pc, #116]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a22      	ldr	r2, [pc, #136]	; (800109c <FSM_Mode_Normal_run+0x218>)
 8001014:	fb82 1203 	smull	r1, r2, r2, r3
 8001018:	1092      	asrs	r2, r2, #2
 800101a:	17db      	asrs	r3, r3, #31
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	71fb      	strb	r3, [r7, #7]
    uint8_t d2 = g_timer_countdown_NS % 10;
 8001020:	4b18      	ldr	r3, [pc, #96]	; (8001084 <FSM_Mode_Normal_run+0x200>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b1d      	ldr	r3, [pc, #116]	; (800109c <FSM_Mode_Normal_run+0x218>)
 8001026:	fb83 1302 	smull	r1, r3, r3, r2
 800102a:	1099      	asrs	r1, r3, #2
 800102c:	17d3      	asrs	r3, r2, #31
 800102e:	1ac9      	subs	r1, r1, r3
 8001030:	460b      	mov	r3, r1
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	440b      	add	r3, r1
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	1ad1      	subs	r1, r2, r3
 800103a:	460b      	mov	r3, r1
 800103c:	71bb      	strb	r3, [r7, #6]
    uint8_t d3 = g_timer_countdown_WE / 10;
 800103e:	4b12      	ldr	r3, [pc, #72]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a16      	ldr	r2, [pc, #88]	; (800109c <FSM_Mode_Normal_run+0x218>)
 8001044:	fb82 1203 	smull	r1, r2, r2, r3
 8001048:	1092      	asrs	r2, r2, #2
 800104a:	17db      	asrs	r3, r3, #31
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	717b      	strb	r3, [r7, #5]
    uint8_t d4 = g_timer_countdown_WE % 10;
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <FSM_Mode_Normal_run+0x204>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b11      	ldr	r3, [pc, #68]	; (800109c <FSM_Mode_Normal_run+0x218>)
 8001056:	fb83 1302 	smull	r1, r3, r3, r2
 800105a:	1099      	asrs	r1, r3, #2
 800105c:	17d3      	asrs	r3, r2, #31
 800105e:	1ac9      	subs	r1, r1, r3
 8001060:	460b      	mov	r3, r1
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	1ad1      	subs	r1, r2, r3
 800106a:	460b      	mov	r3, r1
 800106c:	713b      	strb	r3, [r7, #4]
    update4Digits(d1, d2, d3, d4);
 800106e:	793b      	ldrb	r3, [r7, #4]
 8001070:	797a      	ldrb	r2, [r7, #5]
 8001072:	79b9      	ldrb	r1, [r7, #6]
 8001074:	79f8      	ldrb	r0, [r7, #7]
 8001076:	f7ff faf3 	bl	8000660 <update4Digits>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000004c 	.word	0x2000004c
 8001088:	20000050 	.word	0x20000050
 800108c:	20000014 	.word	0x20000014
 8001090:	2000000c 	.word	0x2000000c
 8001094:	20000008 	.word	0x20000008
 8001098:	20000004 	.word	0x20000004
 800109c:	66666667 	.word	0x66666667

080010a0 <SCH_Init>:
#include "schedular.h"

static int newTaskId = 0;
static Tasks SCH_Tasks_G[MAX_TASK];

void SCH_Init(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	Timer_init();
 80010a4:	f000 fab4 	bl	8001610 <Timer_init>
	Button_init();
 80010a8:	f7ff f850 	bl	800014c <Button_init>
	Light_init();
 80010ac:	f7ff fec6 	bl	8000e3c <Light_init>
	Ledblinky();
 80010b0:	f7ff fa4c 	bl	800054c <Ledblinky>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <SCH_Update_Tasks>:

void SCH_Update_Tasks(){
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
	if(SCH_Tasks_G[0].ptask && SCH_Tasks_G[0].Runmme == 0){
 80010bc:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d013      	beq.n	80010ec <SCH_Update_Tasks+0x34>
 80010c4:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10f      	bne.n	80010ec <SCH_Update_Tasks+0x34>
		if(SCH_Tasks_G[0].Delay > 0){
 80010cc:	4b09      	ldr	r3, [pc, #36]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dd04      	ble.n	80010de <SCH_Update_Tasks+0x26>
			SCH_Tasks_G[0].Delay--;
 80010d4:	4b07      	ldr	r3, [pc, #28]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	3b01      	subs	r3, #1
 80010da:	4a06      	ldr	r2, [pc, #24]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010dc:	6093      	str	r3, [r2, #8]
		}
		if(SCH_Tasks_G[0].Delay <= 0){
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	dc02      	bgt.n	80010ec <SCH_Update_Tasks+0x34>
			SCH_Tasks_G[0].Runmme = 1;
 80010e6:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <SCH_Update_Tasks+0x3c>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	605a      	str	r2, [r3, #4]
		}
	}
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	20000058 	.word	0x20000058

080010f8 <SCH_Add_Tasks>:
int SCH_Add_Tasks(void(*pFunction)(), int DELAY, int PERIOD){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
	int sumDelay = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	61fb      	str	r3, [r7, #28]
	int newDelay = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	613b      	str	r3, [r7, #16]
	int newTaskId = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
	for(newTaskId = 0; newTaskId < MAX_TASK; newTaskId++){
 8001110:	2300      	movs	r3, #0
 8001112:	61bb      	str	r3, [r7, #24]
 8001114:	e133      	b.n	800137e <SCH_Add_Tasks+0x286>
		sumDelay += SCH_Tasks_G[newTaskId].Delay;
 8001116:	49a2      	ldr	r1, [pc, #648]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4613      	mov	r3, r2
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	4413      	add	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	440b      	add	r3, r1
 8001124:	3308      	adds	r3, #8
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	69fa      	ldr	r2, [r7, #28]
 800112a:	4413      	add	r3, r2
 800112c:	61fb      	str	r3, [r7, #28]
		if(sumDelay > DELAY){
 800112e:	69fa      	ldr	r2, [r7, #28]
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	429a      	cmp	r2, r3
 8001134:	f340 80c1 	ble.w	80012ba <SCH_Add_Tasks+0x1c2>
			newDelay = DELAY - (sumDelay - SCH_Tasks_G[newTaskId].Delay);
 8001138:	4999      	ldr	r1, [pc, #612]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4613      	mov	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4413      	add	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	440b      	add	r3, r1
 8001146:	3308      	adds	r3, #8
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	69fa      	ldr	r2, [r7, #28]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	613b      	str	r3, [r7, #16]
			SCH_Tasks_G[newTaskId].Delay = sumDelay - DELAY;
 8001154:	69fa      	ldr	r2, [r7, #28]
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	1ad1      	subs	r1, r2, r3
 800115a:	4891      	ldr	r0, [pc, #580]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4613      	mov	r3, r2
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	4413      	add	r3, r2
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4403      	add	r3, r0
 8001168:	3308      	adds	r3, #8
 800116a:	6019      	str	r1, [r3, #0]
			for(int i = MAX_TASK - 1; i > newTaskId; i--){
 800116c:	2303      	movs	r3, #3
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	e04c      	b.n	800120c <SCH_Add_Tasks+0x114>
				SCH_Tasks_G[i].Delay = SCH_Tasks_G[i - 1].Delay;
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	1e5a      	subs	r2, r3, #1
 8001176:	498a      	ldr	r1, [pc, #552]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001178:	4613      	mov	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4413      	add	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	440b      	add	r3, r1
 8001182:	3308      	adds	r3, #8
 8001184:	6819      	ldr	r1, [r3, #0]
 8001186:	4886      	ldr	r0, [pc, #536]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	4613      	mov	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4403      	add	r3, r0
 8001194:	3308      	adds	r3, #8
 8001196:	6019      	str	r1, [r3, #0]
				SCH_Tasks_G[i].Period = SCH_Tasks_G[i - 1].Period;
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	1e5a      	subs	r2, r3, #1
 800119c:	4980      	ldr	r1, [pc, #512]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	330c      	adds	r3, #12
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	487c      	ldr	r0, [pc, #496]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	4613      	mov	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4403      	add	r3, r0
 80011ba:	330c      	adds	r3, #12
 80011bc:	6019      	str	r1, [r3, #0]
				SCH_Tasks_G[i].ptask = SCH_Tasks_G[i - 1].ptask;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	1e5a      	subs	r2, r3, #1
 80011c2:	4977      	ldr	r1, [pc, #476]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	6819      	ldr	r1, [r3, #0]
 80011d0:	4873      	ldr	r0, [pc, #460]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80011d2:	697a      	ldr	r2, [r7, #20]
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4403      	add	r3, r0
 80011de:	6019      	str	r1, [r3, #0]
				SCH_Tasks_G[i].TaskID = SCH_Tasks_G[i - 1].TaskID;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	1e5a      	subs	r2, r3, #1
 80011e4:	496e      	ldr	r1, [pc, #440]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80011e6:	4613      	mov	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	3310      	adds	r3, #16
 80011f2:	6819      	ldr	r1, [r3, #0]
 80011f4:	486a      	ldr	r0, [pc, #424]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	4613      	mov	r3, r2
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4403      	add	r3, r0
 8001202:	3310      	adds	r3, #16
 8001204:	6019      	str	r1, [r3, #0]
			for(int i = MAX_TASK - 1; i > newTaskId; i--){
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	3b01      	subs	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	697a      	ldr	r2, [r7, #20]
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	429a      	cmp	r2, r3
 8001212:	dcae      	bgt.n	8001172 <SCH_Add_Tasks+0x7a>
			}
			SCH_Tasks_G[newTaskId].Delay = newDelay;
 8001214:	4962      	ldr	r1, [pc, #392]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4613      	mov	r3, r2
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	4413      	add	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	440b      	add	r3, r1
 8001222:	3308      	adds	r3, #8
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	601a      	str	r2, [r3, #0]
			SCH_Tasks_G[newTaskId].Period = PERIOD;
 8001228:	495d      	ldr	r1, [pc, #372]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	440b      	add	r3, r1
 8001236:	330c      	adds	r3, #12
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	601a      	str	r2, [r3, #0]
			SCH_Tasks_G[newTaskId].ptask = pFunction;
 800123c:	4958      	ldr	r1, [pc, #352]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4613      	mov	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	4413      	add	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	440b      	add	r3, r1
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	601a      	str	r2, [r3, #0]
				if(SCH_Tasks_G[newTaskId].Delay <= 0){
 800124e:	4954      	ldr	r1, [pc, #336]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4613      	mov	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	440b      	add	r3, r1
 800125c:	3308      	adds	r3, #8
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	dc0a      	bgt.n	800127a <SCH_Add_Tasks+0x182>
					SCH_Tasks_G[newTaskId].Runmme = 1;
 8001264:	494e      	ldr	r1, [pc, #312]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4613      	mov	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4413      	add	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	3304      	adds	r3, #4
 8001274:	2201      	movs	r2, #1
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	e009      	b.n	800128e <SCH_Add_Tasks+0x196>
				}
				else{
					SCH_Tasks_G[newTaskId].Runmme = 0;
 800127a:	4949      	ldr	r1, [pc, #292]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4613      	mov	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	4413      	add	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	440b      	add	r3, r1
 8001288:	3304      	adds	r3, #4
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
				}
				SCH_Tasks_G[newTaskId].TaskID = Get_New_Task_ID();
 800128e:	f000 f9a7 	bl	80015e0 <Get_New_Task_ID>
 8001292:	4601      	mov	r1, r0
 8001294:	4842      	ldr	r0, [pc, #264]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4613      	mov	r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4403      	add	r3, r0
 80012a2:	3310      	adds	r3, #16
 80012a4:	6019      	str	r1, [r3, #0]
				return SCH_Tasks_G[newTaskId].TaskID;
 80012a6:	493e      	ldr	r1, [pc, #248]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4613      	mov	r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	4413      	add	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	440b      	add	r3, r1
 80012b4:	3310      	adds	r3, #16
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	e06e      	b.n	8001398 <SCH_Add_Tasks+0x2a0>
		}
		else{
			if(SCH_Tasks_G[newTaskId].ptask == 0){
 80012ba:	4939      	ldr	r1, [pc, #228]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4613      	mov	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	4413      	add	r3, r2
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	440b      	add	r3, r1
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d154      	bne.n	8001378 <SCH_Add_Tasks+0x280>
				SCH_Tasks_G[newTaskId].Delay = DELAY - sumDelay;
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	1ad1      	subs	r1, r2, r3
 80012d4:	4832      	ldr	r0, [pc, #200]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	4403      	add	r3, r0
 80012e2:	3308      	adds	r3, #8
 80012e4:	6019      	str	r1, [r3, #0]
				SCH_Tasks_G[newTaskId].Period = PERIOD;
 80012e6:	492e      	ldr	r1, [pc, #184]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4613      	mov	r3, r2
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	440b      	add	r3, r1
 80012f4:	330c      	adds	r3, #12
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	601a      	str	r2, [r3, #0]
				SCH_Tasks_G[newTaskId].ptask = pFunction;
 80012fa:	4929      	ldr	r1, [pc, #164]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	440b      	add	r3, r1
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	601a      	str	r2, [r3, #0]
				if(SCH_Tasks_G[newTaskId].Delay <= 0){
 800130c:	4924      	ldr	r1, [pc, #144]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	440b      	add	r3, r1
 800131a:	3308      	adds	r3, #8
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	dc0a      	bgt.n	8001338 <SCH_Add_Tasks+0x240>
					SCH_Tasks_G[newTaskId].Runmme = 1;
 8001322:	491f      	ldr	r1, [pc, #124]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4613      	mov	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	440b      	add	r3, r1
 8001330:	3304      	adds	r3, #4
 8001332:	2201      	movs	r2, #1
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	e009      	b.n	800134c <SCH_Add_Tasks+0x254>
				}
				else{
					SCH_Tasks_G[newTaskId].Runmme = 0;
 8001338:	4919      	ldr	r1, [pc, #100]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4613      	mov	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	4413      	add	r3, r2
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	440b      	add	r3, r1
 8001346:	3304      	adds	r3, #4
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
				}
				SCH_Tasks_G[newTaskId].TaskID = Get_New_Task_ID();
 800134c:	f000 f948 	bl	80015e0 <Get_New_Task_ID>
 8001350:	4601      	mov	r1, r0
 8001352:	4813      	ldr	r0, [pc, #76]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4613      	mov	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4403      	add	r3, r0
 8001360:	3310      	adds	r3, #16
 8001362:	6019      	str	r1, [r3, #0]
				return SCH_Tasks_G[newTaskId].TaskID;
 8001364:	490e      	ldr	r1, [pc, #56]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4613      	mov	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	440b      	add	r3, r1
 8001372:	3310      	adds	r3, #16
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	e00f      	b.n	8001398 <SCH_Add_Tasks+0x2a0>
	for(newTaskId = 0; newTaskId < MAX_TASK; newTaskId++){
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	3301      	adds	r3, #1
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	2b03      	cmp	r3, #3
 8001382:	f77f aec8 	ble.w	8001116 <SCH_Add_Tasks+0x1e>
			}
		}
	}
	return SCH_Tasks_G[newTaskId].TaskID;
 8001386:	4906      	ldr	r1, [pc, #24]	; (80013a0 <SCH_Add_Tasks+0x2a8>)
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4613      	mov	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4413      	add	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	440b      	add	r3, r1
 8001394:	3310      	adds	r3, #16
 8001396:	681b      	ldr	r3, [r3, #0]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3720      	adds	r7, #32
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000058 	.word	0x20000058

080013a4 <SCH_Delete_Task>:
int SCH_Delete_Task(int taskID){
 80013a4:	b480      	push	{r7}
 80013a6:	b087      	sub	sp, #28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	int Return_code  = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
	int taskIndex = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
	int j;
	if(taskID != NO_TASK_ID){
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 80e1 	beq.w	800157e <SCH_Delete_Task+0x1da>
		for(taskIndex = 0; taskIndex < MAX_TASK; taskIndex ++){
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	e0d9      	b.n	8001576 <SCH_Delete_Task+0x1d2>
			if(SCH_Tasks_G[taskIndex].TaskID == taskID){
 80013c2:	4972      	ldr	r1, [pc, #456]	; (800158c <SCH_Delete_Task+0x1e8>)
 80013c4:	697a      	ldr	r2, [r7, #20]
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	440b      	add	r3, r1
 80013d0:	3310      	adds	r3, #16
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	f040 80ca 	bne.w	8001570 <SCH_Delete_Task+0x1cc>
				Return_code = 1;
 80013dc:	2301      	movs	r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
				if(taskIndex != 0 && taskIndex < MAX_TASK - 1){
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d02b      	beq.n	800143e <SCH_Delete_Task+0x9a>
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	dc28      	bgt.n	800143e <SCH_Delete_Task+0x9a>
					if(SCH_Tasks_G[taskIndex+1].ptask != 0){
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	4966      	ldr	r1, [pc, #408]	; (800158c <SCH_Delete_Task+0x1e8>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d01d      	beq.n	800143e <SCH_Delete_Task+0x9a>
						SCH_Tasks_G[taskIndex+1].Delay += SCH_Tasks_G[taskIndex].Delay;
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	4961      	ldr	r1, [pc, #388]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	3308      	adds	r3, #8
 8001414:	6819      	ldr	r1, [r3, #0]
 8001416:	485d      	ldr	r0, [pc, #372]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	4613      	mov	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4403      	add	r3, r0
 8001424:	3308      	adds	r3, #8
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	697a      	ldr	r2, [r7, #20]
 800142a:	3201      	adds	r2, #1
 800142c:	4419      	add	r1, r3
 800142e:	4857      	ldr	r0, [pc, #348]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001430:	4613      	mov	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	4413      	add	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4403      	add	r3, r0
 800143a:	3308      	adds	r3, #8
 800143c:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < MAX_TASK - 1; j ++){
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	e05f      	b.n	8001504 <SCH_Delete_Task+0x160>
					SCH_Tasks_G[j].ptask = SCH_Tasks_G[j+1].ptask;
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1c5a      	adds	r2, r3, #1
 8001448:	4950      	ldr	r1, [pc, #320]	; (800158c <SCH_Delete_Task+0x1e8>)
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	440b      	add	r3, r1
 8001454:	6819      	ldr	r1, [r3, #0]
 8001456:	484d      	ldr	r0, [pc, #308]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4613      	mov	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4403      	add	r3, r0
 8001464:	6019      	str	r1, [r3, #0]
					SCH_Tasks_G[j].Period = SCH_Tasks_G[j+1].Period;
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	4948      	ldr	r1, [pc, #288]	; (800158c <SCH_Delete_Task+0x1e8>)
 800146c:	4613      	mov	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	4413      	add	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	440b      	add	r3, r1
 8001476:	330c      	adds	r3, #12
 8001478:	6819      	ldr	r1, [r3, #0]
 800147a:	4844      	ldr	r0, [pc, #272]	; (800158c <SCH_Delete_Task+0x1e8>)
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	4613      	mov	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4403      	add	r3, r0
 8001488:	330c      	adds	r3, #12
 800148a:	6019      	str	r1, [r3, #0]
					SCH_Tasks_G[j].Delay = SCH_Tasks_G[j+1].Delay;
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1c5a      	adds	r2, r3, #1
 8001490:	493e      	ldr	r1, [pc, #248]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001492:	4613      	mov	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	440b      	add	r3, r1
 800149c:	3308      	adds	r3, #8
 800149e:	6819      	ldr	r1, [r3, #0]
 80014a0:	483a      	ldr	r0, [pc, #232]	; (800158c <SCH_Delete_Task+0x1e8>)
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4403      	add	r3, r0
 80014ae:	3308      	adds	r3, #8
 80014b0:	6019      	str	r1, [r3, #0]
					SCH_Tasks_G[j].Runmme = SCH_Tasks_G[j+1].Runmme;
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1c5a      	adds	r2, r3, #1
 80014b6:	4935      	ldr	r1, [pc, #212]	; (800158c <SCH_Delete_Task+0x1e8>)
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	3304      	adds	r3, #4
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4831      	ldr	r0, [pc, #196]	; (800158c <SCH_Delete_Task+0x1e8>)
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	3304      	adds	r3, #4
 80014d6:	6019      	str	r1, [r3, #0]
					SCH_Tasks_G[j].TaskID = SCH_Tasks_G[j+1].TaskID;
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1c5a      	adds	r2, r3, #1
 80014dc:	492b      	ldr	r1, [pc, #172]	; (800158c <SCH_Delete_Task+0x1e8>)
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	440b      	add	r3, r1
 80014e8:	3310      	adds	r3, #16
 80014ea:	6819      	ldr	r1, [r3, #0]
 80014ec:	4827      	ldr	r0, [pc, #156]	; (800158c <SCH_Delete_Task+0x1e8>)
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4613      	mov	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	4413      	add	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4403      	add	r3, r0
 80014fa:	3310      	adds	r3, #16
 80014fc:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < MAX_TASK - 1; j ++){
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	3301      	adds	r3, #1
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	2b02      	cmp	r3, #2
 8001508:	dd9c      	ble.n	8001444 <SCH_Delete_Task+0xa0>
				}
				SCH_Tasks_G[j].ptask = 0;
 800150a:	4920      	ldr	r1, [pc, #128]	; (800158c <SCH_Delete_Task+0x1e8>)
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	440b      	add	r3, r1
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
				SCH_Tasks_G[j].Period = 0;
 800151c:	491b      	ldr	r1, [pc, #108]	; (800158c <SCH_Delete_Task+0x1e8>)
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	4613      	mov	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4413      	add	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	330c      	adds	r3, #12
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
				SCH_Tasks_G[j].Delay = 0;
 8001530:	4916      	ldr	r1, [pc, #88]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4613      	mov	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	3308      	adds	r3, #8
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
				SCH_Tasks_G[j].Runmme = 0;
 8001544:	4911      	ldr	r1, [pc, #68]	; (800158c <SCH_Delete_Task+0x1e8>)
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	3304      	adds	r3, #4
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
				SCH_Tasks_G[j].TaskID = 0;
 8001558:	490c      	ldr	r1, [pc, #48]	; (800158c <SCH_Delete_Task+0x1e8>)
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	3310      	adds	r3, #16
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
				return Return_code;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	e007      	b.n	8001580 <SCH_Delete_Task+0x1dc>
		for(taskIndex = 0; taskIndex < MAX_TASK; taskIndex ++){
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	3301      	adds	r3, #1
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2b03      	cmp	r3, #3
 800157a:	f77f af22 	ble.w	80013c2 <SCH_Delete_Task+0x1e>
			}
		}
	}
	return Return_code;
 800157e:	68fb      	ldr	r3, [r7, #12]
}
 8001580:	4618      	mov	r0, r3
 8001582:	371c      	adds	r7, #28
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000058 	.word	0x20000058

08001590 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001590:	b5b0      	push	{r4, r5, r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
	if(SCH_Tasks_G[0].Runmme > 0) {
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <SCH_Dispatch_Tasks+0x4c>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	dd19      	ble.n	80015d2 <SCH_Dispatch_Tasks+0x42>
		(*SCH_Tasks_G[0].ptask)();
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <SCH_Dispatch_Tasks+0x4c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4798      	blx	r3
		SCH_Tasks_G[0].Runmme = 0;
 80015a4:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <SCH_Dispatch_Tasks+0x4c>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	605a      	str	r2, [r3, #4]
		Tasks temtask = SCH_Tasks_G[0];
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <SCH_Dispatch_Tasks+0x4c>)
 80015ac:	1d3c      	adds	r4, r7, #4
 80015ae:	461d      	mov	r5, r3
 80015b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b4:	682b      	ldr	r3, [r5, #0]
 80015b6:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fef2 	bl	80013a4 <SCH_Delete_Task>
		if (temtask.Period != 0) {
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Tasks(temtask.ptask, temtask.Period, temtask.Period);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6939      	ldr	r1, [r7, #16]
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff fd93 	bl	80010f8 <SCH_Add_Tasks>
		}
	}
}
 80015d2:	bf00      	nop
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bdb0      	pop	{r4, r5, r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000058 	.word	0x20000058

080015e0 <Get_New_Task_ID>:


int Get_New_Task_ID(void){
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
	newTaskId++;
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <Get_New_Task_ID+0x2c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	3301      	adds	r3, #1
 80015ea:	4a08      	ldr	r2, [pc, #32]	; (800160c <Get_New_Task_ID+0x2c>)
 80015ec:	6013      	str	r3, [r2, #0]
	if(newTaskId == NO_TASK_ID){
 80015ee:	4b07      	ldr	r3, [pc, #28]	; (800160c <Get_New_Task_ID+0x2c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d104      	bne.n	8001600 <Get_New_Task_ID+0x20>
		newTaskId++;
 80015f6:	4b05      	ldr	r3, [pc, #20]	; (800160c <Get_New_Task_ID+0x2c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	3301      	adds	r3, #1
 80015fc:	4a03      	ldr	r2, [pc, #12]	; (800160c <Get_New_Task_ID+0x2c>)
 80015fe:	6013      	str	r3, [r2, #0]
	}
	return newTaskId;
 8001600:	4b02      	ldr	r3, [pc, #8]	; (800160c <Get_New_Task_ID+0x2c>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	20000054 	.word	0x20000054

08001610 <Timer_init>:
 */
#include <software_timer.h>

SoftwareTimer timerPool[MAX_COUNTER];

void Timer_init() {
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_COUNTER; i++) {
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	e008      	b.n	800162e <Timer_init+0x1e>
        timerPool[i].flag = 0;
 800161c:	4a08      	ldr	r2, [pc, #32]	; (8001640 <Timer_init+0x30>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	4413      	add	r3, r2
 8001624:	2200      	movs	r2, #0
 8001626:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < MAX_COUNTER; i++) {
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3301      	adds	r3, #1
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2b09      	cmp	r3, #9
 8001632:	ddf3      	ble.n	800161c <Timer_init+0xc>
    }
}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	2000018c 	.word	0x2000018c

08001644 <IsTimerExpired>:
int IsTimerExpired(int index){
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	if(timerPool[index].flag){
 800164c:	4a0a      	ldr	r2, [pc, #40]	; (8001678 <IsTimerExpired+0x34>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4413      	add	r3, r2
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d007      	beq.n	800166a <IsTimerExpired+0x26>
		timerPool[index].flag = 0;
 800165a:	4a07      	ldr	r2, [pc, #28]	; (8001678 <IsTimerExpired+0x34>)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	4413      	add	r3, r2
 8001662:	2200      	movs	r2, #0
 8001664:	605a      	str	r2, [r3, #4]
		return 1;
 8001666:	2301      	movs	r3, #1
 8001668:	e000      	b.n	800166c <IsTimerExpired+0x28>
	}
	return 0;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	2000018c 	.word	0x2000018c

0800167c <Settimer>:
void Settimer(int index, int duration) {
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
    if (index >= MAX_COUNTER) return;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b09      	cmp	r3, #9
 800168a:	dc11      	bgt.n	80016b0 <Settimer+0x34>
    timerPool[index].count = duration / TIMER_TICK;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	4a0b      	ldr	r2, [pc, #44]	; (80016bc <Settimer+0x40>)
 8001690:	fb82 1203 	smull	r1, r2, r2, r3
 8001694:	1092      	asrs	r2, r2, #2
 8001696:	17db      	asrs	r3, r3, #31
 8001698:	1ad2      	subs	r2, r2, r3
 800169a:	4909      	ldr	r1, [pc, #36]	; (80016c0 <Settimer+0x44>)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    timerPool[index].flag = 0;
 80016a2:	4a07      	ldr	r2, [pc, #28]	; (80016c0 <Settimer+0x44>)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	4413      	add	r3, r2
 80016aa:	2200      	movs	r2, #0
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	e000      	b.n	80016b2 <Settimer+0x36>
    if (index >= MAX_COUNTER) return;
 80016b0:	bf00      	nop
}
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	66666667 	.word	0x66666667
 80016c0:	2000018c 	.word	0x2000018c

080016c4 <Timer_run>:

void Timer_run() {
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
    for (int i = 0; i < MAX_COUNTER; i++) {
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	e01d      	b.n	800170c <Timer_run+0x48>
        if(timerPool[i].count > 0){
 80016d0:	4a13      	ldr	r2, [pc, #76]	; (8001720 <Timer_run+0x5c>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	dd14      	ble.n	8001706 <Timer_run+0x42>
        	timerPool[i].count--;
 80016dc:	4a10      	ldr	r2, [pc, #64]	; (8001720 <Timer_run+0x5c>)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80016e4:	1e5a      	subs	r2, r3, #1
 80016e6:	490e      	ldr	r1, [pc, #56]	; (8001720 <Timer_run+0x5c>)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
            if (timerPool[i].count <= 0) {
 80016ee:	4a0c      	ldr	r2, [pc, #48]	; (8001720 <Timer_run+0x5c>)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	dc05      	bgt.n	8001706 <Timer_run+0x42>
                timerPool[i].flag = 1;
 80016fa:	4a09      	ldr	r2, [pc, #36]	; (8001720 <Timer_run+0x5c>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	4413      	add	r3, r2
 8001702:	2201      	movs	r2, #1
 8001704:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < MAX_COUNTER; i++) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3301      	adds	r3, #1
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b09      	cmp	r3, #9
 8001710:	ddde      	ble.n	80016d0 <Timer_run+0xc>
            }
        }
    }
}
 8001712:	bf00      	nop
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	2000018c 	.word	0x2000018c

08001724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800172a:	4b15      	ldr	r3, [pc, #84]	; (8001780 <HAL_MspInit+0x5c>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a14      	ldr	r2, [pc, #80]	; (8001780 <HAL_MspInit+0x5c>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_MspInit+0x5c>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <HAL_MspInit+0x5c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a0e      	ldr	r2, [pc, #56]	; (8001780 <HAL_MspInit+0x5c>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <HAL_MspInit+0x5c>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <HAL_MspInit+0x60>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	4a04      	ldr	r2, [pc, #16]	; (8001784 <HAL_MspInit+0x60>)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40021000 	.word	0x40021000
 8001784:	40010000 	.word	0x40010000

08001788 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001798:	d113      	bne.n	80017c2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <HAL_TIM_Base_MspInit+0x44>)
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <HAL_TIM_Base_MspInit+0x44>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	61d3      	str	r3, [r2, #28]
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <HAL_TIM_Base_MspInit+0x44>)
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	201c      	movs	r0, #28
 80017b8:	f000 f9df 	bl	8001b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017bc:	201c      	movs	r0, #28
 80017be:	f000 f9f8 	bl	8001bb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40021000 	.word	0x40021000

080017d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <HAL_UART_MspInit+0x70>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d123      	bne.n	8001838 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017f0:	4b14      	ldr	r3, [pc, #80]	; (8001844 <HAL_UART_MspInit+0x74>)
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	4a13      	ldr	r2, [pc, #76]	; (8001844 <HAL_UART_MspInit+0x74>)
 80017f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017fa:	61d3      	str	r3, [r2, #28]
 80017fc:	4b11      	ldr	r3, [pc, #68]	; (8001844 <HAL_UART_MspInit+0x74>)
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_UART_MspInit+0x74>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	4a0d      	ldr	r2, [pc, #52]	; (8001844 <HAL_UART_MspInit+0x74>)
 800180e:	f043 0304 	orr.w	r3, r3, #4
 8001812:	6193      	str	r3, [r2, #24]
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_UART_MspInit+0x74>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001820:	230c      	movs	r3, #12
 8001822:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001824:	2302      	movs	r3, #2
 8001826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001828:	2302      	movs	r3, #2
 800182a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	4619      	mov	r1, r3
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <HAL_UART_MspInit+0x78>)
 8001834:	f000 f9d8 	bl	8001be8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001838:	bf00      	nop
 800183a:	3720      	adds	r7, #32
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40004400 	.word	0x40004400
 8001844:	40021000 	.word	0x40021000
 8001848:	40010800 	.word	0x40010800

0800184c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <NMI_Handler+0x4>

08001852 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001856:	e7fe      	b.n	8001856 <HardFault_Handler+0x4>

08001858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800185c:	e7fe      	b.n	800185c <MemManage_Handler+0x4>

0800185e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <UsageFault_Handler+0x4>

0800186a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr

08001876 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr

08001882 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr

0800188e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001892:	f000 f87f 	bl	8001994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018a0:	4802      	ldr	r0, [pc, #8]	; (80018ac <TIM2_IRQHandler+0x10>)
 80018a2:	f001 f81d 	bl	80028e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200000fc 	.word	0x200000fc

080018b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr

080018bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018bc:	f7ff fff8 	bl	80018b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c0:	480b      	ldr	r0, [pc, #44]	; (80018f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018c2:	490c      	ldr	r1, [pc, #48]	; (80018f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018c4:	4a0c      	ldr	r2, [pc, #48]	; (80018f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c8:	e002      	b.n	80018d0 <LoopCopyDataInit>

080018ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ce:	3304      	adds	r3, #4

080018d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d4:	d3f9      	bcc.n	80018ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d6:	4a09      	ldr	r2, [pc, #36]	; (80018fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018d8:	4c09      	ldr	r4, [pc, #36]	; (8001900 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018dc:	e001      	b.n	80018e2 <LoopFillZerobss>

080018de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e0:	3204      	adds	r2, #4

080018e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e4:	d3fb      	bcc.n	80018de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018e6:	f001 fc29 	bl	800313c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ea:	f7fe fef3 	bl	80006d4 <main>
  bx lr
 80018ee:	4770      	bx	lr
  ldr r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f4:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80018f8:	0800321c 	.word	0x0800321c
  ldr r2, =_sbss
 80018fc:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001900:	200001e0 	.word	0x200001e0

08001904 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001904:	e7fe      	b.n	8001904 <ADC1_2_IRQHandler>
	...

08001908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_Init+0x28>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a07      	ldr	r2, [pc, #28]	; (8001930 <HAL_Init+0x28>)
 8001912:	f043 0310 	orr.w	r3, r3, #16
 8001916:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001918:	2003      	movs	r0, #3
 800191a:	f000 f923 	bl	8001b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800191e:	2000      	movs	r0, #0
 8001920:	f000 f808 	bl	8001934 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001924:	f7ff fefe 	bl	8001724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40022000 	.word	0x40022000

08001934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800193c:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HAL_InitTick+0x54>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_InitTick+0x58>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	4619      	mov	r1, r3
 8001946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800194a:	fbb3 f3f1 	udiv	r3, r3, r1
 800194e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f93b 	bl	8001bce <HAL_SYSTICK_Config>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e00e      	b.n	8001980 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b0f      	cmp	r3, #15
 8001966:	d80a      	bhi.n	800197e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001968:	2200      	movs	r2, #0
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	f04f 30ff 	mov.w	r0, #4294967295
 8001970:	f000 f903 	bl	8001b7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001974:	4a06      	ldr	r2, [pc, #24]	; (8001990 <HAL_InitTick+0x5c>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
 800197c:	e000      	b.n	8001980 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
}
 8001980:	4618      	mov	r0, r3
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000018 	.word	0x20000018
 800198c:	20000020 	.word	0x20000020
 8001990:	2000001c 	.word	0x2000001c

08001994 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <HAL_IncTick+0x1c>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_IncTick+0x20>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	4a03      	ldr	r2, [pc, #12]	; (80019b4 <HAL_IncTick+0x20>)
 80019a6:	6013      	str	r3, [r2, #0]
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	20000020 	.word	0x20000020
 80019b4:	200001dc 	.word	0x200001dc

080019b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return uwTick;
 80019bc:	4b02      	ldr	r3, [pc, #8]	; (80019c8 <HAL_GetTick+0x10>)
 80019be:	681b      	ldr	r3, [r3, #0]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	200001dc 	.word	0x200001dc

080019cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <__NVIC_SetPriorityGrouping+0x44>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e8:	4013      	ands	r3, r2
 80019ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fe:	4a04      	ldr	r2, [pc, #16]	; (8001a10 <__NVIC_SetPriorityGrouping+0x44>)
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	60d3      	str	r3, [r2, #12]
}
 8001a04:	bf00      	nop
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <__NVIC_GetPriorityGrouping+0x18>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	0a1b      	lsrs	r3, r3, #8
 8001a1e:	f003 0307 	and.w	r3, r3, #7
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	db0b      	blt.n	8001a5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	f003 021f 	and.w	r2, r3, #31
 8001a48:	4906      	ldr	r1, [pc, #24]	; (8001a64 <__NVIC_EnableIRQ+0x34>)
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	095b      	lsrs	r3, r3, #5
 8001a50:	2001      	movs	r0, #1
 8001a52:	fa00 f202 	lsl.w	r2, r0, r2
 8001a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	e000e100 	.word	0xe000e100

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	; (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	; 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr

08001b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b30:	d301      	bcc.n	8001b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00f      	b.n	8001b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b36:	4a0a      	ldr	r2, [pc, #40]	; (8001b60 <SysTick_Config+0x40>)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b3e:	210f      	movs	r1, #15
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295
 8001b44:	f7ff ff90 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <SysTick_Config+0x40>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b4e:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <SysTick_Config+0x40>)
 8001b50:	2207      	movs	r2, #7
 8001b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000e010 	.word	0xe000e010

08001b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff ff2d 	bl	80019cc <__NVIC_SetPriorityGrouping>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b086      	sub	sp, #24
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	4603      	mov	r3, r0
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
 8001b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b8c:	f7ff ff42 	bl	8001a14 <__NVIC_GetPriorityGrouping>
 8001b90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	68b9      	ldr	r1, [r7, #8]
 8001b96:	6978      	ldr	r0, [r7, #20]
 8001b98:	f7ff ff90 	bl	8001abc <NVIC_EncodePriority>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff5f 	bl	8001a68 <__NVIC_SetPriority>
}
 8001baa:	bf00      	nop
 8001bac:	3718      	adds	r7, #24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff ff35 	bl	8001a30 <__NVIC_EnableIRQ>
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ffa2 	bl	8001b20 <SysTick_Config>
 8001bdc:	4603      	mov	r3, r0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
	...

08001be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b08b      	sub	sp, #44	; 0x2c
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfa:	e169      	b.n	8001ed0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	f040 8158 	bne.w	8001eca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	4a9a      	ldr	r2, [pc, #616]	; (8001e88 <HAL_GPIO_Init+0x2a0>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d05e      	beq.n	8001ce2 <HAL_GPIO_Init+0xfa>
 8001c24:	4a98      	ldr	r2, [pc, #608]	; (8001e88 <HAL_GPIO_Init+0x2a0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d875      	bhi.n	8001d16 <HAL_GPIO_Init+0x12e>
 8001c2a:	4a98      	ldr	r2, [pc, #608]	; (8001e8c <HAL_GPIO_Init+0x2a4>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d058      	beq.n	8001ce2 <HAL_GPIO_Init+0xfa>
 8001c30:	4a96      	ldr	r2, [pc, #600]	; (8001e8c <HAL_GPIO_Init+0x2a4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d86f      	bhi.n	8001d16 <HAL_GPIO_Init+0x12e>
 8001c36:	4a96      	ldr	r2, [pc, #600]	; (8001e90 <HAL_GPIO_Init+0x2a8>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d052      	beq.n	8001ce2 <HAL_GPIO_Init+0xfa>
 8001c3c:	4a94      	ldr	r2, [pc, #592]	; (8001e90 <HAL_GPIO_Init+0x2a8>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d869      	bhi.n	8001d16 <HAL_GPIO_Init+0x12e>
 8001c42:	4a94      	ldr	r2, [pc, #592]	; (8001e94 <HAL_GPIO_Init+0x2ac>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d04c      	beq.n	8001ce2 <HAL_GPIO_Init+0xfa>
 8001c48:	4a92      	ldr	r2, [pc, #584]	; (8001e94 <HAL_GPIO_Init+0x2ac>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d863      	bhi.n	8001d16 <HAL_GPIO_Init+0x12e>
 8001c4e:	4a92      	ldr	r2, [pc, #584]	; (8001e98 <HAL_GPIO_Init+0x2b0>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d046      	beq.n	8001ce2 <HAL_GPIO_Init+0xfa>
 8001c54:	4a90      	ldr	r2, [pc, #576]	; (8001e98 <HAL_GPIO_Init+0x2b0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d85d      	bhi.n	8001d16 <HAL_GPIO_Init+0x12e>
 8001c5a:	2b12      	cmp	r3, #18
 8001c5c:	d82a      	bhi.n	8001cb4 <HAL_GPIO_Init+0xcc>
 8001c5e:	2b12      	cmp	r3, #18
 8001c60:	d859      	bhi.n	8001d16 <HAL_GPIO_Init+0x12e>
 8001c62:	a201      	add	r2, pc, #4	; (adr r2, 8001c68 <HAL_GPIO_Init+0x80>)
 8001c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c68:	08001ce3 	.word	0x08001ce3
 8001c6c:	08001cbd 	.word	0x08001cbd
 8001c70:	08001ccf 	.word	0x08001ccf
 8001c74:	08001d11 	.word	0x08001d11
 8001c78:	08001d17 	.word	0x08001d17
 8001c7c:	08001d17 	.word	0x08001d17
 8001c80:	08001d17 	.word	0x08001d17
 8001c84:	08001d17 	.word	0x08001d17
 8001c88:	08001d17 	.word	0x08001d17
 8001c8c:	08001d17 	.word	0x08001d17
 8001c90:	08001d17 	.word	0x08001d17
 8001c94:	08001d17 	.word	0x08001d17
 8001c98:	08001d17 	.word	0x08001d17
 8001c9c:	08001d17 	.word	0x08001d17
 8001ca0:	08001d17 	.word	0x08001d17
 8001ca4:	08001d17 	.word	0x08001d17
 8001ca8:	08001d17 	.word	0x08001d17
 8001cac:	08001cc5 	.word	0x08001cc5
 8001cb0:	08001cd9 	.word	0x08001cd9
 8001cb4:	4a79      	ldr	r2, [pc, #484]	; (8001e9c <HAL_GPIO_Init+0x2b4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d013      	beq.n	8001ce2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cba:	e02c      	b.n	8001d16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	623b      	str	r3, [r7, #32]
          break;
 8001cc2:	e029      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	623b      	str	r3, [r7, #32]
          break;
 8001ccc:	e024      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	3308      	adds	r3, #8
 8001cd4:	623b      	str	r3, [r7, #32]
          break;
 8001cd6:	e01f      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	330c      	adds	r3, #12
 8001cde:	623b      	str	r3, [r7, #32]
          break;
 8001ce0:	e01a      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d102      	bne.n	8001cf0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cea:	2304      	movs	r3, #4
 8001cec:	623b      	str	r3, [r7, #32]
          break;
 8001cee:	e013      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d105      	bne.n	8001d04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cf8:	2308      	movs	r3, #8
 8001cfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	611a      	str	r2, [r3, #16]
          break;
 8001d02:	e009      	b.n	8001d18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d04:	2308      	movs	r3, #8
 8001d06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69fa      	ldr	r2, [r7, #28]
 8001d0c:	615a      	str	r2, [r3, #20]
          break;
 8001d0e:	e003      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d10:	2300      	movs	r3, #0
 8001d12:	623b      	str	r3, [r7, #32]
          break;
 8001d14:	e000      	b.n	8001d18 <HAL_GPIO_Init+0x130>
          break;
 8001d16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	2bff      	cmp	r3, #255	; 0xff
 8001d1c:	d801      	bhi.n	8001d22 <HAL_GPIO_Init+0x13a>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	e001      	b.n	8001d26 <HAL_GPIO_Init+0x13e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	3304      	adds	r3, #4
 8001d26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	2bff      	cmp	r3, #255	; 0xff
 8001d2c:	d802      	bhi.n	8001d34 <HAL_GPIO_Init+0x14c>
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	e002      	b.n	8001d3a <HAL_GPIO_Init+0x152>
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	3b08      	subs	r3, #8
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	210f      	movs	r1, #15
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	fa01 f303 	lsl.w	r3, r1, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	401a      	ands	r2, r3
 8001d4c:	6a39      	ldr	r1, [r7, #32]
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	fa01 f303 	lsl.w	r3, r1, r3
 8001d54:	431a      	orrs	r2, r3
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 80b1 	beq.w	8001eca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d68:	4b4d      	ldr	r3, [pc, #308]	; (8001ea0 <HAL_GPIO_Init+0x2b8>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4a4c      	ldr	r2, [pc, #304]	; (8001ea0 <HAL_GPIO_Init+0x2b8>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	6193      	str	r3, [r2, #24]
 8001d74:	4b4a      	ldr	r3, [pc, #296]	; (8001ea0 <HAL_GPIO_Init+0x2b8>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d80:	4a48      	ldr	r2, [pc, #288]	; (8001ea4 <HAL_GPIO_Init+0x2bc>)
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	089b      	lsrs	r3, r3, #2
 8001d86:	3302      	adds	r3, #2
 8001d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	220f      	movs	r2, #15
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	4013      	ands	r3, r2
 8001da2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a40      	ldr	r2, [pc, #256]	; (8001ea8 <HAL_GPIO_Init+0x2c0>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d013      	beq.n	8001dd4 <HAL_GPIO_Init+0x1ec>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a3f      	ldr	r2, [pc, #252]	; (8001eac <HAL_GPIO_Init+0x2c4>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d00d      	beq.n	8001dd0 <HAL_GPIO_Init+0x1e8>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a3e      	ldr	r2, [pc, #248]	; (8001eb0 <HAL_GPIO_Init+0x2c8>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d007      	beq.n	8001dcc <HAL_GPIO_Init+0x1e4>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a3d      	ldr	r2, [pc, #244]	; (8001eb4 <HAL_GPIO_Init+0x2cc>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d101      	bne.n	8001dc8 <HAL_GPIO_Init+0x1e0>
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e006      	b.n	8001dd6 <HAL_GPIO_Init+0x1ee>
 8001dc8:	2304      	movs	r3, #4
 8001dca:	e004      	b.n	8001dd6 <HAL_GPIO_Init+0x1ee>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e002      	b.n	8001dd6 <HAL_GPIO_Init+0x1ee>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <HAL_GPIO_Init+0x1ee>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd8:	f002 0203 	and.w	r2, r2, #3
 8001ddc:	0092      	lsls	r2, r2, #2
 8001dde:	4093      	lsls	r3, r2
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001de6:	492f      	ldr	r1, [pc, #188]	; (8001ea4 <HAL_GPIO_Init+0x2bc>)
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	089b      	lsrs	r3, r3, #2
 8001dec:	3302      	adds	r3, #2
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d006      	beq.n	8001e0e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e00:	4b2d      	ldr	r3, [pc, #180]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	492c      	ldr	r1, [pc, #176]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	608b      	str	r3, [r1, #8]
 8001e0c:	e006      	b.n	8001e1c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e0e:	4b2a      	ldr	r3, [pc, #168]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e10:	689a      	ldr	r2, [r3, #8]
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	43db      	mvns	r3, r3
 8001e16:	4928      	ldr	r1, [pc, #160]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d006      	beq.n	8001e36 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e28:	4b23      	ldr	r3, [pc, #140]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e2a:	68da      	ldr	r2, [r3, #12]
 8001e2c:	4922      	ldr	r1, [pc, #136]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60cb      	str	r3, [r1, #12]
 8001e34:	e006      	b.n	8001e44 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e36:	4b20      	ldr	r3, [pc, #128]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	491e      	ldr	r1, [pc, #120]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e40:	4013      	ands	r3, r2
 8001e42:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d006      	beq.n	8001e5e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e50:	4b19      	ldr	r3, [pc, #100]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	4918      	ldr	r1, [pc, #96]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	604b      	str	r3, [r1, #4]
 8001e5c:	e006      	b.n	8001e6c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e5e:	4b16      	ldr	r3, [pc, #88]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	43db      	mvns	r3, r3
 8001e66:	4914      	ldr	r1, [pc, #80]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d021      	beq.n	8001ebc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e78:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	490e      	ldr	r1, [pc, #56]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	600b      	str	r3, [r1, #0]
 8001e84:	e021      	b.n	8001eca <HAL_GPIO_Init+0x2e2>
 8001e86:	bf00      	nop
 8001e88:	10320000 	.word	0x10320000
 8001e8c:	10310000 	.word	0x10310000
 8001e90:	10220000 	.word	0x10220000
 8001e94:	10210000 	.word	0x10210000
 8001e98:	10120000 	.word	0x10120000
 8001e9c:	10110000 	.word	0x10110000
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	40010000 	.word	0x40010000
 8001ea8:	40010800 	.word	0x40010800
 8001eac:	40010c00 	.word	0x40010c00
 8001eb0:	40011000 	.word	0x40011000
 8001eb4:	40011400 	.word	0x40011400
 8001eb8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <HAL_GPIO_Init+0x304>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	4909      	ldr	r1, [pc, #36]	; (8001eec <HAL_GPIO_Init+0x304>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ecc:	3301      	adds	r3, #1
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f47f ae8e 	bne.w	8001bfc <HAL_GPIO_Init+0x14>
  }
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	372c      	adds	r7, #44	; 0x2c
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	40010400 	.word	0x40010400

08001ef0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	887b      	ldrh	r3, [r7, #2]
 8001f02:	4013      	ands	r3, r2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	73fb      	strb	r3, [r7, #15]
 8001f0c:	e001      	b.n	8001f12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
 8001f26:	460b      	mov	r3, r1
 8001f28:	807b      	strh	r3, [r7, #2]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f2e:	787b      	ldrb	r3, [r7, #1]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f34:	887a      	ldrh	r2, [r7, #2]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f3a:	e003      	b.n	8001f44 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f3c:	887b      	ldrh	r3, [r7, #2]
 8001f3e:	041a      	lsls	r2, r3, #16
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	611a      	str	r2, [r3, #16]
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr

08001f4e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b085      	sub	sp, #20
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	460b      	mov	r3, r1
 8001f58:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f60:	887a      	ldrh	r2, [r7, #2]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4013      	ands	r3, r2
 8001f66:	041a      	lsls	r2, r3, #16
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	43d9      	mvns	r1, r3
 8001f6c:	887b      	ldrh	r3, [r7, #2]
 8001f6e:	400b      	ands	r3, r1
 8001f70:	431a      	orrs	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	611a      	str	r2, [r3, #16]
}
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e26c      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f000 8087 	beq.w	80020ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fa0:	4b92      	ldr	r3, [pc, #584]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 030c 	and.w	r3, r3, #12
 8001fa8:	2b04      	cmp	r3, #4
 8001faa:	d00c      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fac:	4b8f      	ldr	r3, [pc, #572]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 030c 	and.w	r3, r3, #12
 8001fb4:	2b08      	cmp	r3, #8
 8001fb6:	d112      	bne.n	8001fde <HAL_RCC_OscConfig+0x5e>
 8001fb8:	4b8c      	ldr	r3, [pc, #560]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fc4:	d10b      	bne.n	8001fde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc6:	4b89      	ldr	r3, [pc, #548]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d06c      	beq.n	80020ac <HAL_RCC_OscConfig+0x12c>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d168      	bne.n	80020ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e246      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fe6:	d106      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x76>
 8001fe8:	4b80      	ldr	r3, [pc, #512]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a7f      	ldr	r2, [pc, #508]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8001fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	e02e      	b.n	8002054 <HAL_RCC_OscConfig+0xd4>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d10c      	bne.n	8002018 <HAL_RCC_OscConfig+0x98>
 8001ffe:	4b7b      	ldr	r3, [pc, #492]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a7a      	ldr	r2, [pc, #488]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002004:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	4b78      	ldr	r3, [pc, #480]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a77      	ldr	r2, [pc, #476]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002010:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002014:	6013      	str	r3, [r2, #0]
 8002016:	e01d      	b.n	8002054 <HAL_RCC_OscConfig+0xd4>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0xbc>
 8002022:	4b72      	ldr	r3, [pc, #456]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a71      	ldr	r2, [pc, #452]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	4b6f      	ldr	r3, [pc, #444]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a6e      	ldr	r2, [pc, #440]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e00b      	b.n	8002054 <HAL_RCC_OscConfig+0xd4>
 800203c:	4b6b      	ldr	r3, [pc, #428]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a6a      	ldr	r2, [pc, #424]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002042:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	4b68      	ldr	r3, [pc, #416]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a67      	ldr	r2, [pc, #412]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 800204e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002052:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205c:	f7ff fcac 	bl	80019b8 <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002064:	f7ff fca8 	bl	80019b8 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b64      	cmp	r3, #100	; 0x64
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e1fa      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002076:	4b5d      	ldr	r3, [pc, #372]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0xe4>
 8002082:	e014      	b.n	80020ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fc98 	bl	80019b8 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fc94 	bl	80019b8 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1e6      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209e:	4b53      	ldr	r3, [pc, #332]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0x10c>
 80020aa:	e000      	b.n	80020ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d063      	beq.n	8002182 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ba:	4b4c      	ldr	r3, [pc, #304]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00b      	beq.n	80020de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020c6:	4b49      	ldr	r3, [pc, #292]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d11c      	bne.n	800210c <HAL_RCC_OscConfig+0x18c>
 80020d2:	4b46      	ldr	r3, [pc, #280]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d116      	bne.n	800210c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020de:	4b43      	ldr	r3, [pc, #268]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_RCC_OscConfig+0x176>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d001      	beq.n	80020f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e1ba      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f6:	4b3d      	ldr	r3, [pc, #244]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4939      	ldr	r1, [pc, #228]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210a:	e03a      	b.n	8002182 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d020      	beq.n	8002156 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002114:	4b36      	ldr	r3, [pc, #216]	; (80021f0 <HAL_RCC_OscConfig+0x270>)
 8002116:	2201      	movs	r2, #1
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7ff fc4d 	bl	80019b8 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002122:	f7ff fc49 	bl	80019b8 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e19b      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002134:	4b2d      	ldr	r3, [pc, #180]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002140:	4b2a      	ldr	r3, [pc, #168]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4927      	ldr	r1, [pc, #156]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e015      	b.n	8002182 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002156:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <HAL_RCC_OscConfig+0x270>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7ff fc2c 	bl	80019b8 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002164:	f7ff fc28 	bl	80019b8 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e17a      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002176:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d03a      	beq.n	8002204 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d019      	beq.n	80021ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002196:	4b17      	ldr	r3, [pc, #92]	; (80021f4 <HAL_RCC_OscConfig+0x274>)
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219c:	f7ff fc0c 	bl	80019b8 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a4:	f7ff fc08 	bl	80019b8 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e15a      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b6:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <HAL_RCC_OscConfig+0x26c>)
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0f0      	beq.n	80021a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021c2:	2001      	movs	r0, #1
 80021c4:	f000 facc 	bl	8002760 <RCC_Delay>
 80021c8:	e01c      	b.n	8002204 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <HAL_RCC_OscConfig+0x274>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d0:	f7ff fbf2 	bl	80019b8 <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d6:	e00f      	b.n	80021f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021d8:	f7ff fbee 	bl	80019b8 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d908      	bls.n	80021f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e140      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
 80021ea:	bf00      	nop
 80021ec:	40021000 	.word	0x40021000
 80021f0:	42420000 	.word	0x42420000
 80021f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f8:	4b9e      	ldr	r3, [pc, #632]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1e9      	bne.n	80021d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 80a6 	beq.w	800235e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002212:	2300      	movs	r3, #0
 8002214:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002216:	4b97      	ldr	r3, [pc, #604]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10d      	bne.n	800223e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002222:	4b94      	ldr	r3, [pc, #592]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	4a93      	ldr	r2, [pc, #588]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222c:	61d3      	str	r3, [r2, #28]
 800222e:	4b91      	ldr	r3, [pc, #580]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800223a:	2301      	movs	r3, #1
 800223c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223e:	4b8e      	ldr	r3, [pc, #568]	; (8002478 <HAL_RCC_OscConfig+0x4f8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	2b00      	cmp	r3, #0
 8002248:	d118      	bne.n	800227c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800224a:	4b8b      	ldr	r3, [pc, #556]	; (8002478 <HAL_RCC_OscConfig+0x4f8>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a8a      	ldr	r2, [pc, #552]	; (8002478 <HAL_RCC_OscConfig+0x4f8>)
 8002250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002256:	f7ff fbaf 	bl	80019b8 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800225e:	f7ff fbab 	bl	80019b8 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b64      	cmp	r3, #100	; 0x64
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e0fd      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002270:	4b81      	ldr	r3, [pc, #516]	; (8002478 <HAL_RCC_OscConfig+0x4f8>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <HAL_RCC_OscConfig+0x312>
 8002284:	4b7b      	ldr	r3, [pc, #492]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a7a      	ldr	r2, [pc, #488]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	6213      	str	r3, [r2, #32]
 8002290:	e02d      	b.n	80022ee <HAL_RCC_OscConfig+0x36e>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x334>
 800229a:	4b76      	ldr	r3, [pc, #472]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	4a75      	ldr	r2, [pc, #468]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022a0:	f023 0301 	bic.w	r3, r3, #1
 80022a4:	6213      	str	r3, [r2, #32]
 80022a6:	4b73      	ldr	r3, [pc, #460]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	4a72      	ldr	r2, [pc, #456]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022ac:	f023 0304 	bic.w	r3, r3, #4
 80022b0:	6213      	str	r3, [r2, #32]
 80022b2:	e01c      	b.n	80022ee <HAL_RCC_OscConfig+0x36e>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2b05      	cmp	r3, #5
 80022ba:	d10c      	bne.n	80022d6 <HAL_RCC_OscConfig+0x356>
 80022bc:	4b6d      	ldr	r3, [pc, #436]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	4a6c      	ldr	r2, [pc, #432]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	6213      	str	r3, [r2, #32]
 80022c8:	4b6a      	ldr	r3, [pc, #424]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	4a69      	ldr	r2, [pc, #420]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	6213      	str	r3, [r2, #32]
 80022d4:	e00b      	b.n	80022ee <HAL_RCC_OscConfig+0x36e>
 80022d6:	4b67      	ldr	r3, [pc, #412]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	4a66      	ldr	r2, [pc, #408]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	f023 0301 	bic.w	r3, r3, #1
 80022e0:	6213      	str	r3, [r2, #32]
 80022e2:	4b64      	ldr	r3, [pc, #400]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	4a63      	ldr	r2, [pc, #396]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80022e8:	f023 0304 	bic.w	r3, r3, #4
 80022ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d015      	beq.n	8002322 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f6:	f7ff fb5f 	bl	80019b8 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fc:	e00a      	b.n	8002314 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fe:	f7ff fb5b 	bl	80019b8 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	f241 3288 	movw	r2, #5000	; 0x1388
 800230c:	4293      	cmp	r3, r2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e0ab      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002314:	4b57      	ldr	r3, [pc, #348]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0ee      	beq.n	80022fe <HAL_RCC_OscConfig+0x37e>
 8002320:	e014      	b.n	800234c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002322:	f7ff fb49 	bl	80019b8 <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002328:	e00a      	b.n	8002340 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232a:	f7ff fb45 	bl	80019b8 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	f241 3288 	movw	r2, #5000	; 0x1388
 8002338:	4293      	cmp	r3, r2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e095      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002340:	4b4c      	ldr	r3, [pc, #304]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1ee      	bne.n	800232a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800234c:	7dfb      	ldrb	r3, [r7, #23]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d105      	bne.n	800235e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002352:	4b48      	ldr	r3, [pc, #288]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	4a47      	ldr	r2, [pc, #284]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 8081 	beq.w	800246a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002368:	4b42      	ldr	r3, [pc, #264]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 030c 	and.w	r3, r3, #12
 8002370:	2b08      	cmp	r3, #8
 8002372:	d061      	beq.n	8002438 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	2b02      	cmp	r3, #2
 800237a:	d146      	bne.n	800240a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237c:	4b3f      	ldr	r3, [pc, #252]	; (800247c <HAL_RCC_OscConfig+0x4fc>)
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7ff fb19 	bl	80019b8 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800238a:	f7ff fb15 	bl	80019b8 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e067      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239c:	4b35      	ldr	r3, [pc, #212]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1f0      	bne.n	800238a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b0:	d108      	bne.n	80023c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023b2:	4b30      	ldr	r3, [pc, #192]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	492d      	ldr	r1, [pc, #180]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023c4:	4b2b      	ldr	r3, [pc, #172]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a19      	ldr	r1, [r3, #32]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	430b      	orrs	r3, r1
 80023d6:	4927      	ldr	r1, [pc, #156]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023dc:	4b27      	ldr	r3, [pc, #156]	; (800247c <HAL_RCC_OscConfig+0x4fc>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e2:	f7ff fae9 	bl	80019b8 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ea:	f7ff fae5 	bl	80019b8 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e037      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023fc:	4b1d      	ldr	r3, [pc, #116]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x46a>
 8002408:	e02f      	b.n	800246a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b1c      	ldr	r3, [pc, #112]	; (800247c <HAL_RCC_OscConfig+0x4fc>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7ff fad2 	bl	80019b8 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002418:	f7ff face 	bl	80019b8 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e020      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800242a:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x498>
 8002436:	e018      	b.n	800246a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	69db      	ldr	r3, [r3, #28]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e013      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002444:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <HAL_RCC_OscConfig+0x4f4>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a1b      	ldr	r3, [r3, #32]
 8002454:	429a      	cmp	r2, r3
 8002456:	d106      	bne.n	8002466 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002462:	429a      	cmp	r2, r3
 8002464:	d001      	beq.n	800246a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40021000 	.word	0x40021000
 8002478:	40007000 	.word	0x40007000
 800247c:	42420060 	.word	0x42420060

08002480 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e0d0      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002494:	4b6a      	ldr	r3, [pc, #424]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d910      	bls.n	80024c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a2:	4b67      	ldr	r3, [pc, #412]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 0207 	bic.w	r2, r3, #7
 80024aa:	4965      	ldr	r1, [pc, #404]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b63      	ldr	r3, [pc, #396]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0307 	and.w	r3, r3, #7
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e0b8      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d020      	beq.n	8002512 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d005      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024dc:	4b59      	ldr	r3, [pc, #356]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	4a58      	ldr	r2, [pc, #352]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80024e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80024e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d005      	beq.n	8002500 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024f4:	4b53      	ldr	r3, [pc, #332]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	4a52      	ldr	r2, [pc, #328]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80024fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80024fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002500:	4b50      	ldr	r3, [pc, #320]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	494d      	ldr	r1, [pc, #308]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d040      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d107      	bne.n	8002536 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002526:	4b47      	ldr	r3, [pc, #284]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d115      	bne.n	800255e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e07f      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d107      	bne.n	800254e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800253e:	4b41      	ldr	r3, [pc, #260]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e073      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800254e:	4b3d      	ldr	r3, [pc, #244]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e06b      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800255e:	4b39      	ldr	r3, [pc, #228]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f023 0203 	bic.w	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	4936      	ldr	r1, [pc, #216]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 800256c:	4313      	orrs	r3, r2
 800256e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002570:	f7ff fa22 	bl	80019b8 <HAL_GetTick>
 8002574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002576:	e00a      	b.n	800258e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002578:	f7ff fa1e 	bl	80019b8 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	; 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e053      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258e:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 020c 	and.w	r2, r3, #12
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	429a      	cmp	r2, r3
 800259e:	d1eb      	bne.n	8002578 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025a0:	4b27      	ldr	r3, [pc, #156]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d210      	bcs.n	80025d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ae:	4b24      	ldr	r3, [pc, #144]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f023 0207 	bic.w	r2, r3, #7
 80025b6:	4922      	ldr	r1, [pc, #136]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025be:	4b20      	ldr	r3, [pc, #128]	; (8002640 <HAL_RCC_ClockConfig+0x1c0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d001      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e032      	b.n	8002636 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d008      	beq.n	80025ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	4916      	ldr	r1, [pc, #88]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80025ea:	4313      	orrs	r3, r2
 80025ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d009      	beq.n	800260e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025fa:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	490e      	ldr	r1, [pc, #56]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 800260a:	4313      	orrs	r3, r2
 800260c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800260e:	f000 f821 	bl	8002654 <HAL_RCC_GetSysClockFreq>
 8002612:	4602      	mov	r2, r0
 8002614:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <HAL_RCC_ClockConfig+0x1c4>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	091b      	lsrs	r3, r3, #4
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	490a      	ldr	r1, [pc, #40]	; (8002648 <HAL_RCC_ClockConfig+0x1c8>)
 8002620:	5ccb      	ldrb	r3, [r1, r3]
 8002622:	fa22 f303 	lsr.w	r3, r2, r3
 8002626:	4a09      	ldr	r2, [pc, #36]	; (800264c <HAL_RCC_ClockConfig+0x1cc>)
 8002628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800262a:	4b09      	ldr	r3, [pc, #36]	; (8002650 <HAL_RCC_ClockConfig+0x1d0>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff f980 	bl	8001934 <HAL_InitTick>

  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40022000 	.word	0x40022000
 8002644:	40021000 	.word	0x40021000
 8002648:	080031e8 	.word	0x080031e8
 800264c:	20000018 	.word	0x20000018
 8002650:	2000001c 	.word	0x2000001c

08002654 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002654:	b480      	push	{r7}
 8002656:	b087      	sub	sp, #28
 8002658:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800265a:	2300      	movs	r3, #0
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	2300      	movs	r3, #0
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	2300      	movs	r3, #0
 8002668:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800266e:	4b1e      	ldr	r3, [pc, #120]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f003 030c 	and.w	r3, r3, #12
 800267a:	2b04      	cmp	r3, #4
 800267c:	d002      	beq.n	8002684 <HAL_RCC_GetSysClockFreq+0x30>
 800267e:	2b08      	cmp	r3, #8
 8002680:	d003      	beq.n	800268a <HAL_RCC_GetSysClockFreq+0x36>
 8002682:	e027      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002684:	4b19      	ldr	r3, [pc, #100]	; (80026ec <HAL_RCC_GetSysClockFreq+0x98>)
 8002686:	613b      	str	r3, [r7, #16]
      break;
 8002688:	e027      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	0c9b      	lsrs	r3, r3, #18
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	4a17      	ldr	r2, [pc, #92]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002694:	5cd3      	ldrb	r3, [r2, r3]
 8002696:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026a2:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	0c5b      	lsrs	r3, r3, #17
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	4a11      	ldr	r2, [pc, #68]	; (80026f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80026ae:	5cd3      	ldrb	r3, [r2, r3]
 80026b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a0d      	ldr	r2, [pc, #52]	; (80026ec <HAL_RCC_GetSysClockFreq+0x98>)
 80026b6:	fb02 f203 	mul.w	r2, r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	e004      	b.n	80026ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4a0c      	ldr	r2, [pc, #48]	; (80026f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026c8:	fb02 f303 	mul.w	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	613b      	str	r3, [r7, #16]
      break;
 80026d2:	e002      	b.n	80026da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026d4:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_RCC_GetSysClockFreq+0x98>)
 80026d6:	613b      	str	r3, [r7, #16]
      break;
 80026d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026da:	693b      	ldr	r3, [r7, #16]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	371c      	adds	r7, #28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	40021000 	.word	0x40021000
 80026ec:	007a1200 	.word	0x007a1200
 80026f0:	08003200 	.word	0x08003200
 80026f4:	08003210 	.word	0x08003210
 80026f8:	003d0900 	.word	0x003d0900

080026fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002700:	4b02      	ldr	r3, [pc, #8]	; (800270c <HAL_RCC_GetHCLKFreq+0x10>)
 8002702:	681b      	ldr	r3, [r3, #0]
}
 8002704:	4618      	mov	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr
 800270c:	20000018 	.word	0x20000018

08002710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002714:	f7ff fff2 	bl	80026fc <HAL_RCC_GetHCLKFreq>
 8002718:	4602      	mov	r2, r0
 800271a:	4b05      	ldr	r3, [pc, #20]	; (8002730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	0a1b      	lsrs	r3, r3, #8
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	4903      	ldr	r1, [pc, #12]	; (8002734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002726:	5ccb      	ldrb	r3, [r1, r3]
 8002728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800272c:	4618      	mov	r0, r3
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40021000 	.word	0x40021000
 8002734:	080031f8 	.word	0x080031f8

08002738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800273c:	f7ff ffde 	bl	80026fc <HAL_RCC_GetHCLKFreq>
 8002740:	4602      	mov	r2, r0
 8002742:	4b05      	ldr	r3, [pc, #20]	; (8002758 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	0adb      	lsrs	r3, r3, #11
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	4903      	ldr	r1, [pc, #12]	; (800275c <HAL_RCC_GetPCLK2Freq+0x24>)
 800274e:	5ccb      	ldrb	r3, [r1, r3]
 8002750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002754:	4618      	mov	r0, r3
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40021000 	.word	0x40021000
 800275c:	080031f8 	.word	0x080031f8

08002760 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002768:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <RCC_Delay+0x34>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a0a      	ldr	r2, [pc, #40]	; (8002798 <RCC_Delay+0x38>)
 800276e:	fba2 2303 	umull	r2, r3, r2, r3
 8002772:	0a5b      	lsrs	r3, r3, #9
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	fb02 f303 	mul.w	r3, r2, r3
 800277a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800277c:	bf00      	nop
  }
  while (Delay --);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	1e5a      	subs	r2, r3, #1
 8002782:	60fa      	str	r2, [r7, #12]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f9      	bne.n	800277c <RCC_Delay+0x1c>
}
 8002788:	bf00      	nop
 800278a:	bf00      	nop
 800278c:	3714      	adds	r7, #20
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	20000018 	.word	0x20000018
 8002798:	10624dd3 	.word	0x10624dd3

0800279c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e041      	b.n	8002832 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d106      	bne.n	80027c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7fe ffe0 	bl	8001788 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2202      	movs	r2, #2
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3304      	adds	r3, #4
 80027d8:	4619      	mov	r1, r3
 80027da:	4610      	mov	r0, r2
 80027dc:	f000 fa5c 	bl	8002c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
	...

0800283c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d001      	beq.n	8002854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e03a      	b.n	80028ca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68da      	ldr	r2, [r3, #12]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a18      	ldr	r2, [pc, #96]	; (80028d4 <HAL_TIM_Base_Start_IT+0x98>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d00e      	beq.n	8002894 <HAL_TIM_Base_Start_IT+0x58>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800287e:	d009      	beq.n	8002894 <HAL_TIM_Base_Start_IT+0x58>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a14      	ldr	r2, [pc, #80]	; (80028d8 <HAL_TIM_Base_Start_IT+0x9c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d004      	beq.n	8002894 <HAL_TIM_Base_Start_IT+0x58>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a13      	ldr	r2, [pc, #76]	; (80028dc <HAL_TIM_Base_Start_IT+0xa0>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d111      	bne.n	80028b8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b06      	cmp	r3, #6
 80028a4:	d010      	beq.n	80028c8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0201 	orr.w	r2, r2, #1
 80028b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b6:	e007      	b.n	80028c8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 0201 	orr.w	r2, r2, #1
 80028c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40000400 	.word	0x40000400
 80028dc:	40000800 	.word	0x40000800

080028e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d020      	beq.n	8002944 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01b      	beq.n	8002944 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0202 	mvn.w	r2, #2
 8002914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f998 	bl	8002c60 <HAL_TIM_IC_CaptureCallback>
 8002930:	e005      	b.n	800293e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 f98b 	bl	8002c4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 f99a 	bl	8002c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b00      	cmp	r3, #0
 800294c:	d020      	beq.n	8002990 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b00      	cmp	r3, #0
 8002956:	d01b      	beq.n	8002990 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0204 	mvn.w	r2, #4
 8002960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2202      	movs	r2, #2
 8002966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f972 	bl	8002c60 <HAL_TIM_IC_CaptureCallback>
 800297c:	e005      	b.n	800298a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f965 	bl	8002c4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 f974 	bl	8002c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d020      	beq.n	80029dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d01b      	beq.n	80029dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f06f 0208 	mvn.w	r2, #8
 80029ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2204      	movs	r2, #4
 80029b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f94c 	bl	8002c60 <HAL_TIM_IC_CaptureCallback>
 80029c8:	e005      	b.n	80029d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f93f 	bl	8002c4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 f94e 	bl	8002c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d020      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f003 0310 	and.w	r3, r3, #16
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d01b      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f06f 0210 	mvn.w	r2, #16
 80029f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2208      	movs	r2, #8
 80029fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f926 	bl	8002c60 <HAL_TIM_IC_CaptureCallback>
 8002a14:	e005      	b.n	8002a22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f919 	bl	8002c4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 f928 	bl	8002c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00c      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d007      	beq.n	8002a4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f06f 0201 	mvn.w	r2, #1
 8002a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fd ffc8 	bl	80009dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00c      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 fa7f 	bl	8002f6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00c      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f8f8 	bl	8002c84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	f003 0320 	and.w	r3, r3, #32
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d007      	beq.n	8002ab8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0220 	mvn.w	r2, #32
 8002ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 fa52 	bl	8002f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ab8:	bf00      	nop
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d101      	bne.n	8002adc <HAL_TIM_ConfigClockSource+0x1c>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	e0b4      	b.n	8002c46 <HAL_TIM_ConfigClockSource+0x186>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002afa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b14:	d03e      	beq.n	8002b94 <HAL_TIM_ConfigClockSource+0xd4>
 8002b16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b1a:	f200 8087 	bhi.w	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b22:	f000 8086 	beq.w	8002c32 <HAL_TIM_ConfigClockSource+0x172>
 8002b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b2a:	d87f      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b2c:	2b70      	cmp	r3, #112	; 0x70
 8002b2e:	d01a      	beq.n	8002b66 <HAL_TIM_ConfigClockSource+0xa6>
 8002b30:	2b70      	cmp	r3, #112	; 0x70
 8002b32:	d87b      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b34:	2b60      	cmp	r3, #96	; 0x60
 8002b36:	d050      	beq.n	8002bda <HAL_TIM_ConfigClockSource+0x11a>
 8002b38:	2b60      	cmp	r3, #96	; 0x60
 8002b3a:	d877      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b3c:	2b50      	cmp	r3, #80	; 0x50
 8002b3e:	d03c      	beq.n	8002bba <HAL_TIM_ConfigClockSource+0xfa>
 8002b40:	2b50      	cmp	r3, #80	; 0x50
 8002b42:	d873      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b44:	2b40      	cmp	r3, #64	; 0x40
 8002b46:	d058      	beq.n	8002bfa <HAL_TIM_ConfigClockSource+0x13a>
 8002b48:	2b40      	cmp	r3, #64	; 0x40
 8002b4a:	d86f      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b4c:	2b30      	cmp	r3, #48	; 0x30
 8002b4e:	d064      	beq.n	8002c1a <HAL_TIM_ConfigClockSource+0x15a>
 8002b50:	2b30      	cmp	r3, #48	; 0x30
 8002b52:	d86b      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b54:	2b20      	cmp	r3, #32
 8002b56:	d060      	beq.n	8002c1a <HAL_TIM_ConfigClockSource+0x15a>
 8002b58:	2b20      	cmp	r3, #32
 8002b5a:	d867      	bhi.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d05c      	beq.n	8002c1a <HAL_TIM_ConfigClockSource+0x15a>
 8002b60:	2b10      	cmp	r3, #16
 8002b62:	d05a      	beq.n	8002c1a <HAL_TIM_ConfigClockSource+0x15a>
 8002b64:	e062      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	6899      	ldr	r1, [r3, #8]
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f000 f974 	bl	8002e62 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	609a      	str	r2, [r3, #8]
      break;
 8002b92:	e04f      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	6899      	ldr	r1, [r3, #8]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f000 f95d 	bl	8002e62 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bb6:	609a      	str	r2, [r3, #8]
      break;
 8002bb8:	e03c      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6818      	ldr	r0, [r3, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	6859      	ldr	r1, [r3, #4]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	f000 f8d4 	bl	8002d74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2150      	movs	r1, #80	; 0x50
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 f92b 	bl	8002e2e <TIM_ITRx_SetConfig>
      break;
 8002bd8:	e02c      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6859      	ldr	r1, [r3, #4]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	461a      	mov	r2, r3
 8002be8:	f000 f8f2 	bl	8002dd0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2160      	movs	r1, #96	; 0x60
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 f91b 	bl	8002e2e <TIM_ITRx_SetConfig>
      break;
 8002bf8:	e01c      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	6859      	ldr	r1, [r3, #4]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	461a      	mov	r2, r3
 8002c08:	f000 f8b4 	bl	8002d74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2140      	movs	r1, #64	; 0x40
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 f90b 	bl	8002e2e <TIM_ITRx_SetConfig>
      break;
 8002c18:	e00c      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4619      	mov	r1, r3
 8002c24:	4610      	mov	r0, r2
 8002c26:	f000 f902 	bl	8002e2e <TIM_ITRx_SetConfig>
      break;
 8002c2a:	e003      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c30:	e000      	b.n	8002c34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr

08002c60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr

08002c72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b083      	sub	sp, #12
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c7a:	bf00      	nop
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr

08002c84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
	...

08002c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a2f      	ldr	r2, [pc, #188]	; (8002d68 <TIM_Base_SetConfig+0xd0>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00b      	beq.n	8002cc8 <TIM_Base_SetConfig+0x30>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb6:	d007      	beq.n	8002cc8 <TIM_Base_SetConfig+0x30>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a2c      	ldr	r2, [pc, #176]	; (8002d6c <TIM_Base_SetConfig+0xd4>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d003      	beq.n	8002cc8 <TIM_Base_SetConfig+0x30>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a2b      	ldr	r2, [pc, #172]	; (8002d70 <TIM_Base_SetConfig+0xd8>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d108      	bne.n	8002cda <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a22      	ldr	r2, [pc, #136]	; (8002d68 <TIM_Base_SetConfig+0xd0>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d00b      	beq.n	8002cfa <TIM_Base_SetConfig+0x62>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce8:	d007      	beq.n	8002cfa <TIM_Base_SetConfig+0x62>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a1f      	ldr	r2, [pc, #124]	; (8002d6c <TIM_Base_SetConfig+0xd4>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d003      	beq.n	8002cfa <TIM_Base_SetConfig+0x62>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a1e      	ldr	r2, [pc, #120]	; (8002d70 <TIM_Base_SetConfig+0xd8>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d108      	bne.n	8002d0c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a0d      	ldr	r2, [pc, #52]	; (8002d68 <TIM_Base_SetConfig+0xd0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d103      	bne.n	8002d40 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d005      	beq.n	8002d5e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	f023 0201 	bic.w	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	611a      	str	r2, [r3, #16]
  }
}
 8002d5e:	bf00      	nop
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr
 8002d68:	40012c00 	.word	0x40012c00
 8002d6c:	40000400 	.word	0x40000400
 8002d70:	40000800 	.word	0x40000800

08002d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	f023 0201 	bic.w	r2, r3, #1
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f023 030a 	bic.w	r3, r3, #10
 8002db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	621a      	str	r2, [r3, #32]
}
 8002dc6:	bf00      	nop
 8002dc8:	371c      	adds	r7, #28
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	f023 0210 	bic.w	r2, r3, #16
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	031b      	lsls	r3, r3, #12
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	621a      	str	r2, [r3, #32]
}
 8002e24:	bf00      	nop
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr

08002e2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b085      	sub	sp, #20
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
 8002e36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	f043 0307 	orr.w	r3, r3, #7
 8002e50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	609a      	str	r2, [r3, #8]
}
 8002e58:	bf00      	nop
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr

08002e62 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b087      	sub	sp, #28
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	60f8      	str	r0, [r7, #12]
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	607a      	str	r2, [r7, #4]
 8002e6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e7c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	021a      	lsls	r2, r3, #8
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	431a      	orrs	r2, r3
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	609a      	str	r2, [r3, #8]
}
 8002e96:	bf00      	nop
 8002e98:	371c      	adds	r7, #28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e046      	b.n	8002f46 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ede:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a16      	ldr	r2, [pc, #88]	; (8002f50 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d00e      	beq.n	8002f1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f04:	d009      	beq.n	8002f1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a12      	ldr	r2, [pc, #72]	; (8002f54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d004      	beq.n	8002f1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a10      	ldr	r2, [pc, #64]	; (8002f58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d10c      	bne.n	8002f34 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr
 8002f50:	40012c00 	.word	0x40012c00
 8002f54:	40000400 	.word	0x40000400
 8002f58:	40000800 	.word	0x40000800

08002f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr

08002f6e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e042      	b.n	8003018 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d106      	bne.n	8002fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7fe fc12 	bl	80017d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2224      	movs	r2, #36	; 0x24
 8002fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f82b 	bl	8003020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695a      	ldr	r2, [r3, #20]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68da      	ldr	r2, [r3, #12]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2220      	movs	r2, #32
 800300c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800305a:	f023 030c 	bic.w	r3, r3, #12
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	430b      	orrs	r3, r1
 8003066:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699a      	ldr	r2, [r3, #24]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	430a      	orrs	r2, r1
 800307c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <UART_SetConfig+0x114>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d103      	bne.n	8003090 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003088:	f7ff fb56 	bl	8002738 <HAL_RCC_GetPCLK2Freq>
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	e002      	b.n	8003096 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003090:	f7ff fb3e 	bl	8002710 <HAL_RCC_GetPCLK1Freq>
 8003094:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	009a      	lsls	r2, r3, #2
 80030a0:	441a      	add	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	4a22      	ldr	r2, [pc, #136]	; (8003138 <UART_SetConfig+0x118>)
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	0119      	lsls	r1, r3, #4
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	4613      	mov	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	009a      	lsls	r2, r3, #2
 80030c0:	441a      	add	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80030cc:	4b1a      	ldr	r3, [pc, #104]	; (8003138 <UART_SetConfig+0x118>)
 80030ce:	fba3 0302 	umull	r0, r3, r3, r2
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	2064      	movs	r0, #100	; 0x64
 80030d6:	fb00 f303 	mul.w	r3, r0, r3
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	3332      	adds	r3, #50	; 0x32
 80030e0:	4a15      	ldr	r2, [pc, #84]	; (8003138 <UART_SetConfig+0x118>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030ec:	4419      	add	r1, r3
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	4613      	mov	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	4413      	add	r3, r2
 80030f6:	009a      	lsls	r2, r3, #2
 80030f8:	441a      	add	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	fbb2 f2f3 	udiv	r2, r2, r3
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <UART_SetConfig+0x118>)
 8003106:	fba3 0302 	umull	r0, r3, r3, r2
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	2064      	movs	r0, #100	; 0x64
 800310e:	fb00 f303 	mul.w	r3, r0, r3
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	3332      	adds	r3, #50	; 0x32
 8003118:	4a07      	ldr	r2, [pc, #28]	; (8003138 <UART_SetConfig+0x118>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	f003 020f 	and.w	r2, r3, #15
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	440a      	add	r2, r1
 800312a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800312c:	bf00      	nop
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40013800 	.word	0x40013800
 8003138:	51eb851f 	.word	0x51eb851f

0800313c <__libc_init_array>:
 800313c:	b570      	push	{r4, r5, r6, lr}
 800313e:	2600      	movs	r6, #0
 8003140:	4d0c      	ldr	r5, [pc, #48]	; (8003174 <__libc_init_array+0x38>)
 8003142:	4c0d      	ldr	r4, [pc, #52]	; (8003178 <__libc_init_array+0x3c>)
 8003144:	1b64      	subs	r4, r4, r5
 8003146:	10a4      	asrs	r4, r4, #2
 8003148:	42a6      	cmp	r6, r4
 800314a:	d109      	bne.n	8003160 <__libc_init_array+0x24>
 800314c:	f000 f822 	bl	8003194 <_init>
 8003150:	2600      	movs	r6, #0
 8003152:	4d0a      	ldr	r5, [pc, #40]	; (800317c <__libc_init_array+0x40>)
 8003154:	4c0a      	ldr	r4, [pc, #40]	; (8003180 <__libc_init_array+0x44>)
 8003156:	1b64      	subs	r4, r4, r5
 8003158:	10a4      	asrs	r4, r4, #2
 800315a:	42a6      	cmp	r6, r4
 800315c:	d105      	bne.n	800316a <__libc_init_array+0x2e>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	f855 3b04 	ldr.w	r3, [r5], #4
 8003164:	4798      	blx	r3
 8003166:	3601      	adds	r6, #1
 8003168:	e7ee      	b.n	8003148 <__libc_init_array+0xc>
 800316a:	f855 3b04 	ldr.w	r3, [r5], #4
 800316e:	4798      	blx	r3
 8003170:	3601      	adds	r6, #1
 8003172:	e7f2      	b.n	800315a <__libc_init_array+0x1e>
 8003174:	08003214 	.word	0x08003214
 8003178:	08003214 	.word	0x08003214
 800317c:	08003214 	.word	0x08003214
 8003180:	08003218 	.word	0x08003218

08003184 <memset>:
 8003184:	4603      	mov	r3, r0
 8003186:	4402      	add	r2, r0
 8003188:	4293      	cmp	r3, r2
 800318a:	d100      	bne.n	800318e <memset+0xa>
 800318c:	4770      	bx	lr
 800318e:	f803 1b01 	strb.w	r1, [r3], #1
 8003192:	e7f9      	b.n	8003188 <memset+0x4>

08003194 <_init>:
 8003194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003196:	bf00      	nop
 8003198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319a:	bc08      	pop	{r3}
 800319c:	469e      	mov	lr, r3
 800319e:	4770      	bx	lr

080031a0 <_fini>:
 80031a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a2:	bf00      	nop
 80031a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031a6:	bc08      	pop	{r3}
 80031a8:	469e      	mov	lr, r3
 80031aa:	4770      	bx	lr
