<stg><name>aes_invRound</name>


<trans_list>

<trans id="396" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="roundKey_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %state_addr_32 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %state_addr_33 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_33"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
entry:6 %tmp_109 = load i4 %state_addr_32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:7 %state_load_32 = load i4 %state_addr_33

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
entry:97 %roundKey_load = load i4 %roundKey_addr

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %roundKey_addr17 = getelementptr i8 %roundKey, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="roundKey_addr17"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
entry:100 %roundKey_load_16 = load i4 %roundKey_addr17

]]></Node>
<StgValue><ssdm name="roundKey_load_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %state_addr_31 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_31"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %state_addr_34 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_34"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
entry:6 %tmp_109 = load i4 %state_addr_32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:7 %state_load_32 = load i4 %state_addr_33

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry:8 %state_load_33 = load i4 %state_addr_34

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
entry:9 %state_load_34 = load i4 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
entry:50 %zext_ln148_4 = zext i8 %tmp_109

]]></Node>
<StgValue><ssdm name="zext_ln148_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %rsbox_addr_4 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_4

]]></Node>
<StgValue><ssdm name="rsbox_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:52 %rsbox_load_4 = load i8 %rsbox_addr_4

]]></Node>
<StgValue><ssdm name="rsbox_load_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
entry:62 %zext_ln148_7 = zext i8 %state_load_32

]]></Node>
<StgValue><ssdm name="zext_ln148_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %rsbox_addr_7 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_7

]]></Node>
<StgValue><ssdm name="rsbox_addr_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
entry:64 %rsbox_load_7 = load i8 %rsbox_addr_7

]]></Node>
<StgValue><ssdm name="rsbox_load_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
entry:97 %roundKey_load = load i4 %roundKey_addr

]]></Node>
<StgValue><ssdm name="roundKey_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
entry:100 %roundKey_load_16 = load i4 %roundKey_addr17

]]></Node>
<StgValue><ssdm name="roundKey_load_16"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %roundKey_addr_31 = getelementptr i8 %roundKey, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="roundKey_addr_31"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
entry:103 %roundKey_load_17 = load i4 %roundKey_addr_31

]]></Node>
<StgValue><ssdm name="roundKey_load_17"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %roundKey_addr_32 = getelementptr i8 %roundKey, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="roundKey_addr_32"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="4">
<![CDATA[
entry:106 %roundKey_load_18 = load i4 %roundKey_addr_32

]]></Node>
<StgValue><ssdm name="roundKey_load_18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
entry:8 %state_load_33 = load i4 %state_addr_34

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
entry:9 %state_load_34 = load i4 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %state_addr_36 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_36"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %state_addr_37 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_37"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:14 %tmp_110 = load i4 %state_addr_36

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
entry:15 %tmp_111 = load i4 %state_addr_37

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:52 %rsbox_load_4 = load i8 %rsbox_addr_4

]]></Node>
<StgValue><ssdm name="rsbox_load_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
entry:54 %zext_ln148_5 = zext i8 %state_load_34

]]></Node>
<StgValue><ssdm name="zext_ln148_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %rsbox_addr_5 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_5

]]></Node>
<StgValue><ssdm name="rsbox_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
entry:56 %rsbox_load_5 = load i8 %rsbox_addr_5

]]></Node>
<StgValue><ssdm name="rsbox_load_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
entry:58 %zext_ln148_6 = zext i8 %state_load_33

]]></Node>
<StgValue><ssdm name="zext_ln148_6"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %rsbox_addr_6 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_6

]]></Node>
<StgValue><ssdm name="rsbox_addr_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
entry:60 %rsbox_load_6 = load i8 %rsbox_addr_6

]]></Node>
<StgValue><ssdm name="rsbox_load_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
entry:64 %rsbox_load_7 = load i8 %rsbox_addr_7

]]></Node>
<StgValue><ssdm name="rsbox_load_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
entry:103 %roundKey_load_17 = load i4 %roundKey_addr_31

]]></Node>
<StgValue><ssdm name="roundKey_load_17"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="4">
<![CDATA[
entry:106 %roundKey_load_18 = load i4 %roundKey_addr_32

]]></Node>
<StgValue><ssdm name="roundKey_load_18"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %roundKey_addr_33 = getelementptr i8 %roundKey, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="roundKey_addr_33"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="4">
<![CDATA[
entry:109 %roundKey_load_19 = load i4 %roundKey_addr_33

]]></Node>
<StgValue><ssdm name="roundKey_load_19"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %roundKey_addr_34 = getelementptr i8 %roundKey, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="roundKey_addr_34"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
entry:112 %roundKey_load_20 = load i4 %roundKey_addr_34

]]></Node>
<StgValue><ssdm name="roundKey_load_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %state_addr_35 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_35"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %state_addr_38 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_38"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:14 %tmp_110 = load i4 %state_addr_36

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="4">
<![CDATA[
entry:15 %tmp_111 = load i4 %state_addr_37

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
entry:16 %state_load_37 = load i4 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_37"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
entry:17 %state_load_38 = load i4 %state_addr_35

]]></Node>
<StgValue><ssdm name="state_load_38"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
entry:56 %rsbox_load_5 = load i8 %rsbox_addr_5

]]></Node>
<StgValue><ssdm name="rsbox_load_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
entry:60 %rsbox_load_6 = load i8 %rsbox_addr_6

]]></Node>
<StgValue><ssdm name="rsbox_load_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
entry:66 %zext_ln148_8 = zext i8 %tmp_111

]]></Node>
<StgValue><ssdm name="zext_ln148_8"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %rsbox_addr_8 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_8

]]></Node>
<StgValue><ssdm name="rsbox_addr_8"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
entry:68 %rsbox_load_8 = load i8 %rsbox_addr_8

]]></Node>
<StgValue><ssdm name="rsbox_load_8"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
entry:70 %zext_ln148_9 = zext i8 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln148_9"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %rsbox_addr_9 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_9

]]></Node>
<StgValue><ssdm name="rsbox_addr_9"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
entry:72 %rsbox_load_9 = load i8 %rsbox_addr_9

]]></Node>
<StgValue><ssdm name="rsbox_load_9"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="4">
<![CDATA[
entry:109 %roundKey_load_19 = load i4 %roundKey_addr_33

]]></Node>
<StgValue><ssdm name="roundKey_load_19"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:110 %cpy_16 = xor i8 %roundKey_load_19, i8 %rsbox_load_4

]]></Node>
<StgValue><ssdm name="cpy_16"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
entry:112 %roundKey_load_20 = load i4 %roundKey_addr_34

]]></Node>
<StgValue><ssdm name="roundKey_load_20"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %cpy_20 = xor i8 %roundKey_load_20, i8 %rsbox_load_5

]]></Node>
<StgValue><ssdm name="cpy_20"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %roundKey_addr_35 = getelementptr i8 %roundKey, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="roundKey_addr_35"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4">
<![CDATA[
entry:115 %roundKey_load_21 = load i4 %roundKey_addr_35

]]></Node>
<StgValue><ssdm name="roundKey_load_21"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %roundKey_addr_36 = getelementptr i8 %roundKey, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="roundKey_addr_36"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
entry:118 %roundKey_load_22 = load i4 %roundKey_addr_36

]]></Node>
<StgValue><ssdm name="roundKey_load_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
entry:16 %state_load_37 = load i4 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_37"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
entry:17 %state_load_38 = load i4 %state_addr_35

]]></Node>
<StgValue><ssdm name="state_load_38"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %state_addr_40 = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_40"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %state_addr_41 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_41"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
entry:22 %tmp_112 = load i4 %state_addr_40

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
entry:23 %tmp_113 = load i4 %state_addr_41

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
entry:68 %rsbox_load_8 = load i8 %rsbox_addr_8

]]></Node>
<StgValue><ssdm name="rsbox_load_8"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
entry:72 %rsbox_load_9 = load i8 %rsbox_addr_9

]]></Node>
<StgValue><ssdm name="rsbox_load_9"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
entry:74 %zext_ln148_10 = zext i8 %state_load_38

]]></Node>
<StgValue><ssdm name="zext_ln148_10"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %rsbox_addr_10 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_10

]]></Node>
<StgValue><ssdm name="rsbox_addr_10"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
entry:76 %rsbox_load_10 = load i8 %rsbox_addr_10

]]></Node>
<StgValue><ssdm name="rsbox_load_10"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
entry:78 %zext_ln148_11 = zext i8 %state_load_37

]]></Node>
<StgValue><ssdm name="zext_ln148_11"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %rsbox_addr_11 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_11

]]></Node>
<StgValue><ssdm name="rsbox_addr_11"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
entry:80 %rsbox_load_11 = load i8 %rsbox_addr_11

]]></Node>
<StgValue><ssdm name="rsbox_load_11"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4">
<![CDATA[
entry:115 %roundKey_load_21 = load i4 %roundKey_addr_35

]]></Node>
<StgValue><ssdm name="roundKey_load_21"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:116 %cpy_24 = xor i8 %roundKey_load_21, i8 %rsbox_load_6

]]></Node>
<StgValue><ssdm name="cpy_24"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
entry:118 %roundKey_load_22 = load i4 %roundKey_addr_36

]]></Node>
<StgValue><ssdm name="roundKey_load_22"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %cpy_28 = xor i8 %roundKey_load_22, i8 %rsbox_load_7

]]></Node>
<StgValue><ssdm name="cpy_28"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %roundKey_addr_37 = getelementptr i8 %roundKey, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="roundKey_addr_37"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
entry:121 %roundKey_load_23 = load i4 %roundKey_addr_37

]]></Node>
<StgValue><ssdm name="roundKey_load_23"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %roundKey_addr_38 = getelementptr i8 %roundKey, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="roundKey_addr_38"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="4">
<![CDATA[
entry:124 %roundKey_load_24 = load i4 %roundKey_addr_38

]]></Node>
<StgValue><ssdm name="roundKey_load_24"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:147 %tmp_48 = call i8 @galois_multiplication, i8 %cpy_16, i4 11

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:151 %tmp_49 = call i8 @galois_multiplication, i8 %cpy_16, i4 14

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %state_addr_39 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_39"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %state_addr_42 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_42"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
entry:22 %tmp_112 = load i4 %state_addr_40

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="4">
<![CDATA[
entry:23 %tmp_113 = load i4 %state_addr_41

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
entry:24 %tmp_114 = load i4 %state_addr_42

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %state_load_41 = load i4 %state_addr_39

]]></Node>
<StgValue><ssdm name="state_load_41"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
entry:76 %rsbox_load_10 = load i8 %rsbox_addr_10

]]></Node>
<StgValue><ssdm name="rsbox_load_10"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
entry:80 %rsbox_load_11 = load i8 %rsbox_addr_11

]]></Node>
<StgValue><ssdm name="rsbox_load_11"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
entry:86 %zext_ln148_13 = zext i8 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln148_13"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %rsbox_addr_13 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_13

]]></Node>
<StgValue><ssdm name="rsbox_addr_13"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
entry:88 %rsbox_load_13 = load i8 %rsbox_addr_13

]]></Node>
<StgValue><ssdm name="rsbox_load_13"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
entry:90 %zext_ln148_14 = zext i8 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln148_14"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %rsbox_addr_14 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_14

]]></Node>
<StgValue><ssdm name="rsbox_addr_14"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
entry:92 %rsbox_load_14 = load i8 %rsbox_addr_14

]]></Node>
<StgValue><ssdm name="rsbox_load_14"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
entry:121 %roundKey_load_23 = load i4 %roundKey_addr_37

]]></Node>
<StgValue><ssdm name="roundKey_load_23"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:122 %cpy_17 = xor i8 %roundKey_load_23, i8 %rsbox_load_8

]]></Node>
<StgValue><ssdm name="cpy_17"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="4">
<![CDATA[
entry:124 %roundKey_load_24 = load i4 %roundKey_addr_38

]]></Node>
<StgValue><ssdm name="roundKey_load_24"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:125 %cpy_21 = xor i8 %roundKey_load_24, i8 %rsbox_load_9

]]></Node>
<StgValue><ssdm name="cpy_21"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %roundKey_addr_39 = getelementptr i8 %roundKey, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="roundKey_addr_39"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
entry:127 %roundKey_load_25 = load i4 %roundKey_addr_39

]]></Node>
<StgValue><ssdm name="roundKey_load_25"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %roundKey_addr_40 = getelementptr i8 %roundKey, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="roundKey_addr_40"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
entry:130 %roundKey_load_26 = load i4 %roundKey_addr_40

]]></Node>
<StgValue><ssdm name="roundKey_load_26"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:159 %tmp_54 = call i8 @galois_multiplication, i8 %cpy_16, i4 9

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:167 %tmp_59 = call i8 @galois_multiplication, i8 %cpy_16, i4 13

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %state_addr = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
entry:24 %tmp_114 = load i4 %state_addr_42

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %state_load_41 = load i4 %state_addr_39

]]></Node>
<StgValue><ssdm name="state_load_41"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
entry:26 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %state_addr_43 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_43"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
entry:32 %state_load_42 = load i4 %state_addr_43

]]></Node>
<StgValue><ssdm name="state_load_42"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
entry:82 %zext_ln148_12 = zext i8 %tmp_114

]]></Node>
<StgValue><ssdm name="zext_ln148_12"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %rsbox_addr_12 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_12

]]></Node>
<StgValue><ssdm name="rsbox_addr_12"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
entry:84 %rsbox_load_12 = load i8 %rsbox_addr_12

]]></Node>
<StgValue><ssdm name="rsbox_load_12"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
entry:88 %rsbox_load_13 = load i8 %rsbox_addr_13

]]></Node>
<StgValue><ssdm name="rsbox_load_13"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8">
<![CDATA[
entry:92 %rsbox_load_14 = load i8 %rsbox_addr_14

]]></Node>
<StgValue><ssdm name="rsbox_load_14"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
entry:94 %zext_ln148_15 = zext i8 %state_load_41

]]></Node>
<StgValue><ssdm name="zext_ln148_15"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %rsbox_addr_15 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_15

]]></Node>
<StgValue><ssdm name="rsbox_addr_15"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
entry:96 %rsbox_load_15 = load i8 %rsbox_addr_15

]]></Node>
<StgValue><ssdm name="rsbox_load_15"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
entry:127 %roundKey_load_25 = load i4 %roundKey_addr_39

]]></Node>
<StgValue><ssdm name="roundKey_load_25"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %cpy_25 = xor i8 %roundKey_load_25, i8 %rsbox_load_10

]]></Node>
<StgValue><ssdm name="cpy_25"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
entry:130 %roundKey_load_26 = load i4 %roundKey_addr_40

]]></Node>
<StgValue><ssdm name="roundKey_load_26"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:131 %cpy_29 = xor i8 %roundKey_load_26, i8 %rsbox_load_11

]]></Node>
<StgValue><ssdm name="cpy_29"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %roundKey_addr_41 = getelementptr i8 %roundKey, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="roundKey_addr_41"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
entry:133 %roundKey_load_27 = load i4 %roundKey_addr_41

]]></Node>
<StgValue><ssdm name="roundKey_load_27"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %roundKey_addr_42 = getelementptr i8 %roundKey, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="roundKey_addr_42"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="4">
<![CDATA[
entry:136 %roundKey_load_28 = load i4 %roundKey_addr_42

]]></Node>
<StgValue><ssdm name="roundKey_load_28"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:146 %tmp_47 = call i8 @galois_multiplication, i8 %cpy_17, i4 13

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:154 %tmp_52 = call i8 @galois_multiplication, i8 %cpy_17, i4 11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
entry:26 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
entry:28 %zext_ln148 = zext i8 %state_load

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %rsbox_addr = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="rsbox_addr"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %rsbox_load = load i8 %rsbox_addr

]]></Node>
<StgValue><ssdm name="rsbox_load"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
entry:32 %state_load_42 = load i4 %state_addr_43

]]></Node>
<StgValue><ssdm name="state_load_42"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
entry:34 %zext_ln148_1 = zext i8 %state_load_42

]]></Node>
<StgValue><ssdm name="zext_ln148_1"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %rsbox_addr_1 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="rsbox_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %rsbox_load_1 = load i8 %rsbox_addr_1

]]></Node>
<StgValue><ssdm name="rsbox_load_1"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %state_addr_44 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_44"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
entry:38 %state_load_43 = load i4 %state_addr_44

]]></Node>
<StgValue><ssdm name="state_load_43"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %state_addr_45 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_45"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
entry:44 %state_load_44 = load i4 %state_addr_45

]]></Node>
<StgValue><ssdm name="state_load_44"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
entry:84 %rsbox_load_12 = load i8 %rsbox_addr_12

]]></Node>
<StgValue><ssdm name="rsbox_load_12"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
entry:96 %rsbox_load_15 = load i8 %rsbox_addr_15

]]></Node>
<StgValue><ssdm name="rsbox_load_15"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
entry:133 %roundKey_load_27 = load i4 %roundKey_addr_41

]]></Node>
<StgValue><ssdm name="roundKey_load_27"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:134 %cpy_18 = xor i8 %roundKey_load_27, i8 %rsbox_load_12

]]></Node>
<StgValue><ssdm name="cpy_18"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="4">
<![CDATA[
entry:136 %roundKey_load_28 = load i4 %roundKey_addr_42

]]></Node>
<StgValue><ssdm name="roundKey_load_28"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:137 %cpy_22 = xor i8 %roundKey_load_28, i8 %rsbox_load_13

]]></Node>
<StgValue><ssdm name="cpy_22"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %roundKey_addr_43 = getelementptr i8 %roundKey, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="roundKey_addr_43"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
entry:139 %roundKey_load_29 = load i4 %roundKey_addr_43

]]></Node>
<StgValue><ssdm name="roundKey_load_29"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %roundKey_addr_44 = getelementptr i8 %roundKey, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="roundKey_addr_44"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="4">
<![CDATA[
entry:142 %roundKey_load_30 = load i4 %roundKey_addr_44

]]></Node>
<StgValue><ssdm name="roundKey_load_30"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:158 %tmp_53 = call i8 @galois_multiplication, i8 %cpy_17, i4 14

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:166 %tmp_58 = call i8 @galois_multiplication, i8 %cpy_17, i4 9

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %rsbox_load = load i8 %rsbox_addr

]]></Node>
<StgValue><ssdm name="rsbox_load"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %rsbox_load_1 = load i8 %rsbox_addr_1

]]></Node>
<StgValue><ssdm name="rsbox_load_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
entry:38 %state_load_43 = load i4 %state_addr_44

]]></Node>
<StgValue><ssdm name="state_load_43"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
entry:40 %zext_ln148_2 = zext i8 %state_load_43

]]></Node>
<StgValue><ssdm name="zext_ln148_2"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %rsbox_addr_2 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_2

]]></Node>
<StgValue><ssdm name="rsbox_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:42 %rsbox_load_2 = load i8 %rsbox_addr_2

]]></Node>
<StgValue><ssdm name="rsbox_load_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
entry:44 %state_load_44 = load i4 %state_addr_45

]]></Node>
<StgValue><ssdm name="state_load_44"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
entry:46 %zext_ln148_3 = zext i8 %state_load_44

]]></Node>
<StgValue><ssdm name="zext_ln148_3"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %rsbox_addr_3 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_3

]]></Node>
<StgValue><ssdm name="rsbox_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry:48 %rsbox_load_3 = load i8 %rsbox_addr_3

]]></Node>
<StgValue><ssdm name="rsbox_load_3"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:98 %cpy = xor i8 %roundKey_load, i8 %rsbox_load

]]></Node>
<StgValue><ssdm name="cpy"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:101 %cpy_19 = xor i8 %roundKey_load_16, i8 %rsbox_load_1

]]></Node>
<StgValue><ssdm name="cpy_19"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
entry:139 %roundKey_load_29 = load i4 %roundKey_addr_43

]]></Node>
<StgValue><ssdm name="roundKey_load_29"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:140 %cpy_26 = xor i8 %roundKey_load_29, i8 %rsbox_load_14

]]></Node>
<StgValue><ssdm name="cpy_26"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="4">
<![CDATA[
entry:142 %roundKey_load_30 = load i4 %roundKey_addr_44

]]></Node>
<StgValue><ssdm name="roundKey_load_30"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %cpy_30 = xor i8 %roundKey_load_30, i8 %rsbox_load_15

]]></Node>
<StgValue><ssdm name="cpy_30"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:145 %tmp_s = call i8 @galois_multiplication, i8 %cpy_18, i4 9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:153 %tmp_51 = call i8 @galois_multiplication, i8 %cpy_18, i4 13

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:42 %rsbox_load_2 = load i8 %rsbox_addr_2

]]></Node>
<StgValue><ssdm name="rsbox_load_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="2">
<core>ROM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
entry:48 %rsbox_load_3 = load i8 %rsbox_addr_3

]]></Node>
<StgValue><ssdm name="rsbox_load_3"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:104 %cpy_23 = xor i8 %roundKey_load_17, i8 %rsbox_load_2

]]></Node>
<StgValue><ssdm name="cpy_23"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:107 %cpy_27 = xor i8 %roundKey_load_18, i8 %rsbox_load_3

]]></Node>
<StgValue><ssdm name="cpy_27"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:144 %tmp = call i8 @galois_multiplication, i8 %cpy, i4 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:148 %xor_ln628_4 = xor i8 %tmp_s, i8 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln628_4"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:149 %xor_ln628_5 = xor i8 %tmp_47, i8 %tmp_48

]]></Node>
<StgValue><ssdm name="xor_ln628_5"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:150 %xor_ln628 = xor i8 %xor_ln628_5, i8 %xor_ln628_4

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:152 %tmp_50 = call i8 @galois_multiplication, i8 %cpy, i4 9

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:155 %xor_ln632_4 = xor i8 %tmp_50, i8 %tmp_49

]]></Node>
<StgValue><ssdm name="xor_ln632_4"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:156 %xor_ln632_5 = xor i8 %tmp_51, i8 %tmp_52

]]></Node>
<StgValue><ssdm name="xor_ln632_5"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:157 %xor_ln632 = xor i8 %xor_ln632_5, i8 %xor_ln632_4

]]></Node>
<StgValue><ssdm name="xor_ln632"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:160 %tmp_55 = call i8 @galois_multiplication, i8 %cpy, i4 13

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:161 %tmp_56 = call i8 @galois_multiplication, i8 %cpy_18, i4 11

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:162 %xor_ln636_4 = xor i8 %tmp_54, i8 %tmp_53

]]></Node>
<StgValue><ssdm name="xor_ln636_4"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:163 %xor_ln636_5 = xor i8 %tmp_55, i8 %tmp_56

]]></Node>
<StgValue><ssdm name="xor_ln636_5"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:164 %xor_ln636 = xor i8 %xor_ln636_5, i8 %xor_ln636_4

]]></Node>
<StgValue><ssdm name="xor_ln636"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:172 %store_ln613 = store i8 %xor_ln628, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:173 %store_ln613 = store i8 %xor_ln632, i4 %state_addr_31

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="239" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:165 %tmp_57 = call i8 @galois_multiplication, i8 %cpy_18, i4 14

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:168 %tmp_60 = call i8 @galois_multiplication, i8 %cpy, i4 11

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:169 %xor_ln640_4 = xor i8 %tmp_58, i8 %tmp_57

]]></Node>
<StgValue><ssdm name="xor_ln640_4"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:170 %xor_ln640_5 = xor i8 %tmp_59, i8 %tmp_60

]]></Node>
<StgValue><ssdm name="xor_ln640_5"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:171 %xor_ln640 = xor i8 %xor_ln640_5, i8 %xor_ln640_4

]]></Node>
<StgValue><ssdm name="xor_ln640"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:174 %store_ln613 = store i8 %xor_ln636, i4 %state_addr_35

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="245" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:175 %store_ln613 = store i8 %xor_ln640, i4 %state_addr_39

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:176 %tmp_61 = call i8 @galois_multiplication, i8 %cpy_19, i4 14

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:177 %tmp_62 = call i8 @galois_multiplication, i8 %cpy_22, i4 9

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="248" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:178 %tmp_63 = call i8 @galois_multiplication, i8 %cpy_21, i4 13

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:179 %tmp_64 = call i8 @galois_multiplication, i8 %cpy_20, i4 11

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:180 %xor_ln628_6 = xor i8 %tmp_62, i8 %tmp_61

]]></Node>
<StgValue><ssdm name="xor_ln628_6"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:181 %xor_ln628_7 = xor i8 %tmp_63, i8 %tmp_64

]]></Node>
<StgValue><ssdm name="xor_ln628_7"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:182 %xor_ln628_1 = xor i8 %xor_ln628_7, i8 %xor_ln628_6

]]></Node>
<StgValue><ssdm name="xor_ln628_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="253" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:183 %tmp_65 = call i8 @galois_multiplication, i8 %cpy_20, i4 14

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:184 %tmp_66 = call i8 @galois_multiplication, i8 %cpy_19, i4 9

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:204 %store_ln613 = store i8 %xor_ln628_1, i4 %state_addr_43

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="256" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:185 %tmp_67 = call i8 @galois_multiplication, i8 %cpy_22, i4 13

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:186 %tmp_68 = call i8 @galois_multiplication, i8 %cpy_21, i4 11

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:187 %xor_ln632_6 = xor i8 %tmp_66, i8 %tmp_65

]]></Node>
<StgValue><ssdm name="xor_ln632_6"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:188 %xor_ln632_7 = xor i8 %tmp_67, i8 %tmp_68

]]></Node>
<StgValue><ssdm name="xor_ln632_7"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:189 %xor_ln632_1 = xor i8 %xor_ln632_7, i8 %xor_ln632_6

]]></Node>
<StgValue><ssdm name="xor_ln632_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="261" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:190 %tmp_69 = call i8 @galois_multiplication, i8 %cpy_21, i4 14

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:191 %tmp_70 = call i8 @galois_multiplication, i8 %cpy_20, i4 9

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:205 %store_ln613 = store i8 %xor_ln632_1, i4 %state_addr_34

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="264" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:192 %tmp_71 = call i8 @galois_multiplication, i8 %cpy_19, i4 13

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:193 %tmp_72 = call i8 @galois_multiplication, i8 %cpy_22, i4 11

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:194 %xor_ln636_6 = xor i8 %tmp_70, i8 %tmp_69

]]></Node>
<StgValue><ssdm name="xor_ln636_6"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:195 %xor_ln636_7 = xor i8 %tmp_71, i8 %tmp_72

]]></Node>
<StgValue><ssdm name="xor_ln636_7"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:196 %xor_ln636_1 = xor i8 %xor_ln636_7, i8 %xor_ln636_6

]]></Node>
<StgValue><ssdm name="xor_ln636_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="269" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:197 %tmp_73 = call i8 @galois_multiplication, i8 %cpy_22, i4 14

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:198 %tmp_74 = call i8 @galois_multiplication, i8 %cpy_21, i4 9

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:206 %store_ln613 = store i8 %xor_ln636_1, i4 %state_addr_38

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="272" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:199 %tmp_75 = call i8 @galois_multiplication, i8 %cpy_20, i4 13

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:200 %tmp_76 = call i8 @galois_multiplication, i8 %cpy_19, i4 11

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:201 %xor_ln640_6 = xor i8 %tmp_74, i8 %tmp_73

]]></Node>
<StgValue><ssdm name="xor_ln640_6"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:202 %xor_ln640_7 = xor i8 %tmp_75, i8 %tmp_76

]]></Node>
<StgValue><ssdm name="xor_ln640_7"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:203 %xor_ln640_1 = xor i8 %xor_ln640_7, i8 %xor_ln640_6

]]></Node>
<StgValue><ssdm name="xor_ln640_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="277" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:207 %store_ln613 = store i8 %xor_ln640_1, i4 %state_addr_42

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:208 %tmp_77 = call i8 @galois_multiplication, i8 %cpy_23, i4 14

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:209 %tmp_78 = call i8 @galois_multiplication, i8 %cpy_26, i4 9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="280" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:210 %tmp_79 = call i8 @galois_multiplication, i8 %cpy_25, i4 13

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:211 %tmp_80 = call i8 @galois_multiplication, i8 %cpy_24, i4 11

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:212 %xor_ln628_8 = xor i8 %tmp_78, i8 %tmp_77

]]></Node>
<StgValue><ssdm name="xor_ln628_8"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:213 %xor_ln628_9 = xor i8 %tmp_79, i8 %tmp_80

]]></Node>
<StgValue><ssdm name="xor_ln628_9"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:214 %xor_ln628_2 = xor i8 %xor_ln628_9, i8 %xor_ln628_8

]]></Node>
<StgValue><ssdm name="xor_ln628_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="285" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:215 %tmp_81 = call i8 @galois_multiplication, i8 %cpy_24, i4 14

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:216 %tmp_82 = call i8 @galois_multiplication, i8 %cpy_23, i4 9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:236 %store_ln613 = store i8 %xor_ln628_2, i4 %state_addr_44

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="288" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:217 %tmp_83 = call i8 @galois_multiplication, i8 %cpy_26, i4 13

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:218 %tmp_84 = call i8 @galois_multiplication, i8 %cpy_25, i4 11

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:219 %xor_ln632_8 = xor i8 %tmp_82, i8 %tmp_81

]]></Node>
<StgValue><ssdm name="xor_ln632_8"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:220 %xor_ln632_9 = xor i8 %tmp_83, i8 %tmp_84

]]></Node>
<StgValue><ssdm name="xor_ln632_9"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:221 %xor_ln632_2 = xor i8 %xor_ln632_9, i8 %xor_ln632_8

]]></Node>
<StgValue><ssdm name="xor_ln632_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="293" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:222 %tmp_85 = call i8 @galois_multiplication, i8 %cpy_25, i4 14

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:223 %tmp_86 = call i8 @galois_multiplication, i8 %cpy_24, i4 9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:237 %store_ln613 = store i8 %xor_ln632_2, i4 %state_addr_33

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="296" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:224 %tmp_87 = call i8 @galois_multiplication, i8 %cpy_23, i4 13

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:225 %tmp_88 = call i8 @galois_multiplication, i8 %cpy_26, i4 11

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:226 %xor_ln636_8 = xor i8 %tmp_86, i8 %tmp_85

]]></Node>
<StgValue><ssdm name="xor_ln636_8"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:227 %xor_ln636_9 = xor i8 %tmp_87, i8 %tmp_88

]]></Node>
<StgValue><ssdm name="xor_ln636_9"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:228 %xor_ln636_2 = xor i8 %xor_ln636_9, i8 %xor_ln636_8

]]></Node>
<StgValue><ssdm name="xor_ln636_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="301" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:229 %tmp_89 = call i8 @galois_multiplication, i8 %cpy_26, i4 14

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:230 %tmp_90 = call i8 @galois_multiplication, i8 %cpy_25, i4 9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:238 %store_ln613 = store i8 %xor_ln636_2, i4 %state_addr_37

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="304" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:231 %tmp_91 = call i8 @galois_multiplication, i8 %cpy_24, i4 13

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:232 %tmp_92 = call i8 @galois_multiplication, i8 %cpy_23, i4 11

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:233 %xor_ln640_8 = xor i8 %tmp_90, i8 %tmp_89

]]></Node>
<StgValue><ssdm name="xor_ln640_8"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:234 %xor_ln640_9 = xor i8 %tmp_91, i8 %tmp_92

]]></Node>
<StgValue><ssdm name="xor_ln640_9"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:235 %xor_ln640_2 = xor i8 %xor_ln640_9, i8 %xor_ln640_8

]]></Node>
<StgValue><ssdm name="xor_ln640_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="309" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:239 %store_ln613 = store i8 %xor_ln640_2, i4 %state_addr_41

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:240 %tmp_93 = call i8 @galois_multiplication, i8 %cpy_27, i4 14

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:241 %tmp_94 = call i8 @galois_multiplication, i8 %cpy_30, i4 9

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="312" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:242 %tmp_95 = call i8 @galois_multiplication, i8 %cpy_29, i4 13

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:243 %tmp_96 = call i8 @galois_multiplication, i8 %cpy_28, i4 11

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:244 %xor_ln628_10 = xor i8 %tmp_94, i8 %tmp_93

]]></Node>
<StgValue><ssdm name="xor_ln628_10"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:245 %xor_ln628_11 = xor i8 %tmp_95, i8 %tmp_96

]]></Node>
<StgValue><ssdm name="xor_ln628_11"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:246 %xor_ln628_3 = xor i8 %xor_ln628_11, i8 %xor_ln628_10

]]></Node>
<StgValue><ssdm name="xor_ln628_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="317" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:247 %tmp_97 = call i8 @galois_multiplication, i8 %cpy_28, i4 14

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:248 %tmp_98 = call i8 @galois_multiplication, i8 %cpy_27, i4 9

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:268 %store_ln613 = store i8 %xor_ln628_3, i4 %state_addr_45

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="320" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:249 %tmp_99 = call i8 @galois_multiplication, i8 %cpy_30, i4 13

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:250 %tmp_100 = call i8 @galois_multiplication, i8 %cpy_29, i4 11

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:251 %xor_ln632_10 = xor i8 %tmp_98, i8 %tmp_97

]]></Node>
<StgValue><ssdm name="xor_ln632_10"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:252 %xor_ln632_11 = xor i8 %tmp_99, i8 %tmp_100

]]></Node>
<StgValue><ssdm name="xor_ln632_11"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:253 %xor_ln632_3 = xor i8 %xor_ln632_11, i8 %xor_ln632_10

]]></Node>
<StgValue><ssdm name="xor_ln632_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="325" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:254 %tmp_101 = call i8 @galois_multiplication, i8 %cpy_29, i4 14

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:255 %tmp_102 = call i8 @galois_multiplication, i8 %cpy_28, i4 9

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:269 %store_ln613 = store i8 %xor_ln632_3, i4 %state_addr_32

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="328" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:256 %tmp_103 = call i8 @galois_multiplication, i8 %cpy_27, i4 13

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="329" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:257 %tmp_104 = call i8 @galois_multiplication, i8 %cpy_30, i4 11

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="330" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:258 %xor_ln636_10 = xor i8 %tmp_102, i8 %tmp_101

]]></Node>
<StgValue><ssdm name="xor_ln636_10"/></StgValue>
</operation>

<operation id="331" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:259 %xor_ln636_11 = xor i8 %tmp_103, i8 %tmp_104

]]></Node>
<StgValue><ssdm name="xor_ln636_11"/></StgValue>
</operation>

<operation id="332" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:260 %xor_ln636_3 = xor i8 %xor_ln636_11, i8 %xor_ln636_10

]]></Node>
<StgValue><ssdm name="xor_ln636_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="333" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:261 %tmp_105 = call i8 @galois_multiplication, i8 %cpy_30, i4 14

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:262 %tmp_106 = call i8 @galois_multiplication, i8 %cpy_29, i4 9

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:270 %store_ln613 = store i8 %xor_ln636_3, i4 %state_addr_36

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="336" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:263 %tmp_107 = call i8 @galois_multiplication, i8 %cpy_28, i4 13

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:264 %tmp_108 = call i8 @galois_multiplication, i8 %cpy_27, i4 11

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:265 %xor_ln640_10 = xor i8 %tmp_106, i8 %tmp_105

]]></Node>
<StgValue><ssdm name="xor_ln640_10"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:266 %xor_ln640_11 = xor i8 %tmp_107, i8 %tmp_108

]]></Node>
<StgValue><ssdm name="xor_ln640_11"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:267 %xor_ln640_3 = xor i8 %xor_ln640_11, i8 %xor_ln640_10

]]></Node>
<StgValue><ssdm name="xor_ln640_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="341" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="343" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="347" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="349" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:69 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:73 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:77 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:85 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:89 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:93 %specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln147"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:271 %store_ln613 = store i8 %xor_ln640_3, i4 %state_addr_40

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0">
<![CDATA[
entry:272 %ret_ln650 = ret

]]></Node>
<StgValue><ssdm name="ret_ln650"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
