-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=4096;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	0     :   11111111110000000000001100010011;
	1     :   00000000000000000000001110010011;
	2     :   00000000011100110000000110100011;
	3     :   00000001110000000000010000010011;
	4     :   00000000100000110000000010100011;
	5     :   00000000000100000000001110010011;
	6     :   00000000011100110000000000100011;
	7     :   00000001100000000000010000010011;
	8     :   00000000100000110000000010100011;
	9     :   00000001110100000000010000010011;
	10    :   00000000100000110000000010100011;
	11    :   00000110010100000000001110010011;
	12    :   00000000011100110000000000100011;
	13    :   00000001100100000000010000010011;
	14    :   00000000100000110000000010100011;
	15    :   00000001110100000000010000010011;
	16    :   00000000100000110000000010100011;
	[17..26]  :   00000000000000000000000000000000;
	27    :   00000000000000000000100001000010;
	[28..4095]  :   00000000000000000000000000000000;
END;
