
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: output.v
Parsing SystemVerilog input from `output.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (output.v:11781)
Generating RTLIL representation for module `\VX_vortex_to_local_mem'.
Generating RTLIL representation for module `\VX_cache_arb'.
Generating RTLIL representation for module `\VX_cluster'.
Generating RTLIL representation for module `\VX_core'.
output.v:934: Warning: Identifier `\VX_core.icache_req_if.valid' is implicitly declared.
output.v:937: Warning: Identifier `\VX_core.icache_req_if.addr' is implicitly declared.
output.v:939: Warning: Identifier `\VX_core.icache_req_if.tag' is implicitly declared.
output.v:940: Warning: Identifier `\VX_core.icache_req_if.ready' is implicitly declared.
output.v:941: Warning: Identifier `\VX_core.icache_rsp_if.valid' is implicitly declared.
output.v:942: Warning: Identifier `\VX_core.icache_rsp_if.data' is implicitly declared.
output.v:943: Warning: Identifier `\VX_core.icache_rsp_if.tag' is implicitly declared.
output.v:944: Warning: Identifier `\VX_core.icache_rsp_if.ready' is implicitly declared.
output.v:945: Warning: Identifier `\icache_mem_req_if.valid' is implicitly declared.
output.v:946: Warning: Identifier `\icache_mem_req_if.rw' is implicitly declared.
output.v:947: Warning: Identifier `\icache_mem_req_if.byteen' is implicitly declared.
output.v:948: Warning: Identifier `\icache_mem_req_if.addr' is implicitly declared.
output.v:949: Warning: Identifier `\icache_mem_req_if.data' is implicitly declared.
output.v:950: Warning: Identifier `\icache_mem_req_if.tag' is implicitly declared.
output.v:951: Warning: Identifier `\icache_mem_req_if.ready' is implicitly declared.
output.v:952: Warning: Identifier `\icache_mem_rsp_if.valid' is implicitly declared.
output.v:953: Warning: Identifier `\icache_mem_rsp_if.data' is implicitly declared.
output.v:954: Warning: Identifier `\icache_mem_rsp_if.tag' is implicitly declared.
output.v:955: Warning: Identifier `\icache_mem_rsp_if.ready' is implicitly declared.
output.v:979: Warning: Identifier `\dcache_req_tmp_if.valid' is implicitly declared.
output.v:980: Warning: Identifier `\dcache_req_tmp_if.rw' is implicitly declared.
output.v:981: Warning: Identifier `\dcache_req_tmp_if.byteen' is implicitly declared.
output.v:982: Warning: Identifier `\dcache_req_tmp_if.addr' is implicitly declared.
output.v:983: Warning: Identifier `\dcache_req_tmp_if.data' is implicitly declared.
output.v:984: Warning: Identifier `\dcache_req_tmp_if.tag' is implicitly declared.
output.v:985: Warning: Identifier `\dcache_req_tmp_if.ready' is implicitly declared.
output.v:986: Warning: Identifier `\dcache_rsp_tmp_if.valid' is implicitly declared.
output.v:987: Warning: Identifier `\dcache_rsp_tmp_if.tmask' is implicitly declared.
output.v:988: Warning: Identifier `\dcache_rsp_tmp_if.data' is implicitly declared.
output.v:989: Warning: Identifier `\dcache_rsp_tmp_if.tag' is implicitly declared.
output.v:990: Warning: Identifier `\dcache_rsp_tmp_if.ready' is implicitly declared.
output.v:991: Warning: Identifier `\dcache_mem_req_if.valid' is implicitly declared.
output.v:992: Warning: Identifier `\dcache_mem_req_if.rw' is implicitly declared.
output.v:993: Warning: Identifier `\dcache_mem_req_if.byteen' is implicitly declared.
output.v:994: Warning: Identifier `\dcache_mem_req_if.addr' is implicitly declared.
output.v:995: Warning: Identifier `\dcache_mem_req_if.data' is implicitly declared.
output.v:996: Warning: Identifier `\dcache_mem_req_if.tag' is implicitly declared.
output.v:997: Warning: Identifier `\dcache_mem_req_if.ready' is implicitly declared.
output.v:998: Warning: Identifier `\dcache_mem_rsp_if.valid' is implicitly declared.
output.v:999: Warning: Identifier `\dcache_mem_rsp_if.data' is implicitly declared.
output.v:1000: Warning: Identifier `\dcache_mem_rsp_if.tag' is implicitly declared.
output.v:1001: Warning: Identifier `\dcache_mem_rsp_if.ready' is implicitly declared.
output.v:1088: Warning: Identifier `\VX_core.dcache_req_if.valid' is implicitly declared.
output.v:1089: Warning: Identifier `\VX_core.dcache_req_if.rw' is implicitly declared.
output.v:1090: Warning: Identifier `\VX_core.dcache_req_if.byteen' is implicitly declared.
output.v:1091: Warning: Identifier `\VX_core.dcache_req_if.addr' is implicitly declared.
output.v:1092: Warning: Identifier `\VX_core.dcache_req_if.data' is implicitly declared.
output.v:1093: Warning: Identifier `\VX_core.dcache_req_if.tag' is implicitly declared.
output.v:1094: Warning: Identifier `\VX_core.dcache_req_if.ready' is implicitly declared.
output.v:1095: Warning: Identifier `\smem_req_if.valid' is implicitly declared.
output.v:1096: Warning: Identifier `\smem_req_if.rw' is implicitly declared.
output.v:1097: Warning: Identifier `\smem_req_if.byteen' is implicitly declared.
output.v:1098: Warning: Identifier `\smem_req_if.addr' is implicitly declared.
output.v:1099: Warning: Identifier `\smem_req_if.data' is implicitly declared.
output.v:1100: Warning: Identifier `\smem_req_if.tag' is implicitly declared.
output.v:1101: Warning: Identifier `\smem_req_if.ready' is implicitly declared.
output.v:1102: Warning: Identifier `\smem_rsp_if.valid' is implicitly declared.
output.v:1103: Warning: Identifier `\smem_rsp_if.tmask' is implicitly declared.
output.v:1104: Warning: Identifier `\smem_rsp_if.data' is implicitly declared.
output.v:1105: Warning: Identifier `\smem_rsp_if.tag' is implicitly declared.
output.v:1106: Warning: Identifier `\smem_rsp_if.ready' is implicitly declared.
output.v:1107: Warning: Identifier `\VX_core.dcache_rsp_if.valid' is implicitly declared.
output.v:1108: Warning: Identifier `\VX_core.dcache_rsp_if.tmask' is implicitly declared.
output.v:1109: Warning: Identifier `\VX_core.dcache_rsp_if.tag' is implicitly declared.
output.v:1110: Warning: Identifier `\VX_core.dcache_rsp_if.data' is implicitly declared.
output.v:1111: Warning: Identifier `\VX_core.dcache_rsp_if.ready' is implicitly declared.
output.v:1168: Warning: Identifier `\VX_core.mem_req_if.valid' is implicitly declared.
output.v:1169: Warning: Identifier `\VX_core.mem_req_if.rw' is implicitly declared.
output.v:1170: Warning: Identifier `\VX_core.mem_req_if.byteen' is implicitly declared.
output.v:1171: Warning: Identifier `\VX_core.mem_req_if.addr' is implicitly declared.
output.v:1172: Warning: Identifier `\VX_core.mem_req_if.data' is implicitly declared.
output.v:1173: Warning: Identifier `\VX_core.mem_req_if.tag' is implicitly declared.
output.v:1174: Warning: Identifier `\VX_core.mem_req_if.ready' is implicitly declared.
output.v:1179: Warning: Identifier `\VX_core.mem_rsp_if.valid' is implicitly declared.
output.v:1180: Warning: Identifier `\VX_core.mem_rsp_if.tag' is implicitly declared.
output.v:1181: Warning: Identifier `\VX_core.mem_rsp_if.data' is implicitly declared.
output.v:1182: Warning: Identifier `\VX_core.mem_rsp_if.ready' is implicitly declared.
Generating RTLIL representation for module `\VX_ipdom_stack'.
Generating RTLIL representation for module `\VX_mem_arb'.
Generating RTLIL representation for module `\VX_muldiv'.
Generating RTLIL representation for module `\VX_pipeline'.
Warning: Deep recursion in AST simplifier.
Does this design contain insanely long expressions?
