Classic Timing Analyzer report for kurs_Sxem
Wed Apr 23 18:42:20 2025
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+---------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.700 ns    ; data[7] ; inst75 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.158 ns    ; inst93  ; rg[1]  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.090 ns   ; data[3] ; inst87 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+----------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To     ; To Clock ;
+-------+--------------+------------+----------+--------+----------+
; N/A   ; None         ; 3.700 ns   ; data[7]  ; inst75 ; clk      ;
; N/A   ; None         ; 3.301 ns   ; data[5]  ; inst81 ; clk      ;
; N/A   ; None         ; 3.264 ns   ; ram_o[0] ; inst96 ; clk      ;
; N/A   ; None         ; 3.196 ns   ; ram_o[7] ; inst75 ; clk      ;
; N/A   ; None         ; 3.171 ns   ; data[2]  ; inst90 ; clk      ;
; N/A   ; None         ; 3.050 ns   ; data[1]  ; inst93 ; clk      ;
; N/A   ; None         ; 2.946 ns   ; data[6]  ; inst78 ; clk      ;
; N/A   ; None         ; 2.848 ns   ; data[4]  ; inst84 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst75 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst78 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst81 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst84 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst87 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst90 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst93 ; clk      ;
; N/A   ; None         ; 2.755 ns   ; mode     ; inst96 ; clk      ;
; N/A   ; None         ; 2.706 ns   ; data[0]  ; inst96 ; clk      ;
; N/A   ; None         ; 2.688 ns   ; ram_o[1] ; inst93 ; clk      ;
; N/A   ; None         ; 2.660 ns   ; ram_o[6] ; inst78 ; clk      ;
; N/A   ; None         ; 2.648 ns   ; ram_o[5] ; inst81 ; clk      ;
; N/A   ; None         ; 2.585 ns   ; ram_o[4] ; inst84 ; clk      ;
; N/A   ; None         ; 2.581 ns   ; ram_o[2] ; inst90 ; clk      ;
; N/A   ; None         ; 2.439 ns   ; ram_o[3] ; inst87 ; clk      ;
; N/A   ; None         ; 2.329 ns   ; data[3]  ; inst87 ; clk      ;
+-------+--------------+------------+----------+--------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+--------+-------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To    ; From Clock ;
+-------+--------------+------------+--------+-------+------------+
; N/A   ; None         ; 7.158 ns   ; inst93 ; rg[1] ; clk        ;
; N/A   ; None         ; 6.925 ns   ; inst84 ; rg[4] ; clk        ;
; N/A   ; None         ; 6.754 ns   ; inst96 ; rg[0] ; clk        ;
; N/A   ; None         ; 6.003 ns   ; inst81 ; rg[5] ; clk        ;
; N/A   ; None         ; 5.442 ns   ; inst90 ; rg[2] ; clk        ;
; N/A   ; None         ; 5.432 ns   ; inst78 ; rg[6] ; clk        ;
; N/A   ; None         ; 5.215 ns   ; inst87 ; rg[3] ; clk        ;
; N/A   ; None         ; 5.058 ns   ; inst75 ; rg[7] ; clk        ;
+-------+--------------+------------+--------+-------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+----------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To     ; To Clock ;
+---------------+-------------+-----------+----------+--------+----------+
; N/A           ; None        ; -2.090 ns ; data[3]  ; inst87 ; clk      ;
; N/A           ; None        ; -2.200 ns ; ram_o[3] ; inst87 ; clk      ;
; N/A           ; None        ; -2.342 ns ; ram_o[2] ; inst90 ; clk      ;
; N/A           ; None        ; -2.346 ns ; ram_o[4] ; inst84 ; clk      ;
; N/A           ; None        ; -2.409 ns ; ram_o[5] ; inst81 ; clk      ;
; N/A           ; None        ; -2.421 ns ; ram_o[6] ; inst78 ; clk      ;
; N/A           ; None        ; -2.449 ns ; ram_o[1] ; inst93 ; clk      ;
; N/A           ; None        ; -2.467 ns ; data[0]  ; inst96 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst75 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst78 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst81 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst84 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst87 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst90 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst93 ; clk      ;
; N/A           ; None        ; -2.516 ns ; mode     ; inst96 ; clk      ;
; N/A           ; None        ; -2.609 ns ; data[4]  ; inst84 ; clk      ;
; N/A           ; None        ; -2.707 ns ; data[6]  ; inst78 ; clk      ;
; N/A           ; None        ; -2.811 ns ; data[1]  ; inst93 ; clk      ;
; N/A           ; None        ; -2.932 ns ; data[2]  ; inst90 ; clk      ;
; N/A           ; None        ; -2.957 ns ; ram_o[7] ; inst75 ; clk      ;
; N/A           ; None        ; -3.025 ns ; ram_o[0] ; inst96 ; clk      ;
; N/A           ; None        ; -3.062 ns ; data[5]  ; inst81 ; clk      ;
; N/A           ; None        ; -3.461 ns ; data[7]  ; inst75 ; clk      ;
+---------------+-------------+-----------+----------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 23 18:42:19 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "inst75" (data pin = "data[7]", clock pin = "clk") is 3.700 ns
    Info: + Longest pin to register delay is 6.100 ns
        Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 1; PIN Node = 'data[7]'
        Info: 2: + IC(4.817 ns) + CELL(0.366 ns) = 5.945 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'inst75~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.100 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 1; REG Node = 'inst75'
        Info: Total cell delay = 1.283 ns ( 21.03 % )
        Info: Total interconnect delay = 4.817 ns ( 78.97 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 1; REG Node = 'inst75'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
Info: tco from clock "clk" to destination pin "rg[1]" through register "inst93" is 7.158 ns
    Info: + Longest clock path from clock "clk" to source register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N13; Fanout = 1; REG Node = 'inst93'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N13; Fanout = 1; REG Node = 'inst93'
        Info: 2: + IC(2.528 ns) + CELL(2.046 ns) = 4.574 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'rg[1]'
        Info: Total cell delay = 2.046 ns ( 44.73 % )
        Info: Total interconnect delay = 2.528 ns ( 55.27 % )
Info: th for register "inst87" (data pin = "data[3]", clock pin = "clk") is -2.090 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 1; REG Node = 'inst87'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.729 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'data[3]'
        Info: 2: + IC(3.722 ns) + CELL(0.053 ns) = 4.574 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 1; COMB Node = 'inst87~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.729 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 1; REG Node = 'inst87'
        Info: Total cell delay = 1.007 ns ( 21.29 % )
        Info: Total interconnect delay = 3.722 ns ( 78.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Wed Apr 23 18:42:20 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


