// Seed: 3734228774
module module_0 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2
    , id_15,
    input wor id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9
    , id_16,
    input uwire id_10,
    input tri1 id_11,
    input supply1 void id_12,
    output wand id_13
);
  wor  id_17 = {1, 1};
  wire id_18;
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1,
    output tri0 id_2
);
  id_4 :
  assert property (@(*) 1'b0) id_4 = ~id_1;
  module_0(
      id_2, id_2, id_0, id_1, id_2, id_1, id_1, id_1, id_1, id_2, id_1, id_1, id_1, id_2
  );
  wire id_5, id_6;
endmodule
