

================================================================
== Vitis HLS Report for 'push_out'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       17|      145|  85.000 ns|  0.725 us|   17|  145|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58  |push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        2|      130|  10.000 ns|  0.650 us|    2|  130|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     334|     500|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     121|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     455|     617|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_71_1_1_U317                                        |mul_8ns_8ns_71_1_1                                   |        0|   0|    0|   40|    0|
    |grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58  |push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2  |        0|   0|  228|  419|    0|
    |udiv_8ns_8ns_8_12_seq_1_U316                                   |udiv_8ns_8ns_8_12_seq_1                              |        0|   0|  106|   41|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  334|  500|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_95_p2  |         +|   0|  0|  16|           9|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  18|          10|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  81|         17|    1|         17|
    |ap_done       |   9|          2|    1|          2|
    |out_st_write  |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  99|         21|    3|         21|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  16|   0|   16|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |bound_reg_146                                                               |  71|   0|   71|          0|
    |div_reg_134                                                                 |   8|   0|    8|          0|
    |grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |p_cast4_reg_129                                                             |   8|   0|    8|          0|
    |p_cast_reg_124                                                              |   8|   0|    8|          0|
    |tmp_reg_141                                                                 |   8|   0|    8|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 121|   0|  121|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      push_out|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      push_out|  return value|
|O_address0             |  out|   12|   ap_memory|             O|         array|
|O_ce0                  |  out|    1|   ap_memory|             O|         array|
|O_q0                   |   in|   32|   ap_memory|             O|         array|
|O_address1             |  out|   12|   ap_memory|             O|         array|
|O_ce1                  |  out|    1|   ap_memory|             O|         array|
|O_q1                   |   in|   32|   ap_memory|             O|         array|
|out_st_din             |  out|   64|     ap_fifo|        out_st|       pointer|
|out_st_num_data_valid  |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_fifo_cap        |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_full_n          |   in|    1|     ap_fifo|        out_st|       pointer|
|out_st_write           |  out|    1|     ap_fifo|        out_st|       pointer|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read1                |   in|   32|     ap_none|       p_read1|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 17 [1/1] (1.50ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 17 'read' 'p_read_3' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.50ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_4, i32 24, i32 31"   --->   Operation 19 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_3, i32 24, i32 31"   --->   Operation 20 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 21 [12/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 21 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 23 [11/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 23 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 24 [10/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 24 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 25 [9/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 25 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 26 [8/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 26 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 27 [7/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 27 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 28 [6/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 28 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 29 [5/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 29 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.14>
ST_10 : Operation 30 [4/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 30 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.14>
ST_11 : Operation 31 [3/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 31 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.14>
ST_12 : Operation 32 [2/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 32 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.14>
ST_13 : Operation 33 [1/12] (2.14ns)   --->   "%div = udiv i8 %p_cast, i8 %p_cast4"   --->   Operation 33 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.90>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i8 %div" [src/fft.cpp:136]   --->   Operation 34 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.90ns)   --->   "%add_ln136 = add i9 %zext_ln136, i9 1" [src/fft.cpp:136]   --->   Operation 35 'add' 'add_ln136' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln136, i32 1, i32 8" [src/fft.cpp:136]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.17>
ST_15 : Operation 37 [1/1] (0.00ns)   --->   "%div_cast11 = zext i8 %div"   --->   Operation 37 'zext' 'div_cast11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp" [src/fft.cpp:136]   --->   Operation 38 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 39 [1/1] (2.17ns)   --->   "%bound = mul i71 %div_cast11, i71 %tmp_cast" [src/fft.cpp:136]   --->   Operation 39 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln136 = call void @push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2, i71 %bound, i8 %div, i32 %O, i64 %out_st" [src/fft.cpp:136]   --->   Operation 40 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %O, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln136 = call void @push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2, i71 %bound, i8 %div, i32 %O, i64 %out_st" [src/fft.cpp:136]   --->   Operation 43 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln148 = ret" [src/fft.cpp:148]   --->   Operation 44 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ O]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_3          (read         ) [ 00000000000000000]
p_read_4          (read         ) [ 00000000000000000]
p_cast            (partselect   ) [ 00111111111111000]
p_cast4           (partselect   ) [ 00111111111111000]
empty             (wait         ) [ 00000000000000000]
div               (udiv         ) [ 00000000000000111]
zext_ln136        (zext         ) [ 00000000000000000]
add_ln136         (add          ) [ 00000000000000000]
tmp               (partselect   ) [ 00000000000000010]
div_cast11        (zext         ) [ 00000000000000000]
tmp_cast          (zext         ) [ 00000000000000000]
bound             (mul          ) [ 00000000000000001]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
call_ln136        (call         ) [ 00000000000000000]
ret_ln148         (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="O">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_st">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_st"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_3_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_4_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="2"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="64" slack="0"/>
<pin id="64" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/15 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_cast4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="0" index="3" bw="6" slack="0"/>
<pin id="83" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="1"/>
<pin id="90" dir="0" index="1" bw="8" slack="1"/>
<pin id="91" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="div/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln136_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="1"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/14 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln136_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/14 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="5" slack="0"/>
<pin id="106" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="111" class="1004" name="div_cast11_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2"/>
<pin id="113" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast11/15 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/15 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bound_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/15 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_cast_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_cast4_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="div_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="146" class="1005" name="bound_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="71" slack="1"/>
<pin id="148" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="52" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="46" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="95" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="127"><net_src comp="68" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="132"><net_src comp="78" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="137"><net_src comp="88" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="144"><net_src comp="101" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="149"><net_src comp="117" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_st | {15 16 }
 - Input state : 
	Port: push_out : O | {15 16 }
	Port: push_out : out_st | {}
	Port: push_out : p_read | {1 }
	Port: push_out : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		add_ln136 : 1
		tmp : 2
	State 15
		bound : 1
		call_ln136 : 2
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58 |    0    |  0.978  |   374   |   344   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   udiv   |                           grp_fu_88                           |    0    |    0    |   106   |    41   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                          bound_fu_117                         |    0    |    0    |    0    |    40   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                        add_ln136_fu_95                        |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      p_read_3_read_fu_46                      |    0    |    0    |    0    |    0    |
|          |                      p_read_4_read_fu_52                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                          p_cast_fu_68                         |    0    |    0    |    0    |    0    |
|partselect|                         p_cast4_fu_78                         |    0    |    0    |    0    |    0    |
|          |                           tmp_fu_101                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        zext_ln136_fu_92                       |    0    |    0    |    0    |    0    |
|   zext   |                       div_cast11_fu_111                       |    0    |    0    |    0    |    0    |
|          |                        tmp_cast_fu_114                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    0    |  0.978  |   480   |   440   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| bound_reg_146 |   71   |
|  div_reg_134  |    8   |
|p_cast4_reg_129|    8   |
| p_cast_reg_124|    8   |
|  tmp_reg_141  |    8   |
+---------------+--------+
|     Total     |   103  |
+---------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58 |  p1  |   2  |  16  |   32   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   32   ||  0.489  ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    0   |   480  |   440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   583  |   449  |
+-----------+--------+--------+--------+--------+
