Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/power_temp_scl.ip --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/power_temp_scl --family="Arria 10" --part=10AX066K3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/power_temp_scl.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/power_temp_scl --family="Arria 10" --part=10AX066K3F40E2SG
Info: power_temp_scl: "Transforming system: power_temp_scl"
Info: power_temp_scl: "Naming system components in system: power_temp_scl"
Info: power_temp_scl: "Processing generation queue"
Info: power_temp_scl: "Generating: power_temp_scl"
Info: power_temp_scl: "Generating: power_temp_scl_altera_avalon_pio_181_bwdb2gi"
Info: power_temp_scl: Starting RTL generation for module 'power_temp_scl_altera_avalon_pio_181_bwdb2gi'
Info: power_temp_scl:   Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=power_temp_scl_altera_avalon_pio_181_bwdb2gi --dir=/tmp/alt8742_9222704028145469083.dir/0002_power_temp_scl_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8742_9222704028145469083.dir/0002_power_temp_scl_gen//power_temp_scl_altera_avalon_pio_181_bwdb2gi_component_configuration.pl  --do_build_sim=0  ]
Info: power_temp_scl: Done RTL generation for module 'power_temp_scl_altera_avalon_pio_181_bwdb2gi'
Info: power_temp_scl: Done "power_temp_scl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
