<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MCA/HardwareUnits/Scheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_e10184ddeeb4432dba6c949335d8ab8d.html">MCA</a></li><li class="navelem"><a class="el" href="dir_6174df76bdd178a8864b056604028b30.html">HardwareUnits</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Scheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Scheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--------------------- Scheduler.h ------------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// A scheduler for Processor Resource Units and Processor Resource Groups.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_MCA_HARDWAREUNITS_SCHEDULER_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_MCA_HARDWAREUNITS_SCHEDULER_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HardwareUnit_8h.html">llvm/MCA/HardwareUnits/HardwareUnit.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LSUnit_8h.html">llvm/MCA/HardwareUnits/LSUnit.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ResourceManager_8h.html">llvm/MCA/HardwareUnits/ResourceManager.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCA_2Support_8h.html">llvm/MCA/Support.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span>mca {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1SchedulerStrategy.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1SchedulerStrategy.html#a60aa250d594ed7337db0aaa09e6f8258">SchedulerStrategy</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1mca_1_1SchedulerStrategy.html#a8be8560b79d129cbf85de4fa2525c020">~SchedulerStrategy</a>();</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  /// Returns true if Lhs should take priority over Rhs.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// This method is used by class Scheduler to select the &quot;best&quot; ready</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// instruction to issue to the underlying pipelines.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1SchedulerStrategy.html#a9a30886948f0f77325bd87348c9be953">compare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;Lhs, <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;Rhs) <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;};</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// Default instruction selection strategy used by class Scheduler.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html">   40</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html">DefaultSchedulerStrategy</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a> {<span class="comment"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// This method ranks instructions based on their age, and the number of known</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// users. The lower the rank value, the better.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> computeRank(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;Lhs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">return</span> Lhs.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>() - Lhs.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">getInstruction</a>()-&gt;<a class="code" href="classllvm_1_1mca_1_1InstructionBase.html#ae228cbc89b7a5e1dbaba01b783ca3767">getNumUsers</a>();</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  }</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a1dfa6c25f7e6c7e95de65ae39754ab84">DefaultSchedulerStrategy</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a0ae4d342227e88514bb2e9aa7395143b">~DefaultSchedulerStrategy</a>();</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a3f829e545bc1ac99b664a81f064eadc3">   51</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a3f829e545bc1ac99b664a81f064eadc3">compare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;Lhs, <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;Rhs)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordtype">int</span> LhsRank = computeRank(Lhs);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordtype">int</span> RhsRank = computeRank(Rhs);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    /// Prioritize older instructions over younger instructions to minimize the</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    /// pressure on the reorder buffer.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>    <span class="keywordflow">if</span> (LhsRank == RhsRank)</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="keywordflow">return</span> Lhs.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>() &lt; Rhs.<a class="code" href="classllvm_1_1mca_1_1InstRef.html#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>();</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">return</span> LhsRank &lt; RhsRank;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  }</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// Class Scheduler is responsible for issuing instructions to pipeline</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// resources.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// Internally, it delegates to a ResourceManager the management of processor</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/// resources. This class is also responsible for tracking the progress of</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// instructions from the dispatch stage, until the write-back stage.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html">   70</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1Scheduler.html">Scheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1mca_1_1HardwareUnit.html">HardwareUnit</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1LSUnitBase.html">LSUnitBase</a> &amp;LSU;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// Instruction selection strategy for this Scheduler.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  std::unique_ptr&lt;SchedulerStrategy&gt; Strategy;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// Hardware resources that are managed by this scheduler.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  std::unique_ptr&lt;ResourceManager&gt; Resources;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// Instructions dispatched to the Scheduler are internally classified based on</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// the instruction stage (see Instruction::InstrStage).</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// An Instruction dispatched to the Scheduler is added to the WaitSet if not</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// all its register operands are available, and at least one latency is</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// unknown.  By construction, the WaitSet only contains instructions that are</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// in the IS_DISPATCHED stage.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// An Instruction transitions from the WaitSet to the PendingSet if the</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// instruction is not ready yet, but the latency of every register read is</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// known.  Instructions in the PendingSet can only be in the IS_PENDING or</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// IS_READY stage.  Only IS_READY instructions that are waiting on memory</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// dependencies can be added to the PendingSet.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Instructions in the PendingSet are immediately dominated only by</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// instructions that have already been issued to the underlying pipelines.  In</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// the presence of bottlenecks caused by data dependencies, the PendingSet can</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// be inspected to identify problematic data dependencies between</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// instructions.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// An instruction is moved to the ReadySet when all register operands become</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// available, and all memory dependencies are met.  Instructions that are</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// moved from the PendingSet to the ReadySet must transition to the &#39;IS_READY&#39;</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// stage.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// On every cycle, the Scheduler checks if it can promote instructions from the</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// PendingSet to the ReadySet.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// An Instruction is moved from the ReadySet to the `IssuedSet` when it starts</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// exection. This event also causes an instruction state transition (i.e. from</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// state IS_READY, to state IS_EXECUTING). An Instruction leaves the IssuedSet</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// only when it reaches the write-back stage.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  std::vector&lt;InstRef&gt; WaitSet;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  std::vector&lt;InstRef&gt; PendingSet;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  std::vector&lt;InstRef&gt; ReadySet;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  std::vector&lt;InstRef&gt; IssuedSet;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// A mask of busy resource units. It defaults to the empty set (i.e. a zero</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// mask), and it is cleared at the beginning of every cycle.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// It is updated every time the scheduler fails to issue an instruction from</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// the ready set due to unavailable pipeline resources.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// Each bit of the mask represents an unavailable resource.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> BusyResourceUnits;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// Counts the number of instructions in the pending set that were dispatched</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// during this cycle.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">unsigned</span> NumDispatchedToThePendingSet;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// True if the previous pipeline Stage was unable to dispatch a full group of</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// opcodes because scheduler buffers (or LS queues) were unavailable.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">bool</span> HadTokenStall;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// Verify the given selection strategy and set the Strategy member</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// accordingly.  If no strategy is provided, the DefaultSchedulerStrategy is</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// used.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> initializeStrategy(std::unique_ptr&lt;SchedulerStrategy&gt; <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// Issue an instruction without updating the ready queue.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> issueInstructionImpl(</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;ResourceRef, ResourceCycles&gt;&gt; &amp;Pipes);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// Identify instructions that have finished executing, and remove them from</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// the IssuedSet. References to executed instructions are added to input</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// vector &#39;Executed&#39;.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordtype">void</span> updateIssuedSet(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Executed);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// Try to promote instructions from the PendingSet to the ReadySet.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// Add promoted instructions to the &#39;Ready&#39; vector in input.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// Returns true if at least one instruction was promoted.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">bool</span> promoteToReadySet(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Ready);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// Try to promote instructions from the WaitSet to the PendingSet.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// Add promoted instructions to the &#39;Pending&#39; vector in input.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Returns true if at least one instruction was promoted.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">bool</span> promoteToPendingSet(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Pending);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#ae42ebb9684748fdf5df711463c869c0a">  157</a></span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ae42ebb9684748fdf5df711463c869c0a">Scheduler</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Model</a>, <a class="code" href="classllvm_1_1mca_1_1LSUnitBase.html">LSUnitBase</a> &amp;Lsu)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      : <a class="code" href="classllvm_1_1mca_1_1Scheduler.html">Scheduler</a>(<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Model</a>, Lsu, nullptr) {}</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#aa6d565e1a69b6c026f59da8f5b610d17">  160</a></span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#aa6d565e1a69b6c026f59da8f5b610d17">Scheduler</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Model</a>, <a class="code" href="classllvm_1_1mca_1_1LSUnitBase.html">LSUnitBase</a> &amp;Lsu,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            std::unique_ptr&lt;SchedulerStrategy&gt; SelectStrategy)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      : <a class="code" href="classllvm_1_1mca_1_1Scheduler.html">Scheduler</a>(<a class="code" href="namespacestd.html">std</a>::make_unique&lt;<a class="code" href="classllvm_1_1mca_1_1ResourceManager.html">ResourceManager</a>&gt;(<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Model</a>), Lsu,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                  <a class="code" href="namespacestd.html">std</a>::<a class="code" href="namespacellvm.html#abfc9c7ecf70f66901e439f7c04ef3dbb">move</a>(SelectStrategy)) {}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a4902b46730048e0d34c9e7056dbcda86">  165</a></span>&#160;  <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a4902b46730048e0d34c9e7056dbcda86">Scheduler</a>(std::unique_ptr&lt;ResourceManager&gt; <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>, <a class="code" href="classllvm_1_1mca_1_1LSUnitBase.html">LSUnitBase</a> &amp;Lsu,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            std::unique_ptr&lt;SchedulerStrategy&gt; SelectStrategy)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      : LSU(Lsu), Resources(<a class="code" href="namespacestd.html">std</a>::<a class="code" href="namespacellvm.html#abfc9c7ecf70f66901e439f7c04ef3dbb">move</a>(<a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>)), BusyResourceUnits(0),</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        NumDispatchedToThePendingSet(0), HadTokenStall(<a class="code" href="namespacefalse.html">false</a>) {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    initializeStrategy(<a class="code" href="lib_2Target_2ARM_2README_8txt.html#ad3a99906764c35b2694ae90fa57744a5">std::move</a>(SelectStrategy));</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// Stalls generated by the scheduler.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">  173</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="structStatus.html">Status</a> {</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7">  174</a></span>&#160;    <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7">SC_AVAILABLE</a>,</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9">  175</a></span>&#160;    <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9">SC_LOAD_QUEUE_FULL</a>,</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962">  176</a></span>&#160;    <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962">SC_STORE_QUEUE_FULL</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add">  177</a></span>&#160;    <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add">SC_BUFFERS_FULL</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3">  178</a></span>&#160;    <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3">SC_DISPATCH_GROUP_STALL</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  };</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// Check if the instruction in &#39;IR&#39; can be dispatched during this cycle.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// Return SC_AVAILABLE if both scheduler and LS resources are available.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// This method is also responsible for setting field HadTokenStall if</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// IR cannot be dispatched to the Scheduler due to unavailable resources.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span>  <a class="code" href="structStatus.html">Status</a> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a5edfbe268d597c17c00c74ccc1cf59c4">isAvailable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// Reserves buffer and LSUnit queue resources that are necessary to issue</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// this instruction.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// Returns true if instruction IR is ready to be issued to the underlying</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// pipelines. Note that this operation cannot fail; it assumes that a</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// previous call to method `isAvailable(IR)` returned `SC_AVAILABLE`.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// If IR is a memory operation, then the Scheduler queries the LS unit to</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// obtain a LS token. An LS token is used internally to track memory</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// dependencies.</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ab72375182cfa0b8e37b997b861e35208">dispatch</a>(<a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// Issue an instruction and populates a vector of used pipeline resources,</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// and a vector of instructions that transitioned to the ready state as a</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// result of this event.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ac4f7c557942e93f121b7038ef010d28e">issueInstruction</a>(</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;ResourceRef, ResourceCycles&gt;&gt; &amp;Used,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Pending,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Ready);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// Returns true if IR has to be issued immediately, or if IR is a zero</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// latency instruction.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ab8e4d85b5f90fc2efe108d87e78e9a87">mustIssueImmediately</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// This routine notifies the Scheduler that a new cycle just started.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// It notifies the underlying ResourceManager that a new cycle just started.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// Vector `Freed` is populated with resourceRef related to resources that</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// have changed in state, and that are now available to new instructions.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// Instructions executed are added to vector Executed, while vector Ready is</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// populated with instructions that have become ready in this new cycle.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// Vector Pending is popluated by instructions that have transitioned through</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// the pending stat during this cycle. The Pending and Ready sets may not be</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// disjoint. An instruction is allowed to transition from the WAIT state to</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// the READY state (going through the PENDING state) within a single cycle.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// That means, instructions may appear in both the Pending and Ready set.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ab88715985e19d51a306fb8be0cf857f3">cycleEvent</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ResourceRef&gt;</a> &amp;Freed,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Executed,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Pending,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Ready);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// Convert a resource mask into a valid llvm processor resource identifier.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// Only the most significant bit of the Mask is used by this method to</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// identify the processor resource.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#a06f0458c240c7f93993b487406362dd4">  234</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a06f0458c240c7f93993b487406362dd4">getResourceID</a>(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">return</span> Resources-&gt;resolveResourceMask(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// Select the next instruction to issue from the ReadySet. Returns an invalid</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// instruction reference if there are no ready instructions, or if processor</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// resources are not available.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a0113fd8e2f25ac69b90b9ac8ded672f6">select</a>();</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#acca87ed9660ca7a49875aef56eec7300">  243</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#acca87ed9660ca7a49875aef56eec7300">isReadySetEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ReadySet.empty(); }</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#afa3f9288bed373eeec8105217c9bfd4e">  244</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#afa3f9288bed373eeec8105217c9bfd4e">isWaitSetEmpty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> WaitSet.empty(); }</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// This method is called by the ExecuteStage at the end of each cycle to</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// identify bottlenecks caused by data dependencies. Vector RegDeps is</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// populated by instructions that were not issued because of unsolved</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// register dependencies.  Vector MemDeps is populated by instructions that</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// were not issued because of unsolved memory dependencies.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#a9651d447561aa0aea1b3171eee94152c">analyzeDataDependencies</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;RegDeps,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;MemDeps);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// Returns a mask of busy resources, and populates vector Insts with</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// instructions that could not be issued to the underlying pipelines because</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// not all pipeline resources were available.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span>  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#abc287c6713c7cc1096138c314440b5c9">analyzeResourcePressure</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Insts);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// Returns true if the dispatch logic couldn&#39;t dispatch a full group due to</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="comment">// unavailable scheduler and/or LS resources.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#af9e624cddbeb545e5eded5202948ec34">  261</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#af9e624cddbeb545e5eded5202948ec34">hadTokenStall</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HadTokenStall; }</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// Update the ready queues.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ad3b463eb7a35c82d80ad92090f8d7a13">dump</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// This routine performs a basic correctness check.  This routine should only</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// be called when we know that &#39;IR&#39; is not in the scheduler&#39;s instruction</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// queues.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1Scheduler.html#ae2e95803b97c6de37b0d99d390102494">  270</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1Scheduler.html#ae2e95803b97c6de37b0d99d390102494">instructionCheck</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(WaitSet, <a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) &amp;&amp; <span class="stringliteral">&quot;Already in the wait set!&quot;</span>);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(ReadySet, <a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) &amp;&amp; <span class="stringliteral">&quot;Already in the ready set!&quot;</span>);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(IssuedSet, <a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) &amp;&amp; <span class="stringliteral">&quot;Already executing!&quot;</span>);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#endif // !NDEBUG</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;};</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;} <span class="comment">// namespace mca</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#endif // LLVM_MCA_HARDWAREUNITS_SCHEDULER_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html">llvm::mca::Scheduler</a></div><div class="ttdoc">Class Scheduler is responsible for issuing instructions to pipeline resources.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00070">Scheduler.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ab72375182cfa0b8e37b997b861e35208"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ab72375182cfa0b8e37b997b861e35208">llvm::mca::Scheduler::dispatch</a></div><div class="ttdeci">bool dispatch(InstRef &amp;IR)</div><div class="ttdoc">Reserves buffer and LSUnit queue resources that are necessary to issue this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00300">Scheduler.cpp:300</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a9651d447561aa0aea1b3171eee94152c"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a9651d447561aa0aea1b3171eee94152c">llvm::mca::Scheduler::analyzeDataDependencies</a></div><div class="ttdeci">void analyzeDataDependencies(SmallVectorImpl&lt; InstRef &gt; &amp;RegDeps, SmallVectorImpl&lt; InstRef &gt; &amp;MemDeps)</div><div class="ttdoc">This method is called by the ExecuteStage at the end of each cycle to identify bottlenecks caused by ...</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00248">Scheduler.cpp:248</a></div></div>
<div class="ttc" id="aResourceManager_8h_html"><div class="ttname"><a href="ResourceManager_8h.html">ResourceManager.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1DefaultSchedulerStrategy_html"><div class="ttname"><a href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html">llvm::mca::DefaultSchedulerStrategy</a></div><div class="ttdoc">Default instruction selection strategy used by class Scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00040">Scheduler.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1ResourceManager_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ResourceManager.html">llvm::mca::ResourceManager</a></div><div class="ttdoc">A resource manager for processor resource units and groups.</div><div class="ttdef"><b>Definition:</b> <a href="ResourceManager_8h_source.html#l00311">ResourceManager.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a4902b46730048e0d34c9e7056dbcda86"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a4902b46730048e0d34c9e7056dbcda86">llvm::mca::Scheduler::Scheduler</a></div><div class="ttdeci">Scheduler(std::unique_ptr&lt; ResourceManager &gt; RM, LSUnitBase &amp;Lsu, std::unique_ptr&lt; SchedulerStrategy &gt; SelectStrategy)</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00165">Scheduler.h:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_aa6d565e1a69b6c026f59da8f5b610d17"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#aa6d565e1a69b6c026f59da8f5b610d17">llvm::mca::Scheduler::Scheduler</a></div><div class="ttdeci">Scheduler(const MCSchedModel &amp;Model, LSUnitBase &amp;Lsu, std::unique_ptr&lt; SchedulerStrategy &gt; SelectStrategy)</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00160">Scheduler.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ae2e95803b97c6de37b0d99d390102494"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ae2e95803b97c6de37b0d99d390102494">llvm::mca::Scheduler::instructionCheck</a></div><div class="ttdeci">void instructionCheck(const InstRef &amp;IR) const</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00270">Scheduler.h:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1SchedulerStrategy_html"><div class="ttname"><a href="classllvm_1_1mca_1_1SchedulerStrategy.html">llvm::mca::SchedulerStrategy</a></div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00027">Scheduler.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a06f0458c240c7f93993b487406362dd4"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a06f0458c240c7f93993b487406362dd4">llvm::mca::Scheduler::getResourceID</a></div><div class="ttdeci">unsigned getResourceID(uint64_t Mask) const</div><div class="ttdoc">Convert a resource mask into a valid llvm processor resource identifier.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00234">Scheduler.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1InstRef_html_a5a0cd67f206af8d9232f102d40eb819c"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html#a5a0cd67f206af8d9232f102d40eb819c">llvm::mca::InstRef::getInstruction</a></div><div class="ttdeci">Instruction * getInstruction()</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00734">Instruction.h:734</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1DefaultSchedulerStrategy_html_a1dfa6c25f7e6c7e95de65ae39754ab84"><div class="ttname"><a href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a1dfa6c25f7e6c7e95de65ae39754ab84">llvm::mca::DefaultSchedulerStrategy::DefaultSchedulerStrategy</a></div><div class="ttdeci">DefaultSchedulerStrategy()=default</div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add">llvm::mca::Scheduler::SC_BUFFERS_FULL</a></div><div class="ttdeci">@ SC_BUFFERS_FULL</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00177">Scheduler.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1InstRef_html_a8e78d8ab932fbc4550b2f7c96c585d49"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html#a8e78d8ab932fbc4550b2f7c96c585d49">llvm::mca::InstRef::getSourceIndex</a></div><div class="ttdeci">unsigned getSourceIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00733">Instruction.h:733</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1LSUnitBase_html"><div class="ttname"><a href="classllvm_1_1mca_1_1LSUnitBase.html">llvm::mca::LSUnitBase</a></div><div class="ttdoc">Abstract base interface for LS (load/store) units in llvm-mca.</div><div class="ttdef"><b>Definition:</b> <a href="LSUnit_8h_source.html#l00193">LSUnit.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ab8e4d85b5f90fc2efe108d87e78e9a87"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ab8e4d85b5f90fc2efe108d87e78e9a87">llvm::mca::Scheduler::mustIssueImmediately</a></div><div class="ttdeci">bool mustIssueImmediately(const InstRef &amp;IR) const</div><div class="ttdoc">Returns true if IR has to be issued immediately, or if IR is a zero latency instruction.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00290">Scheduler.cpp:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_abc287c6713c7cc1096138c314440b5c9"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#abc287c6713c7cc1096138c314440b5c9">llvm::mca::Scheduler::analyzeResourcePressure</a></div><div class="ttdeci">uint64_t analyzeResourcePressure(SmallVectorImpl&lt; InstRef &gt; &amp;Insts)</div><div class="ttdoc">Returns a mask of busy resources, and populates vector Insts with instructions that could not be issu...</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00243">Scheduler.cpp:243</a></div></div>
<div class="ttc" id="aLint_8cpp_html_a7fb3c9caadeb0f7fe4828d380158d0f9"><div class="ttname"><a href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a></div><div class="ttdeci">Statically lint checks LLVM IR</div><div class="ttdef"><b>Definition:</b> <a href="Lint_8cpp_source.html#l00746">Lint.cpp:746</a></div></div>
<div class="ttc" id="aLSUnit_8h_html"><div class="ttname"><a href="LSUnit_8h.html">LSUnit.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7">llvm::mca::Scheduler::SC_AVAILABLE</a></div><div class="ttdeci">@ SC_AVAILABLE</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00174">Scheduler.h:174</a></div></div>
<div class="ttc" id="aHardwareUnit_8h_html"><div class="ttname"><a href="HardwareUnit_8h.html">HardwareUnit.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1InstructionBase_html_ae228cbc89b7a5e1dbaba01b783ca3767"><div class="ttname"><a href="classllvm_1_1mca_1_1InstructionBase.html#ae228cbc89b7a5e1dbaba01b783ca3767">llvm::mca::InstructionBase::getNumUsers</a></div><div class="ttdeci">unsigned getNumUsers() const</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00567">Instruction.h:567</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aMCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_af9e624cddbeb545e5eded5202948ec34"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#af9e624cddbeb545e5eded5202948ec34">llvm::mca::Scheduler::hadTokenStall</a></div><div class="ttdeci">bool hadTokenStall() const</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00261">Scheduler.h:261</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_ad3a99906764c35b2694ae90fa57744a5"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#ad3a99906764c35b2694ae90fa57744a5">move</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional move</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00546">README.txt:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_afa3f9288bed373eeec8105217c9bfd4e"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#afa3f9288bed373eeec8105217c9bfd4e">llvm::mca::Scheduler::isWaitSetEmpty</a></div><div class="ttdeci">bool isWaitSetEmpty() const</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00244">Scheduler.h:244</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01869">STLExtras.h:1869</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="anamespacellvm_html_abfc9c7ecf70f66901e439f7c04ef3dbb"><div class="ttname"><a href="namespacellvm.html#abfc9c7ecf70f66901e439f7c04ef3dbb">llvm::move</a></div><div class="ttdeci">OutputIt move(R &amp;&amp;Range, OutputIt Out)</div><div class="ttdoc">Provide wrappers to std::move which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01862">STLExtras.h:1862</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ad3b463eb7a35c82d80ad92090f8d7a13"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ad3b463eb7a35c82d80ad92090f8d7a13">llvm::mca::Scheduler::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00032">Scheduler.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1InstRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html">llvm::mca::InstRef</a></div><div class="ttdoc">An InstRef contains both a SourceMgr index and Instruction pair.</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00720">Instruction.h:720</a></div></div>
<div class="ttc" id="astructStatus_html"><div class="ttname"><a href="structStatus.html">Status</a></div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegister_8cpp_source.html#l00029">SIModeRegister.cpp:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">llvm::AArch64::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00499">AArch64ISelLowering.h:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ac4f7c557942e93f121b7038ef010d28e"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ac4f7c557942e93f121b7038ef010d28e">llvm::mca::Scheduler::issueInstruction</a></div><div class="ttdeci">void issueInstruction(InstRef &amp;IR, SmallVectorImpl&lt; std::pair&lt; ResourceRef, ResourceCycles &gt;&gt; &amp;Used, SmallVectorImpl&lt; InstRef &gt; &amp;Pending, SmallVectorImpl&lt; InstRef &gt; &amp;Ready)</div><div class="ttdoc">Issue an instruction and populates a vector of used pipeline resources, and a vector of instructions ...</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00099">Scheduler.cpp:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1DefaultSchedulerStrategy_html_a3f829e545bc1ac99b664a81f064eadc3"><div class="ttname"><a href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a3f829e545bc1ac99b664a81f064eadc3">llvm::mca::DefaultSchedulerStrategy::compare</a></div><div class="ttdeci">bool compare(const InstRef &amp;Lhs, const InstRef &amp;Rhs) const override</div><div class="ttdoc">Returns true if Lhs should take priority over Rhs.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00051">Scheduler.h:51</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3">llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL</a></div><div class="ttdeci">@ SC_DISPATCH_GROUP_STALL</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00178">Scheduler.h:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a5edfbe268d597c17c00c74ccc1cf59c4"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a5edfbe268d597c17c00c74ccc1cf59c4">llvm::mca::Scheduler::isAvailable</a></div><div class="ttdeci">Status isAvailable(const InstRef &amp;IR)</div><div class="ttdoc">Check if the instruction in 'IR' can be dispatched during this cycle.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00040">Scheduler.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9">llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL</a></div><div class="ttdeci">@ SC_LOAD_QUEUE_FULL</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00175">Scheduler.h:175</a></div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00851">BitVector.h:851</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1HardwareUnit_html"><div class="ttname"><a href="classllvm_1_1mca_1_1HardwareUnit.html">llvm::mca::HardwareUnit</a></div><div class="ttdef"><b>Definition:</b> <a href="HardwareUnit_8h_source.html#l00021">HardwareUnit.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a0113fd8e2f25ac69b90b9ac8ded672f6"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a0113fd8e2f25ac69b90b9ac8ded672f6">llvm::mca::Scheduler::select</a></div><div class="ttdeci">InstRef select()</div><div class="ttdoc">Select the next instruction to issue from the ReadySet.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00192">Scheduler.cpp:192</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ae42ebb9684748fdf5df711463c869c0a"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ae42ebb9684748fdf5df711463c869c0a">llvm::mca::Scheduler::Scheduler</a></div><div class="ttdeci">Scheduler(const MCSchedModel &amp;Model, LSUnitBase &amp;Lsu)</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00157">Scheduler.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1SchedulerStrategy_html_a60aa250d594ed7337db0aaa09e6f8258"><div class="ttname"><a href="classllvm_1_1mca_1_1SchedulerStrategy.html#a60aa250d594ed7337db0aaa09e6f8258">llvm::mca::SchedulerStrategy::SchedulerStrategy</a></div><div class="ttdeci">SchedulerStrategy()=default</div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962">llvm::mca::Scheduler::SC_STORE_QUEUE_FULL</a></div><div class="ttdeci">@ SC_STORE_QUEUE_FULL</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00176">Scheduler.h:176</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1DefaultSchedulerStrategy_html_a0ae4d342227e88514bb2e9aa7395143b"><div class="ttname"><a href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#a0ae4d342227e88514bb2e9aa7395143b">llvm::mca::DefaultSchedulerStrategy::~DefaultSchedulerStrategy</a></div><div class="ttdeci">virtual ~DefaultSchedulerStrategy()</div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1SchedulerStrategy_html_a9a30886948f0f77325bd87348c9be953"><div class="ttname"><a href="classllvm_1_1mca_1_1SchedulerStrategy.html#a9a30886948f0f77325bd87348c9be953">llvm::mca::SchedulerStrategy::compare</a></div><div class="ttdeci">virtual bool compare(const InstRef &amp;Lhs, const InstRef &amp;Rhs) const =0</div><div class="ttdoc">Returns true if Lhs should take priority over Rhs.</div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1SchedulerStrategy_html_a8be8560b79d129cbf85de4fa2525c020"><div class="ttname"><a href="classllvm_1_1mca_1_1SchedulerStrategy.html#a8be8560b79d129cbf85de4fa2525c020">llvm::mca::SchedulerStrategy::~SchedulerStrategy</a></div><div class="ttdeci">virtual ~SchedulerStrategy()</div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aMCA_2Support_8h_html"><div class="ttname"><a href="MCA_2Support_8h.html">Support.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_ab88715985e19d51a306fb8be0cf857f3"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#ab88715985e19d51a306fb8be0cf857f3">llvm::mca::Scheduler::cycleEvent</a></div><div class="ttdeci">void cycleEvent(SmallVectorImpl&lt; ResourceRef &gt; &amp;Freed, SmallVectorImpl&lt; InstRef &gt; &amp;Executed, SmallVectorImpl&lt; InstRef &gt; &amp;Pending, SmallVectorImpl&lt; InstRef &gt; &amp;Ready)</div><div class="ttdoc">This routine notifies the Scheduler that a new cycle just started.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00264">Scheduler.cpp:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_acca87ed9660ca7a49875aef56eec7300"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#acca87ed9660ca7a49875aef56eec7300">llvm::mca::Scheduler::isReadySetEmpty</a></div><div class="ttdeci">bool isReadySetEmpty() const</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8h_source.html#l00243">Scheduler.h:243</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:45:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
