module SE(
	input Gra, Grb, Grc, Rin, Rout, BAout,
	input [31:0] CSign,
	input [31:0]IR,
	output [16:0]in, out
);
reg [3:0]a, b, c, decode;
always @ (IR, Gra, Grb, Grc) begin
	a <= ; b <= 16'b0; c <= 16'b0;
	if (a) decode <= a;
	else if (b) decode <= b;
	else if (c) decode <= c;
	case (decode)
		0:
		1:
		2:
		3:
		4:
		5:
		6:
		7:
		8:
		9:
		10:
		11:
		12:
		13:
		14:
		15: