// Seed: 809448125
module module_0 (
    input  wire id_0,
    output wor  id_1
);
  timeunit 1ps / 1ps;
  assign id_1 = id_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd24,
    parameter id_4  = 32'd15
) (
    output tri id_0,
    input tri id_1,
    output tri0 id_2
    , id_8,
    input wire id_3,
    input supply1 _id_4,
    output uwire id_5
    , id_9,
    input supply1 id_6
);
  wire  id_10;
  uwire id_11;
  assign id_11 = id_4 ? id_9 : -1 & 1 + {-1} * id_3;
  assign id_9  = 1;
  assign id_10 = id_11;
  assign id_9  = id_9;
  logic [1 : -1] id_12;
  logic id_13 = -1;
  wire id_14, _id_15, id_16;
  tri1 [id_15  &  -1 : id_4] id_17, id_18, id_19, id_20, id_21;
  assign id_19 = id_10;
  assign id_19 = -1 == id_8;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  id_22(
      id_13
  );
endmodule
