EBUSY,VAR_0
EINVAL,VAR_1
MLX5_FPGA_SHELL_QP_PACKET_TYPE_DDR_READ,VAR_2
MLX5_FPGA_SHELL_QP_PACKET_TYPE_DDR_WRITE,VAR_3
MLX5_FPGA_WRITE,VAR_4
MLX5_SET,FUNC_0
MLX5_SET64,FUNC_1
TRANS_STATE_SEND,VAR_5
address,VAR_6
alloc_tid,FUNC_2
fpga_shell_qp_packet,VAR_7
free_tid,FUNC_3
len,VAR_8
memset,FUNC_4
mlx5_fpga_conn_send,FUNC_5
mlx5_fpga_warn,FUNC_6
tid,VAR_9
trans_send_complete,VAR_10
trans_validate,FUNC_7
type,VAR_11
mlx5_fpga_trans_exec,FUNC_8
trans,VAR_12
conn,VAR_13
trans_priv,VAR_14
header,VAR_15
err,VAR_16
