// Seed: 796172188
module module_0 (
    output tri0 id_0
    , id_13,
    output wor id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7,
    input supply0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri1 id_11
);
endmodule
module module_1 #(
    parameter id_14 = 32'd18,
    parameter id_2  = 32'd38,
    parameter id_9  = 32'd25
) (
    input tri0 id_0,
    output tri1 id_1,
    input tri1 _id_2,
    input tri id_3,
    input tri id_4[id_2 : -1],
    output logic id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    input wand _id_9,
    input wand id_10,
    input supply0 id_11
);
  module_0 modCall_1 (
      id_1,
      id_8,
      id_4,
      id_6,
      id_8,
      id_0,
      id_1,
      id_10,
      id_10,
      id_1,
      id_7,
      id_11
  );
  assign id_8 = id_7;
  always
    if (-1) begin : LABEL_0
      $unsigned(66);
      ;
    end else id_5 <= -1;
  logic id_13, _id_14 = id_9;
  assign id_13 = -1;
  logic [id_9 : -1 'b0] id_15;
  ;
  wire id_16;
  wire [id_2 : -1  ==  id_14  ?  -1 : -1 'd0 ===  -1] id_17;
  logic id_18;
  ;
endmodule
