{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "Pgp3GtyUsIpFec",
    "component_reference": "xilinx.com:ip:ieee802d3_25g_rs_fec:1.0",
    "ip_revision": "32",
    "gen_directory": "../../../../XilinxVariumC1100Pgp4_25Gbps_project.gen/sources_1/ip/Pgp3GtyUsIpFec",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "Pgp3GtyUsIpFec", "resolve_type": "user", "usage": "all" } ],
        "AXI_lite": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Low_Latency": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "FEC_only": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "ECC_on_BRAM": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "TX_Frame_Length": [ { "value": "81920", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "RX_Frame_Length": [ { "value": "81920", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TX_IEEE_Marker_ID0": [ { "value": "0xC16821333E97DECC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "TX_IEEE_Marker_ID1": [ { "value": "0xF0C4E6330F3B19CC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "TX_IEEE_Marker_ID2": [ { "value": "0xC5659B333A9A64CC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "TX_IEEE_Marker_ID3": [ { "value": "0xA2793D335D86C2CC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "RX_IEEE_Marker_ID0": [ { "value": "0xC16821333E97DECC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "RX_IEEE_Marker_ID1": [ { "value": "0xF0C4E6330F3B19CC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "RX_IEEE_Marker_ID2": [ { "value": "0xC5659B333A9A64CC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "RX_IEEE_Marker_ID3": [ { "value": "0xA2793D335D86C2CC", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "Exdes_BER_Test": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "rxtx_enable": [ { "value": "rx_and_tx", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "C_TX_ENABLE": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_RX_ENABLE": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ]
      },
      "model_parameters": {
        "C_ELABORATION_DIR": [ { "value": "./", "resolve_type": "generated", "usage": "all" } ],
        "C_XDEVICEFAMILY": [ { "value": "virtexuplusHBM", "resolve_type": "generated", "usage": "all" } ],
        "C_AXI_LITE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ECC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_FEC_ONLY": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_LOW_LATENCY": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_CTL_TX_VL_LENGTH": [ { "value": "81920", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_CTL_RX_VL_LENGTH": [ { "value": "81920", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_CTL_IEEE_TX_VL_MARKER_ID0": [ { "value": "0xC16821333E97DECC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_TX_VL_MARKER_ID1": [ { "value": "0xF0C4E6330F3B19CC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_TX_VL_MARKER_ID2": [ { "value": "0xC5659B333A9A64CC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_TX_VL_MARKER_ID3": [ { "value": "0xA2793D335D86C2CC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_RX_VL_MARKER_ID0": [ { "value": "0xC16821333E97DECC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_RX_VL_MARKER_ID1": [ { "value": "0xF0C4E6330F3B19CC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_RX_VL_MARKER_ID2": [ { "value": "0xC5659B333A9A64CC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_CTL_IEEE_RX_VL_MARKER_ID3": [ { "value": "0xA2793D335D86C2CC", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_TX_ENABLE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_RX_ENABLE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "virtexuplusHBM" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:au55n:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcu55n" } ],
        "PACKAGE": [ { "value": "fsvh2892" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2L" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "32" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../XilinxVariumC1100Pgp4_25Gbps_project.gen/sources_1/ip/Pgp3GtyUsIpFec" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2025.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "tx_clk": [ { "direction": "in" } ],
        "tx_resetn": [ { "direction": "in" } ],
        "rx_clk": [ { "direction": "in" } ],
        "rx_resetn": [ { "direction": "in" } ],
        "consortium_25g": [ { "direction": "in", "driver_value": "0" } ],
        "tx_pcs_data": [ { "direction": "in", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "rx_pcs_data": [ { "direction": "out", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "rx_serdes_data": [ { "direction": "in", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "tx_serdes_data": [ { "direction": "out", "size_left": "65", "size_right": "0", "driver_value": "0" } ],
        "tx_cwm_flag": [ { "direction": "in", "driver_value": "0" } ],
        "rx_cwm_flag": [ { "direction": "out", "driver_value": "0" } ],
        "fec_bypass_correction_enable": [ { "direction": "in", "driver_value": "0" } ],
        "fec_bypass_indication_enable": [ { "direction": "in", "driver_value": "0" } ],
        "fec_enable": [ { "direction": "in", "driver_value": "0" } ],
        "fec_ieee_error_indication_enable": [ { "direction": "in", "driver_value": "0" } ],
        "rx_hi_ser": [ { "direction": "out", "driver_value": "0" } ],
        "rx_corrected_cw_inc": [ { "direction": "out", "driver_value": "0" } ],
        "rx_uncorrected_cw_inc": [ { "direction": "out", "driver_value": "0" } ],
        "rx_cw_inc": [ { "direction": "out", "driver_value": "0" } ],
        "rx_symbol_error_count_inc": [ { "direction": "out", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "tx_align_status": [ { "direction": "out", "driver_value": "0" } ],
        "rx_align_status": [ { "direction": "out", "driver_value": "0" } ],
        "rx_ts_1588_in": [ { "direction": "in", "size_left": "79", "size_right": "0", "driver_value": "0" } ],
        "rx_ts_1588_out": [ { "direction": "out", "size_left": "79", "size_right": "0", "driver_value": "0" } ]
      },
      "interfaces": {
        "aclk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "aresetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "390625000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "tx_clk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "tx_resetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "390625000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "tx_clk" } ]
          }
        },
        "rx_clk_intf": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "rx_resetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "390625000", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rx_clk" } ]
          }
        },
        "aresetn_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          }
        },
        "tx_resetn_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "tx_resetn" } ]
          }
        },
        "rx_resetn_intf": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rx_resetn" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI": {
          "description": "S_AXI memory map",
          "address_blocks": {
            "CNTRL": {
              "base_address": "0",
              "range": "128",
              "usage": "register",
              "access": "read-write"
            }
          }
        }
      }
    }
  }
}