-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn_dense_layer_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    output_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_0_ap_vld : OUT STD_LOGIC;
    output_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_1_ap_vld : OUT STD_LOGIC;
    output_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_2_ap_vld : OUT STD_LOGIC;
    output_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_3_ap_vld : OUT STD_LOGIC;
    output_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_4_ap_vld : OUT STD_LOGIC;
    output_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_5_ap_vld : OUT STD_LOGIC;
    output_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_6_ap_vld : OUT STD_LOGIC;
    output_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_7_ap_vld : OUT STD_LOGIC;
    output_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_8_ap_vld : OUT STD_LOGIC;
    output_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_9_ap_vld : OUT STD_LOGIC );
end;


architecture behav of bnn_dense_layer_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln37_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal golden_w3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal golden_w3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal golden_w3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal golden_w3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln18_fu_373_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_reg_4085 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_1_fu_377_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_1_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_1_reg_4097 : STD_LOGIC_VECTOR (3 downto 0);
    signal n_1_reg_4097_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_6_fu_3366_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_6_reg_4115 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_13_fu_3432_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_13_reg_4120 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_21_fu_3498_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_21_reg_4125 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_28_fu_3564_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_28_reg_4130 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_37_fu_3630_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_37_reg_4135 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_44_fu_3696_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_44_reg_4140 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_52_fu_3762_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_52_reg_4145 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_59_fu_3828_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_59_reg_4150 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln47_fu_409_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln47_1_fu_422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_262 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln37_fu_395_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln64_63_fu_3932_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal golden_w3_ce1_local : STD_LOGIC;
    signal golden_w3_ce0_local : STD_LOGIC;
    signal tmp_fu_401_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln_fu_414_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal bit_sel2_fu_436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_31_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_3_fu_449_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal bit_sel3_fu_460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bit_sel5_fu_484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_62_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_5_fu_497_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal bit_sel6_fu_512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_63_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_7_fu_525_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal bit_sel8_fu_540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_64_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_9_fu_553_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal bit_sel9_fu_568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_65_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_11_fu_581_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal bit_sel11_fu_596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_66_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_13_fu_609_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bit_sel12_fu_624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_67_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_15_fu_637_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal bit_sel14_fu_652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_68_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_17_fu_665_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal bit_sel15_fu_680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_69_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_19_fu_693_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bit_sel17_fu_708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_70_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_21_fu_721_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bit_sel18_fu_736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_71_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_23_fu_749_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bit_sel20_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_72_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_25_fu_777_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal bit_sel21_fu_792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_73_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_27_fu_805_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bit_sel23_fu_820_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_74_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_29_fu_833_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal bit_sel24_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_75_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_31_fu_861_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bit_sel26_fu_876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_76_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_33_fu_889_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bit_sel27_fu_904_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_77_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_35_fu_917_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bit_sel29_fu_932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_78_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_37_fu_945_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal bit_sel30_fu_960_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_79_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_39_fu_973_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal bit_sel32_fu_988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_80_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_41_fu_1001_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal bit_sel33_fu_1016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_81_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_43_fu_1029_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal bit_sel35_fu_1044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_82_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_45_fu_1057_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal bit_sel36_fu_1072_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_83_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_47_fu_1085_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bit_sel38_fu_1100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_84_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_49_fu_1113_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal bit_sel39_fu_1128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_85_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_51_fu_1141_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal bit_sel41_fu_1156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_86_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_53_fu_1169_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal bit_sel42_fu_1184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_87_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_55_fu_1197_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal bit_sel44_fu_1212_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_88_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_57_fu_1225_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bit_sel45_fu_1240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_89_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_59_fu_1253_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal bit_sel47_fu_1268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_90_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_61_fu_1281_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln_fu_452_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_62_fu_1292_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln18_29_fu_1284_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln18_60_fu_1264_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln18_28_fu_1256_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln18_58_fu_1236_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal xor_ln18_27_fu_1228_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln18_56_fu_1208_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal xor_ln18_26_fu_1200_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln18_54_fu_1180_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal xor_ln18_25_fu_1172_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln18_52_fu_1152_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln18_24_fu_1144_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln18_50_fu_1124_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln18_23_fu_1116_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln18_48_fu_1096_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln18_22_fu_1088_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln18_46_fu_1068_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln18_21_fu_1060_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln18_44_fu_1040_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln18_20_fu_1032_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln18_42_fu_1012_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal xor_ln18_19_fu_1004_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln18_40_fu_984_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal xor_ln18_18_fu_976_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln18_38_fu_956_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln18_17_fu_948_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln18_36_fu_928_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln18_16_fu_920_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln18_34_fu_900_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln18_15_fu_892_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln18_32_fu_872_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln18_14_fu_864_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln18_30_fu_844_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln18_13_fu_836_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln18_28_fu_816_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln18_12_fu_808_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln18_26_fu_788_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln18_11_fu_780_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln18_24_fu_760_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln18_10_fu_752_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln18_22_fu_732_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln18_s_fu_724_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln18_20_fu_704_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln18_9_fu_696_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln18_18_fu_676_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln18_8_fu_668_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln18_16_fu_648_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln18_7_fu_640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln18_14_fu_620_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln18_6_fu_612_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln18_12_fu_592_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln18_5_fu_584_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln18_10_fu_564_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln18_4_fu_556_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln18_8_fu_536_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln18_3_fu_528_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_6_fu_508_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln18_2_fu_500_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln18_4_fu_480_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln18_1_fu_473_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bit_sel48_fu_1486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_92_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_64_fu_1499_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal bit_sel50_fu_1510_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_93_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bit_sel51_fu_1534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_94_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_66_fu_1547_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal bit_sel53_fu_1562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_95_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_68_fu_1575_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal bit_sel54_fu_1590_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_96_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_70_fu_1603_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal bit_sel56_fu_1618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_97_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_72_fu_1631_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal bit_sel57_fu_1646_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_98_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_74_fu_1659_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal bit_sel59_fu_1674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_99_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_76_fu_1687_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal bit_sel60_fu_1702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_100_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_78_fu_1715_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal bit_sel61_fu_1730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_101_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_80_fu_1743_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bit_sel58_fu_1758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_102_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_82_fu_1771_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal bit_sel55_fu_1786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_103_fu_1793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_84_fu_1799_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bit_sel52_fu_1814_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_104_fu_1821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_86_fu_1827_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal bit_sel49_fu_1842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_105_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_88_fu_1855_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bit_sel46_fu_1870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_106_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_90_fu_1883_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal bit_sel43_fu_1898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_107_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_92_fu_1911_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bit_sel40_fu_1926_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_108_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_94_fu_1939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bit_sel37_fu_1954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_109_fu_1961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_96_fu_1967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bit_sel34_fu_1982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_110_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_98_fu_1995_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal bit_sel31_fu_2010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_111_fu_2017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_100_fu_2023_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal bit_sel28_fu_2038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_112_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_102_fu_2051_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal bit_sel25_fu_2066_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_113_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_104_fu_2079_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal bit_sel22_fu_2094_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_114_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_106_fu_2107_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal bit_sel19_fu_2122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_115_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_108_fu_2135_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bit_sel16_fu_2150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_116_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_110_fu_2163_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal bit_sel13_fu_2178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_117_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_112_fu_2191_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal bit_sel10_fu_2206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_118_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_114_fu_2219_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal bit_sel7_fu_2234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_119_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_116_fu_2247_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal bit_sel4_fu_2262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_120_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_118_fu_2275_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bit_sel1_fu_2290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_121_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_120_fu_2303_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal bit_sel_fu_2318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_122_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_122_fu_2331_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln18_30_fu_1502_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_123_fu_2342_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln18_61_fu_2334_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln18_121_fu_2314_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln18_60_fu_2306_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln18_119_fu_2286_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal xor_ln18_59_fu_2278_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln18_117_fu_2258_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal xor_ln18_58_fu_2250_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln18_115_fu_2230_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal xor_ln18_57_fu_2222_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln18_113_fu_2202_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln18_56_fu_2194_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln18_111_fu_2174_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln18_55_fu_2166_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln18_109_fu_2146_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln18_54_fu_2138_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln18_107_fu_2118_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln18_53_fu_2110_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln18_105_fu_2090_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln18_52_fu_2082_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln18_103_fu_2062_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal xor_ln18_51_fu_2054_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln18_101_fu_2034_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal xor_ln18_50_fu_2026_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln18_99_fu_2006_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln18_49_fu_1998_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln18_97_fu_1978_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln18_48_fu_1970_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln18_95_fu_1950_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln18_47_fu_1942_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln18_93_fu_1922_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln18_46_fu_1914_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln18_91_fu_1894_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln18_45_fu_1886_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln18_89_fu_1866_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln18_44_fu_1858_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln18_87_fu_1838_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln18_43_fu_1830_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln18_85_fu_1810_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln18_42_fu_1802_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln18_83_fu_1782_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln18_41_fu_1774_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln18_81_fu_1754_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln18_40_fu_1746_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln18_79_fu_1726_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln18_39_fu_1718_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln18_77_fu_1698_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln18_38_fu_1690_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln18_75_fu_1670_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln18_37_fu_1662_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln18_73_fu_1642_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln18_36_fu_1634_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln18_71_fu_1614_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln18_35_fu_1606_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln18_69_fu_1586_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln18_34_fu_1578_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_67_fu_1558_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln18_33_fu_1550_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln18_65_fu_1530_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln18_32_fu_1523_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln18_2_fu_432_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln64_2_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln47_29_fu_1476_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln47_fu_1302_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln47_8_fu_1350_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln47_25_fu_1452_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln47_1_fu_1308_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln47_21_fu_1428_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln47_10_fu_1362_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal xor_ln47_6_fu_1338_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln47_2_fu_1314_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal xor_ln47_22_fu_1434_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln47_18_fu_1410_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln47_20_fu_1422_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln47_23_fu_1440_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln47_3_fu_1320_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal xor_ln47_26_fu_1458_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln47_24_fu_1446_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln47_13_fu_1380_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln47_9_fu_1356_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln47_7_fu_1344_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln47_4_fu_1326_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal xor_ln47_14_fu_1386_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln47_12_fu_1374_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln47_15_fu_1392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln47_19_fu_1416_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln47_16_fu_1398_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln47_11_fu_1368_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal xor_ln47_5_fu_1332_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln47_27_fu_1464_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln47_28_fu_1470_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln47_17_fu_1404_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln18_63_fu_1482_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln64_3_fu_2783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln47_59_fu_2526_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln47_30_fu_2352_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln47_38_fu_2400_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln47_55_fu_2502_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln47_31_fu_2358_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal xor_ln47_51_fu_2478_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln47_40_fu_2412_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal xor_ln47_36_fu_2388_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal xor_ln47_32_fu_2364_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal xor_ln47_52_fu_2484_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln47_48_fu_2460_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln47_50_fu_2472_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln47_53_fu_2490_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln47_33_fu_2370_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal xor_ln47_56_fu_2508_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln47_54_fu_2496_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln47_43_fu_2430_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln47_39_fu_2406_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal xor_ln47_37_fu_2394_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln47_34_fu_2376_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal xor_ln47_44_fu_2436_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln47_42_fu_2424_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln47_45_fu_2442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln47_49_fu_2466_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln47_46_fu_2448_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln47_41_fu_2418_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal xor_ln47_35_fu_2382_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal xor_ln47_57_fu_2514_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln47_58_fu_2520_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln47_47_fu_2454_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal xor_ln64_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xnor_result_fu_1296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_fu_3038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_2543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_2551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_2575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_2567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_2591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_2607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_2599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_2623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2615_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_2639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_2631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_2655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_2663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_2687_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_2679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_2703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_2695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_2719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_2711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_2735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_2727_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_2751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_2743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_2767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_2759_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_2775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln64_1_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xnor_result_1_fu_2346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_3174_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_2794_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_2810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_2802_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_2826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_2818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_2842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_2834_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_2858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_2850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2866_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_2906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_2938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2930_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_2946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2970_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_2962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_2986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_3002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2994_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_3018_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_3010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_3026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln64_124_fu_3046_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_fu_3034_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_fu_3306_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_1_fu_3050_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_2_fu_3054_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_1_fu_3316_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_63_fu_3322_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_62_fu_3312_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_2_fu_3326_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_3_fu_3058_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_4_fu_3062_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_3_fu_3336_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_5_fu_3066_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_6_fu_3070_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_4_fu_3346_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_66_fu_3352_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_65_fu_3342_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_5_fu_3356_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_67_fu_3362_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_64_fu_3332_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_7_fu_3074_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_8_fu_3078_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_7_fu_3372_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_9_fu_3082_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_10_fu_3086_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_8_fu_3382_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_70_fu_3388_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_69_fu_3378_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_9_fu_3392_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_11_fu_3090_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_12_fu_3094_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_10_fu_3402_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_13_fu_3098_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_14_fu_3102_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_11_fu_3412_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_73_fu_3418_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_72_fu_3408_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_12_fu_3422_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_74_fu_3428_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_71_fu_3398_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_15_fu_3106_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_16_fu_3110_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_15_fu_3438_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_17_fu_3114_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_18_fu_3118_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_16_fu_3448_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_78_fu_3454_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_77_fu_3444_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_17_fu_3458_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_19_fu_3122_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_20_fu_3126_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_18_fu_3468_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_21_fu_3130_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_22_fu_3134_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_19_fu_3478_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_81_fu_3484_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_80_fu_3474_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_20_fu_3488_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_82_fu_3494_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_79_fu_3464_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_23_fu_3138_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_24_fu_3142_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_22_fu_3504_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_25_fu_3146_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_26_fu_3150_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_23_fu_3514_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_85_fu_3520_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_84_fu_3510_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_24_fu_3524_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_27_fu_3154_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_28_fu_3158_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_25_fu_3534_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_29_fu_3162_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_30_fu_3166_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_26_fu_3544_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_88_fu_3550_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_87_fu_3540_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_27_fu_3554_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_89_fu_3560_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_86_fu_3530_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_31_fu_3170_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_125_fu_3182_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_31_fu_3570_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_32_fu_3186_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_33_fu_3190_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_32_fu_3580_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_94_fu_3586_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_93_fu_3576_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_33_fu_3590_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_34_fu_3194_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_35_fu_3198_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_34_fu_3600_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_36_fu_3202_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_37_fu_3206_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_35_fu_3610_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_97_fu_3616_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_96_fu_3606_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_36_fu_3620_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_98_fu_3626_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_95_fu_3596_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_38_fu_3210_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_39_fu_3214_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_38_fu_3636_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_40_fu_3218_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_41_fu_3222_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_39_fu_3646_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_101_fu_3652_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_100_fu_3642_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_40_fu_3656_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_42_fu_3226_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_43_fu_3230_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_41_fu_3666_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_44_fu_3234_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_45_fu_3238_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_42_fu_3676_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_104_fu_3682_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_103_fu_3672_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_43_fu_3686_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_105_fu_3692_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_102_fu_3662_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_46_fu_3242_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_47_fu_3246_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_46_fu_3702_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_48_fu_3250_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_49_fu_3254_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_47_fu_3712_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_109_fu_3718_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_108_fu_3708_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_48_fu_3722_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_50_fu_3258_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_51_fu_3262_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_49_fu_3732_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_52_fu_3266_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_53_fu_3270_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_50_fu_3742_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_112_fu_3748_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_111_fu_3738_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_51_fu_3752_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_113_fu_3758_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_110_fu_3728_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_54_fu_3274_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_55_fu_3278_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_53_fu_3768_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_56_fu_3282_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_57_fu_3286_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_54_fu_3778_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_116_fu_3784_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_115_fu_3774_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_55_fu_3788_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_58_fu_3290_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_59_fu_3294_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_56_fu_3798_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_60_fu_3298_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_61_fu_3302_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln64_57_fu_3808_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln64_119_fu_3814_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_118_fu_3804_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln64_58_fu_3818_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln64_120_fu_3824_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_117_fu_3794_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln64_75_fu_3837_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_68_fu_3834_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln64_14_fu_3840_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_90_fu_3853_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_83_fu_3850_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln64_29_fu_3856_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_91_fu_3862_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln64_76_fu_3846_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln64_30_fu_3866_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln64_106_fu_3879_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_99_fu_3876_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln64_45_fu_3882_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_121_fu_3895_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_114_fu_3892_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln64_60_fu_3898_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_122_fu_3904_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln64_107_fu_3888_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln64_61_fu_3908_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln64_123_fu_3914_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln64_92_fu_3872_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln64_62_fu_3918_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_3924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bnn_dense_layer_3_golden_w3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    golden_w3_U : component bnn_dense_layer_3_golden_w3_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => golden_w3_address0,
        ce0 => golden_w3_ce0_local,
        q0 => golden_w3_q0,
        address1 => golden_w3_address1,
        ce1 => golden_w3_ce1_local,
        q1 => golden_w3_q1);

    flow_control_loop_pipe_sequential_init_U : component bnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    n_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln37_fu_389_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    n_fu_262 <= add_ln37_fu_395_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_262 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln64_13_reg_4120 <= add_ln64_13_fu_3432_p2;
                add_ln64_21_reg_4125 <= add_ln64_21_fu_3498_p2;
                add_ln64_28_reg_4130 <= add_ln64_28_fu_3564_p2;
                add_ln64_37_reg_4135 <= add_ln64_37_fu_3630_p2;
                add_ln64_44_reg_4140 <= add_ln64_44_fu_3696_p2;
                add_ln64_52_reg_4145 <= add_ln64_52_fu_3762_p2;
                add_ln64_59_reg_4150 <= add_ln64_59_fu_3828_p2;
                add_ln64_6_reg_4115 <= add_ln64_6_fu_3366_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                n_1_reg_4097 <= ap_sig_allocacmp_n_1;
                n_1_reg_4097_pp0_iter1_reg <= n_1_reg_4097;
                trunc_ln18_1_reg_4091 <= trunc_ln18_1_fu_377_p1;
                trunc_ln18_reg_4085 <= trunc_ln18_fu_373_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln37_fu_395_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_n_1) + unsigned(ap_const_lv4_1));
    add_ln64_10_fu_3402_p2 <= std_logic_vector(unsigned(zext_ln64_11_fu_3090_p1) + unsigned(zext_ln64_12_fu_3094_p1));
    add_ln64_11_fu_3412_p2 <= std_logic_vector(unsigned(zext_ln64_13_fu_3098_p1) + unsigned(zext_ln64_14_fu_3102_p1));
    add_ln64_12_fu_3422_p2 <= std_logic_vector(unsigned(zext_ln64_73_fu_3418_p1) + unsigned(zext_ln64_72_fu_3408_p1));
    add_ln64_13_fu_3432_p2 <= std_logic_vector(unsigned(zext_ln64_74_fu_3428_p1) + unsigned(zext_ln64_71_fu_3398_p1));
    add_ln64_14_fu_3840_p2 <= std_logic_vector(unsigned(zext_ln64_75_fu_3837_p1) + unsigned(zext_ln64_68_fu_3834_p1));
    add_ln64_15_fu_3438_p2 <= std_logic_vector(unsigned(zext_ln64_15_fu_3106_p1) + unsigned(zext_ln64_16_fu_3110_p1));
    add_ln64_16_fu_3448_p2 <= std_logic_vector(unsigned(zext_ln64_17_fu_3114_p1) + unsigned(zext_ln64_18_fu_3118_p1));
    add_ln64_17_fu_3458_p2 <= std_logic_vector(unsigned(zext_ln64_78_fu_3454_p1) + unsigned(zext_ln64_77_fu_3444_p1));
    add_ln64_18_fu_3468_p2 <= std_logic_vector(unsigned(zext_ln64_19_fu_3122_p1) + unsigned(zext_ln64_20_fu_3126_p1));
    add_ln64_19_fu_3478_p2 <= std_logic_vector(unsigned(zext_ln64_21_fu_3130_p1) + unsigned(zext_ln64_22_fu_3134_p1));
    add_ln64_1_fu_3316_p2 <= std_logic_vector(unsigned(zext_ln64_1_fu_3050_p1) + unsigned(zext_ln64_2_fu_3054_p1));
    add_ln64_20_fu_3488_p2 <= std_logic_vector(unsigned(zext_ln64_81_fu_3484_p1) + unsigned(zext_ln64_80_fu_3474_p1));
    add_ln64_21_fu_3498_p2 <= std_logic_vector(unsigned(zext_ln64_82_fu_3494_p1) + unsigned(zext_ln64_79_fu_3464_p1));
    add_ln64_22_fu_3504_p2 <= std_logic_vector(unsigned(zext_ln64_23_fu_3138_p1) + unsigned(zext_ln64_24_fu_3142_p1));
    add_ln64_23_fu_3514_p2 <= std_logic_vector(unsigned(zext_ln64_25_fu_3146_p1) + unsigned(zext_ln64_26_fu_3150_p1));
    add_ln64_24_fu_3524_p2 <= std_logic_vector(unsigned(zext_ln64_85_fu_3520_p1) + unsigned(zext_ln64_84_fu_3510_p1));
    add_ln64_25_fu_3534_p2 <= std_logic_vector(unsigned(zext_ln64_27_fu_3154_p1) + unsigned(zext_ln64_28_fu_3158_p1));
    add_ln64_26_fu_3544_p2 <= std_logic_vector(unsigned(zext_ln64_29_fu_3162_p1) + unsigned(zext_ln64_30_fu_3166_p1));
    add_ln64_27_fu_3554_p2 <= std_logic_vector(unsigned(zext_ln64_88_fu_3550_p1) + unsigned(zext_ln64_87_fu_3540_p1));
    add_ln64_28_fu_3564_p2 <= std_logic_vector(unsigned(zext_ln64_89_fu_3560_p1) + unsigned(zext_ln64_86_fu_3530_p1));
    add_ln64_29_fu_3856_p2 <= std_logic_vector(unsigned(zext_ln64_90_fu_3853_p1) + unsigned(zext_ln64_83_fu_3850_p1));
    add_ln64_2_fu_3326_p2 <= std_logic_vector(unsigned(zext_ln64_63_fu_3322_p1) + unsigned(zext_ln64_62_fu_3312_p1));
    add_ln64_30_fu_3866_p2 <= std_logic_vector(unsigned(zext_ln64_91_fu_3862_p1) + unsigned(zext_ln64_76_fu_3846_p1));
    add_ln64_31_fu_3570_p2 <= std_logic_vector(unsigned(zext_ln64_31_fu_3170_p1) + unsigned(zext_ln64_125_fu_3182_p1));
    add_ln64_32_fu_3580_p2 <= std_logic_vector(unsigned(zext_ln64_32_fu_3186_p1) + unsigned(zext_ln64_33_fu_3190_p1));
    add_ln64_33_fu_3590_p2 <= std_logic_vector(unsigned(zext_ln64_94_fu_3586_p1) + unsigned(zext_ln64_93_fu_3576_p1));
    add_ln64_34_fu_3600_p2 <= std_logic_vector(unsigned(zext_ln64_34_fu_3194_p1) + unsigned(zext_ln64_35_fu_3198_p1));
    add_ln64_35_fu_3610_p2 <= std_logic_vector(unsigned(zext_ln64_36_fu_3202_p1) + unsigned(zext_ln64_37_fu_3206_p1));
    add_ln64_36_fu_3620_p2 <= std_logic_vector(unsigned(zext_ln64_97_fu_3616_p1) + unsigned(zext_ln64_96_fu_3606_p1));
    add_ln64_37_fu_3630_p2 <= std_logic_vector(unsigned(zext_ln64_98_fu_3626_p1) + unsigned(zext_ln64_95_fu_3596_p1));
    add_ln64_38_fu_3636_p2 <= std_logic_vector(unsigned(zext_ln64_38_fu_3210_p1) + unsigned(zext_ln64_39_fu_3214_p1));
    add_ln64_39_fu_3646_p2 <= std_logic_vector(unsigned(zext_ln64_40_fu_3218_p1) + unsigned(zext_ln64_41_fu_3222_p1));
    add_ln64_3_fu_3336_p2 <= std_logic_vector(unsigned(zext_ln64_3_fu_3058_p1) + unsigned(zext_ln64_4_fu_3062_p1));
    add_ln64_40_fu_3656_p2 <= std_logic_vector(unsigned(zext_ln64_101_fu_3652_p1) + unsigned(zext_ln64_100_fu_3642_p1));
    add_ln64_41_fu_3666_p2 <= std_logic_vector(unsigned(zext_ln64_42_fu_3226_p1) + unsigned(zext_ln64_43_fu_3230_p1));
    add_ln64_42_fu_3676_p2 <= std_logic_vector(unsigned(zext_ln64_44_fu_3234_p1) + unsigned(zext_ln64_45_fu_3238_p1));
    add_ln64_43_fu_3686_p2 <= std_logic_vector(unsigned(zext_ln64_104_fu_3682_p1) + unsigned(zext_ln64_103_fu_3672_p1));
    add_ln64_44_fu_3696_p2 <= std_logic_vector(unsigned(zext_ln64_105_fu_3692_p1) + unsigned(zext_ln64_102_fu_3662_p1));
    add_ln64_45_fu_3882_p2 <= std_logic_vector(unsigned(zext_ln64_106_fu_3879_p1) + unsigned(zext_ln64_99_fu_3876_p1));
    add_ln64_46_fu_3702_p2 <= std_logic_vector(unsigned(zext_ln64_46_fu_3242_p1) + unsigned(zext_ln64_47_fu_3246_p1));
    add_ln64_47_fu_3712_p2 <= std_logic_vector(unsigned(zext_ln64_48_fu_3250_p1) + unsigned(zext_ln64_49_fu_3254_p1));
    add_ln64_48_fu_3722_p2 <= std_logic_vector(unsigned(zext_ln64_109_fu_3718_p1) + unsigned(zext_ln64_108_fu_3708_p1));
    add_ln64_49_fu_3732_p2 <= std_logic_vector(unsigned(zext_ln64_50_fu_3258_p1) + unsigned(zext_ln64_51_fu_3262_p1));
    add_ln64_4_fu_3346_p2 <= std_logic_vector(unsigned(zext_ln64_5_fu_3066_p1) + unsigned(zext_ln64_6_fu_3070_p1));
    add_ln64_50_fu_3742_p2 <= std_logic_vector(unsigned(zext_ln64_52_fu_3266_p1) + unsigned(zext_ln64_53_fu_3270_p1));
    add_ln64_51_fu_3752_p2 <= std_logic_vector(unsigned(zext_ln64_112_fu_3748_p1) + unsigned(zext_ln64_111_fu_3738_p1));
    add_ln64_52_fu_3762_p2 <= std_logic_vector(unsigned(zext_ln64_113_fu_3758_p1) + unsigned(zext_ln64_110_fu_3728_p1));
    add_ln64_53_fu_3768_p2 <= std_logic_vector(unsigned(zext_ln64_54_fu_3274_p1) + unsigned(zext_ln64_55_fu_3278_p1));
    add_ln64_54_fu_3778_p2 <= std_logic_vector(unsigned(zext_ln64_56_fu_3282_p1) + unsigned(zext_ln64_57_fu_3286_p1));
    add_ln64_55_fu_3788_p2 <= std_logic_vector(unsigned(zext_ln64_116_fu_3784_p1) + unsigned(zext_ln64_115_fu_3774_p1));
    add_ln64_56_fu_3798_p2 <= std_logic_vector(unsigned(zext_ln64_58_fu_3290_p1) + unsigned(zext_ln64_59_fu_3294_p1));
    add_ln64_57_fu_3808_p2 <= std_logic_vector(unsigned(zext_ln64_60_fu_3298_p1) + unsigned(zext_ln64_61_fu_3302_p1));
    add_ln64_58_fu_3818_p2 <= std_logic_vector(unsigned(zext_ln64_119_fu_3814_p1) + unsigned(zext_ln64_118_fu_3804_p1));
    add_ln64_59_fu_3828_p2 <= std_logic_vector(unsigned(zext_ln64_120_fu_3824_p1) + unsigned(zext_ln64_117_fu_3794_p1));
    add_ln64_5_fu_3356_p2 <= std_logic_vector(unsigned(zext_ln64_66_fu_3352_p1) + unsigned(zext_ln64_65_fu_3342_p1));
    add_ln64_60_fu_3898_p2 <= std_logic_vector(unsigned(zext_ln64_121_fu_3895_p1) + unsigned(zext_ln64_114_fu_3892_p1));
    add_ln64_61_fu_3908_p2 <= std_logic_vector(unsigned(zext_ln64_122_fu_3904_p1) + unsigned(zext_ln64_107_fu_3888_p1));
    add_ln64_62_fu_3918_p2 <= std_logic_vector(unsigned(zext_ln64_123_fu_3914_p1) + unsigned(zext_ln64_92_fu_3872_p1));
    add_ln64_63_fu_3932_p2 <= std_logic_vector(unsigned(shl_ln_fu_3924_p3) + unsigned(ap_const_lv8_C0));
    add_ln64_6_fu_3366_p2 <= std_logic_vector(unsigned(zext_ln64_67_fu_3362_p1) + unsigned(zext_ln64_64_fu_3332_p1));
    add_ln64_7_fu_3372_p2 <= std_logic_vector(unsigned(zext_ln64_7_fu_3074_p1) + unsigned(zext_ln64_8_fu_3078_p1));
    add_ln64_8_fu_3382_p2 <= std_logic_vector(unsigned(zext_ln64_9_fu_3082_p1) + unsigned(zext_ln64_10_fu_3086_p1));
    add_ln64_9_fu_3392_p2 <= std_logic_vector(unsigned(zext_ln64_70_fu_3388_p1) + unsigned(zext_ln64_69_fu_3378_p1));
    add_ln64_fu_3306_p2 <= std_logic_vector(unsigned(zext_ln64_124_fu_3046_p1) + unsigned(zext_ln64_fu_3034_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln37_fu_389_p2)
    begin
        if (((icmp_ln37_fu_389_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_n_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n_fu_262, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_n_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_n_1 <= n_fu_262;
        end if; 
    end process;

    bit_sel10_fu_2206_p3 <= input_1_val(26 downto 26);
    bit_sel11_fu_596_p3 <= input_0_val(6 downto 6);
    bit_sel12_fu_624_p3 <= input_0_val(7 downto 7);
    bit_sel13_fu_2178_p3 <= input_1_val(25 downto 25);
    bit_sel14_fu_652_p3 <= input_0_val(8 downto 8);
    bit_sel15_fu_680_p3 <= input_0_val(9 downto 9);
    bit_sel16_fu_2150_p3 <= input_1_val(24 downto 24);
    bit_sel17_fu_708_p3 <= input_0_val(10 downto 10);
    bit_sel18_fu_736_p3 <= input_0_val(11 downto 11);
    bit_sel19_fu_2122_p3 <= input_1_val(23 downto 23);
    bit_sel1_fu_2290_p3 <= input_1_val(29 downto 29);
    bit_sel20_fu_764_p3 <= input_0_val(12 downto 12);
    bit_sel21_fu_792_p3 <= input_0_val(13 downto 13);
    bit_sel22_fu_2094_p3 <= input_1_val(22 downto 22);
    bit_sel23_fu_820_p3 <= input_0_val(14 downto 14);
    bit_sel24_fu_848_p3 <= input_0_val(15 downto 15);
    bit_sel25_fu_2066_p3 <= input_1_val(21 downto 21);
    bit_sel26_fu_876_p3 <= input_0_val(16 downto 16);
    bit_sel27_fu_904_p3 <= input_0_val(17 downto 17);
    bit_sel28_fu_2038_p3 <= input_1_val(20 downto 20);
    bit_sel29_fu_932_p3 <= input_0_val(18 downto 18);
    bit_sel2_fu_436_p3 <= input_0_val(31 downto 31);
    bit_sel30_fu_960_p3 <= input_0_val(19 downto 19);
    bit_sel31_fu_2010_p3 <= input_1_val(19 downto 19);
    bit_sel32_fu_988_p3 <= input_0_val(20 downto 20);
    bit_sel33_fu_1016_p3 <= input_0_val(21 downto 21);
    bit_sel34_fu_1982_p3 <= input_1_val(18 downto 18);
    bit_sel35_fu_1044_p3 <= input_0_val(22 downto 22);
    bit_sel36_fu_1072_p3 <= input_0_val(23 downto 23);
    bit_sel37_fu_1954_p3 <= input_1_val(17 downto 17);
    bit_sel38_fu_1100_p3 <= input_0_val(24 downto 24);
    bit_sel39_fu_1128_p3 <= input_0_val(25 downto 25);
    bit_sel3_fu_460_p3 <= input_0_val(1 downto 1);
    bit_sel40_fu_1926_p3 <= input_1_val(16 downto 16);
    bit_sel41_fu_1156_p3 <= input_0_val(26 downto 26);
    bit_sel42_fu_1184_p3 <= input_0_val(27 downto 27);
    bit_sel43_fu_1898_p3 <= input_1_val(15 downto 15);
    bit_sel44_fu_1212_p3 <= input_0_val(28 downto 28);
    bit_sel45_fu_1240_p3 <= input_0_val(29 downto 29);
    bit_sel46_fu_1870_p3 <= input_1_val(14 downto 14);
    bit_sel47_fu_1268_p3 <= input_0_val(30 downto 30);
    bit_sel48_fu_1486_p3 <= input_1_val(31 downto 31);
    bit_sel49_fu_1842_p3 <= input_1_val(13 downto 13);
    bit_sel4_fu_2262_p3 <= input_1_val(28 downto 28);
    bit_sel50_fu_1510_p3 <= input_1_val(1 downto 1);
    bit_sel51_fu_1534_p3 <= input_1_val(2 downto 2);
    bit_sel52_fu_1814_p3 <= input_1_val(12 downto 12);
    bit_sel53_fu_1562_p3 <= input_1_val(3 downto 3);
    bit_sel54_fu_1590_p3 <= input_1_val(4 downto 4);
    bit_sel55_fu_1786_p3 <= input_1_val(11 downto 11);
    bit_sel56_fu_1618_p3 <= input_1_val(5 downto 5);
    bit_sel57_fu_1646_p3 <= input_1_val(6 downto 6);
    bit_sel58_fu_1758_p3 <= input_1_val(10 downto 10);
    bit_sel59_fu_1674_p3 <= input_1_val(7 downto 7);
    bit_sel5_fu_484_p3 <= input_0_val(2 downto 2);
    bit_sel60_fu_1702_p3 <= input_1_val(8 downto 8);
    bit_sel61_fu_1730_p3 <= input_1_val(9 downto 9);
    bit_sel6_fu_512_p3 <= input_0_val(3 downto 3);
    bit_sel7_fu_2234_p3 <= input_1_val(27 downto 27);
    bit_sel8_fu_540_p3 <= input_0_val(4 downto 4);
    bit_sel9_fu_568_p3 <= input_0_val(5 downto 5);
    bit_sel_fu_2318_p3 <= input_1_val(30 downto 30);
    golden_w3_address0 <= zext_ln47_1_fu_422_p1(5 - 1 downto 0);
    golden_w3_address1 <= zext_ln47_fu_409_p1(5 - 1 downto 0);

    golden_w3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            golden_w3_ce0_local <= ap_const_logic_1;
        else 
            golden_w3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    golden_w3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            golden_w3_ce1_local <= ap_const_logic_1;
        else 
            golden_w3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln37_fu_389_p2 <= "1" when (ap_sig_allocacmp_n_1 = ap_const_lv4_A) else "0";
    or_ln_fu_414_p3 <= (ap_sig_allocacmp_n_1 & ap_const_lv1_1);
    output_0 <= add_ln64_63_fu_3932_p2;

    output_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_0_ap_vld <= ap_const_logic_1;
        else 
            output_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_1 <= add_ln64_63_fu_3932_p2;

    output_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_1_ap_vld <= ap_const_logic_1;
        else 
            output_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_2 <= add_ln64_63_fu_3932_p2;

    output_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_2_ap_vld <= ap_const_logic_1;
        else 
            output_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_3 <= add_ln64_63_fu_3932_p2;

    output_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_3_ap_vld <= ap_const_logic_1;
        else 
            output_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_4 <= add_ln64_63_fu_3932_p2;

    output_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_4_ap_vld <= ap_const_logic_1;
        else 
            output_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_5 <= add_ln64_63_fu_3932_p2;

    output_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_5_ap_vld <= ap_const_logic_1;
        else 
            output_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_6 <= add_ln64_63_fu_3932_p2;

    output_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_6_ap_vld <= ap_const_logic_1;
        else 
            output_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_7 <= add_ln64_63_fu_3932_p2;

    output_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_7_ap_vld <= ap_const_logic_1;
        else 
            output_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_8 <= add_ln64_63_fu_3932_p2;

    output_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if (((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_8_ap_vld <= ap_const_logic_1;
        else 
            output_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    output_9 <= add_ln64_63_fu_3932_p2;

    output_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, n_1_reg_4097_pp0_iter1_reg)
    begin
        if ((not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_0)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_1)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_2)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_3)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_4)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_5)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_6)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_7)) and not((n_1_reg_4097_pp0_iter1_reg = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_9_ap_vld <= ap_const_logic_1;
        else 
            output_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_3924_p3 <= (add_ln64_62_fu_3918_p2 & ap_const_lv1_0);
    tmp_10_fu_2607_p3 <= xor_ln47_2_fu_1314_p2(28 downto 28);
    tmp_11_fu_2615_p3 <= xor_ln47_22_fu_1434_p2(8 downto 8);
    tmp_12_fu_2623_p3 <= xor_ln47_18_fu_1410_p2(12 downto 12);
    tmp_13_fu_2631_p3 <= xor_ln47_20_fu_1422_p2(10 downto 10);
    tmp_14_fu_2639_p3 <= xor_ln47_23_fu_1440_p2(7 downto 7);
    tmp_15_fu_2647_p3 <= xor_ln47_3_fu_1320_p2(27 downto 27);
    tmp_16_fu_2655_p3 <= xor_ln47_26_fu_1458_p2(4 downto 4);
    tmp_17_fu_2663_p3 <= xor_ln47_24_fu_1446_p2(6 downto 6);
    tmp_18_fu_2671_p3 <= xor_ln47_13_fu_1380_p2(17 downto 17);
    tmp_19_fu_2679_p3 <= xor_ln47_9_fu_1356_p2(21 downto 21);
    tmp_20_fu_2687_p3 <= xor_ln47_7_fu_1344_p2(23 downto 23);
    tmp_21_fu_2695_p3 <= xor_ln47_4_fu_1326_p2(26 downto 26);
    tmp_22_fu_2703_p3 <= xor_ln47_14_fu_1386_p2(16 downto 16);
    tmp_23_fu_2711_p3 <= xor_ln47_12_fu_1374_p2(18 downto 18);
    tmp_24_fu_2719_p3 <= xor_ln47_15_fu_1392_p2(15 downto 15);
    tmp_25_fu_2727_p3 <= xor_ln47_19_fu_1416_p2(11 downto 11);
    tmp_26_fu_2735_p3 <= xor_ln47_16_fu_1398_p2(14 downto 14);
    tmp_27_fu_2743_p3 <= xor_ln47_11_fu_1368_p2(19 downto 19);
    tmp_28_fu_2751_p3 <= xor_ln47_5_fu_1332_p2(25 downto 25);
    tmp_29_fu_2759_p3 <= xor_ln47_27_fu_1464_p2(3 downto 3);
    tmp_2_fu_2543_p3 <= xor_ln47_29_fu_1476_p2(1 downto 1);
    tmp_30_fu_2767_p3 <= xor_ln47_28_fu_1470_p2(2 downto 2);
    tmp_31_fu_2775_p3 <= xor_ln47_17_fu_1404_p2(13 downto 13);
    tmp_32_fu_2794_p3 <= xor_ln47_59_fu_2526_p2(1 downto 1);
    tmp_33_fu_2802_p3 <= xor_ln47_30_fu_2352_p2(30 downto 30);
    tmp_34_fu_2810_p3 <= xor_ln47_38_fu_2400_p2(22 downto 22);
    tmp_35_fu_2818_p3 <= xor_ln47_55_fu_2502_p2(5 downto 5);
    tmp_36_fu_2826_p3 <= xor_ln47_31_fu_2358_p2(29 downto 29);
    tmp_37_fu_2834_p3 <= xor_ln47_51_fu_2478_p2(9 downto 9);
    tmp_38_fu_2842_p3 <= xor_ln47_40_fu_2412_p2(20 downto 20);
    tmp_39_fu_2850_p3 <= xor_ln47_36_fu_2388_p2(24 downto 24);
    tmp_3_fu_2551_p3 <= xor_ln47_fu_1302_p2(30 downto 30);
    tmp_40_fu_2858_p3 <= xor_ln47_32_fu_2364_p2(28 downto 28);
    tmp_41_fu_2866_p3 <= xor_ln47_52_fu_2484_p2(8 downto 8);
    tmp_42_fu_2874_p3 <= xor_ln47_48_fu_2460_p2(12 downto 12);
    tmp_43_fu_2882_p3 <= xor_ln47_50_fu_2472_p2(10 downto 10);
    tmp_44_fu_2890_p3 <= xor_ln47_53_fu_2490_p2(7 downto 7);
    tmp_45_fu_2898_p3 <= xor_ln47_33_fu_2370_p2(27 downto 27);
    tmp_46_fu_2906_p3 <= xor_ln47_56_fu_2508_p2(4 downto 4);
    tmp_47_fu_2914_p3 <= xor_ln47_54_fu_2496_p2(6 downto 6);
    tmp_48_fu_2922_p3 <= xor_ln47_43_fu_2430_p2(17 downto 17);
    tmp_49_fu_2930_p3 <= xor_ln47_39_fu_2406_p2(21 downto 21);
    tmp_4_fu_2559_p3 <= xor_ln47_8_fu_1350_p2(22 downto 22);
    tmp_50_fu_2938_p3 <= xor_ln47_37_fu_2394_p2(23 downto 23);
    tmp_51_fu_2946_p3 <= xor_ln47_34_fu_2376_p2(26 downto 26);
    tmp_52_fu_2954_p3 <= xor_ln47_44_fu_2436_p2(16 downto 16);
    tmp_53_fu_2962_p3 <= xor_ln47_42_fu_2424_p2(18 downto 18);
    tmp_54_fu_2970_p3 <= xor_ln47_45_fu_2442_p2(15 downto 15);
    tmp_55_fu_2978_p3 <= xor_ln47_49_fu_2466_p2(11 downto 11);
    tmp_56_fu_2986_p3 <= xor_ln47_46_fu_2448_p2(14 downto 14);
    tmp_57_fu_2994_p3 <= xor_ln47_41_fu_2418_p2(19 downto 19);
    tmp_58_fu_3002_p3 <= xor_ln47_35_fu_2382_p2(25 downto 25);
    tmp_59_fu_3010_p3 <= xor_ln47_57_fu_2514_p2(3 downto 3);
    tmp_5_fu_2567_p3 <= xor_ln47_25_fu_1452_p2(5 downto 5);
    tmp_60_fu_3018_p3 <= xor_ln47_58_fu_2520_p2(2 downto 2);
    tmp_61_fu_3026_p3 <= xor_ln47_47_fu_2454_p2(13 downto 13);
    tmp_62_fu_3038_p3 <= xnor_result_fu_1296_p2(31 downto 31);
    tmp_63_fu_3174_p3 <= xnor_result_1_fu_2346_p2(31 downto 31);
    tmp_6_fu_2575_p3 <= xor_ln47_1_fu_1308_p2(29 downto 29);
    tmp_7_fu_2583_p3 <= xor_ln47_21_fu_1428_p2(9 downto 9);
    tmp_8_fu_2591_p3 <= xor_ln47_10_fu_1362_p2(20 downto 20);
    tmp_9_fu_2599_p3 <= xor_ln47_6_fu_1338_p2(24 downto 24);
    tmp_fu_401_p3 <= (ap_sig_allocacmp_n_1 & ap_const_lv1_0);
    trunc_ln18_100_fu_2023_p1 <= input_1_val(19 - 1 downto 0);
    trunc_ln18_101_fu_2034_p1 <= golden_w3_q0(20 - 1 downto 0);
    trunc_ln18_102_fu_2051_p1 <= input_1_val(20 - 1 downto 0);
    trunc_ln18_103_fu_2062_p1 <= golden_w3_q0(21 - 1 downto 0);
    trunc_ln18_104_fu_2079_p1 <= input_1_val(21 - 1 downto 0);
    trunc_ln18_105_fu_2090_p1 <= golden_w3_q0(22 - 1 downto 0);
    trunc_ln18_106_fu_2107_p1 <= input_1_val(22 - 1 downto 0);
    trunc_ln18_107_fu_2118_p1 <= golden_w3_q0(23 - 1 downto 0);
    trunc_ln18_108_fu_2135_p1 <= input_1_val(23 - 1 downto 0);
    trunc_ln18_109_fu_2146_p1 <= golden_w3_q0(24 - 1 downto 0);
    trunc_ln18_10_fu_564_p1 <= golden_w3_q1(5 - 1 downto 0);
    trunc_ln18_110_fu_2163_p1 <= input_1_val(24 - 1 downto 0);
    trunc_ln18_111_fu_2174_p1 <= golden_w3_q0(25 - 1 downto 0);
    trunc_ln18_112_fu_2191_p1 <= input_1_val(25 - 1 downto 0);
    trunc_ln18_113_fu_2202_p1 <= golden_w3_q0(26 - 1 downto 0);
    trunc_ln18_114_fu_2219_p1 <= input_1_val(26 - 1 downto 0);
    trunc_ln18_115_fu_2230_p1 <= golden_w3_q0(27 - 1 downto 0);
    trunc_ln18_116_fu_2247_p1 <= input_1_val(27 - 1 downto 0);
    trunc_ln18_117_fu_2258_p1 <= golden_w3_q0(28 - 1 downto 0);
    trunc_ln18_118_fu_2275_p1 <= input_1_val(28 - 1 downto 0);
    trunc_ln18_119_fu_2286_p1 <= golden_w3_q0(29 - 1 downto 0);
    trunc_ln18_11_fu_581_p1 <= input_0_val(5 - 1 downto 0);
    trunc_ln18_120_fu_2303_p1 <= input_1_val(29 - 1 downto 0);
    trunc_ln18_121_fu_2314_p1 <= golden_w3_q0(30 - 1 downto 0);
    trunc_ln18_122_fu_2331_p1 <= input_1_val(30 - 1 downto 0);
    trunc_ln18_123_fu_2342_p1 <= golden_w3_q0(31 - 1 downto 0);
    trunc_ln18_12_fu_592_p1 <= golden_w3_q1(6 - 1 downto 0);
    trunc_ln18_13_fu_609_p1 <= input_0_val(6 - 1 downto 0);
    trunc_ln18_14_fu_620_p1 <= golden_w3_q1(7 - 1 downto 0);
    trunc_ln18_15_fu_637_p1 <= input_0_val(7 - 1 downto 0);
    trunc_ln18_16_fu_648_p1 <= golden_w3_q1(8 - 1 downto 0);
    trunc_ln18_17_fu_665_p1 <= input_0_val(8 - 1 downto 0);
    trunc_ln18_18_fu_676_p1 <= golden_w3_q1(9 - 1 downto 0);
    trunc_ln18_19_fu_693_p1 <= input_0_val(9 - 1 downto 0);
    trunc_ln18_1_fu_377_p1 <= input_1_val(1 - 1 downto 0);
    trunc_ln18_20_fu_704_p1 <= golden_w3_q1(10 - 1 downto 0);
    trunc_ln18_21_fu_721_p1 <= input_0_val(10 - 1 downto 0);
    trunc_ln18_22_fu_732_p1 <= golden_w3_q1(11 - 1 downto 0);
    trunc_ln18_23_fu_749_p1 <= input_0_val(11 - 1 downto 0);
    trunc_ln18_24_fu_760_p1 <= golden_w3_q1(12 - 1 downto 0);
    trunc_ln18_25_fu_777_p1 <= input_0_val(12 - 1 downto 0);
    trunc_ln18_26_fu_788_p1 <= golden_w3_q1(13 - 1 downto 0);
    trunc_ln18_27_fu_805_p1 <= input_0_val(13 - 1 downto 0);
    trunc_ln18_28_fu_816_p1 <= golden_w3_q1(14 - 1 downto 0);
    trunc_ln18_29_fu_833_p1 <= input_0_val(14 - 1 downto 0);
    trunc_ln18_2_fu_432_p1 <= golden_w3_q1(1 - 1 downto 0);
    trunc_ln18_30_fu_844_p1 <= golden_w3_q1(15 - 1 downto 0);
    trunc_ln18_31_fu_861_p1 <= input_0_val(15 - 1 downto 0);
    trunc_ln18_32_fu_872_p1 <= golden_w3_q1(16 - 1 downto 0);
    trunc_ln18_33_fu_889_p1 <= input_0_val(16 - 1 downto 0);
    trunc_ln18_34_fu_900_p1 <= golden_w3_q1(17 - 1 downto 0);
    trunc_ln18_35_fu_917_p1 <= input_0_val(17 - 1 downto 0);
    trunc_ln18_36_fu_928_p1 <= golden_w3_q1(18 - 1 downto 0);
    trunc_ln18_37_fu_945_p1 <= input_0_val(18 - 1 downto 0);
    trunc_ln18_38_fu_956_p1 <= golden_w3_q1(19 - 1 downto 0);
    trunc_ln18_39_fu_973_p1 <= input_0_val(19 - 1 downto 0);
    trunc_ln18_3_fu_449_p1 <= input_0_val(31 - 1 downto 0);
    trunc_ln18_40_fu_984_p1 <= golden_w3_q1(20 - 1 downto 0);
    trunc_ln18_41_fu_1001_p1 <= input_0_val(20 - 1 downto 0);
    trunc_ln18_42_fu_1012_p1 <= golden_w3_q1(21 - 1 downto 0);
    trunc_ln18_43_fu_1029_p1 <= input_0_val(21 - 1 downto 0);
    trunc_ln18_44_fu_1040_p1 <= golden_w3_q1(22 - 1 downto 0);
    trunc_ln18_45_fu_1057_p1 <= input_0_val(22 - 1 downto 0);
    trunc_ln18_46_fu_1068_p1 <= golden_w3_q1(23 - 1 downto 0);
    trunc_ln18_47_fu_1085_p1 <= input_0_val(23 - 1 downto 0);
    trunc_ln18_48_fu_1096_p1 <= golden_w3_q1(24 - 1 downto 0);
    trunc_ln18_49_fu_1113_p1 <= input_0_val(24 - 1 downto 0);
    trunc_ln18_4_fu_480_p1 <= golden_w3_q1(2 - 1 downto 0);
    trunc_ln18_50_fu_1124_p1 <= golden_w3_q1(25 - 1 downto 0);
    trunc_ln18_51_fu_1141_p1 <= input_0_val(25 - 1 downto 0);
    trunc_ln18_52_fu_1152_p1 <= golden_w3_q1(26 - 1 downto 0);
    trunc_ln18_53_fu_1169_p1 <= input_0_val(26 - 1 downto 0);
    trunc_ln18_54_fu_1180_p1 <= golden_w3_q1(27 - 1 downto 0);
    trunc_ln18_55_fu_1197_p1 <= input_0_val(27 - 1 downto 0);
    trunc_ln18_56_fu_1208_p1 <= golden_w3_q1(28 - 1 downto 0);
    trunc_ln18_57_fu_1225_p1 <= input_0_val(28 - 1 downto 0);
    trunc_ln18_58_fu_1236_p1 <= golden_w3_q1(29 - 1 downto 0);
    trunc_ln18_59_fu_1253_p1 <= input_0_val(29 - 1 downto 0);
    trunc_ln18_5_fu_497_p1 <= input_0_val(2 - 1 downto 0);
    trunc_ln18_60_fu_1264_p1 <= golden_w3_q1(30 - 1 downto 0);
    trunc_ln18_61_fu_1281_p1 <= input_0_val(30 - 1 downto 0);
    trunc_ln18_62_fu_1292_p1 <= golden_w3_q1(31 - 1 downto 0);
    trunc_ln18_63_fu_1482_p1 <= golden_w3_q0(1 - 1 downto 0);
    trunc_ln18_64_fu_1499_p1 <= input_1_val(31 - 1 downto 0);
    trunc_ln18_65_fu_1530_p1 <= golden_w3_q0(2 - 1 downto 0);
    trunc_ln18_66_fu_1547_p1 <= input_1_val(2 - 1 downto 0);
    trunc_ln18_67_fu_1558_p1 <= golden_w3_q0(3 - 1 downto 0);
    trunc_ln18_68_fu_1575_p1 <= input_1_val(3 - 1 downto 0);
    trunc_ln18_69_fu_1586_p1 <= golden_w3_q0(4 - 1 downto 0);
    trunc_ln18_6_fu_508_p1 <= golden_w3_q1(3 - 1 downto 0);
    trunc_ln18_70_fu_1603_p1 <= input_1_val(4 - 1 downto 0);
    trunc_ln18_71_fu_1614_p1 <= golden_w3_q0(5 - 1 downto 0);
    trunc_ln18_72_fu_1631_p1 <= input_1_val(5 - 1 downto 0);
    trunc_ln18_73_fu_1642_p1 <= golden_w3_q0(6 - 1 downto 0);
    trunc_ln18_74_fu_1659_p1 <= input_1_val(6 - 1 downto 0);
    trunc_ln18_75_fu_1670_p1 <= golden_w3_q0(7 - 1 downto 0);
    trunc_ln18_76_fu_1687_p1 <= input_1_val(7 - 1 downto 0);
    trunc_ln18_77_fu_1698_p1 <= golden_w3_q0(8 - 1 downto 0);
    trunc_ln18_78_fu_1715_p1 <= input_1_val(8 - 1 downto 0);
    trunc_ln18_79_fu_1726_p1 <= golden_w3_q0(9 - 1 downto 0);
    trunc_ln18_7_fu_525_p1 <= input_0_val(3 - 1 downto 0);
    trunc_ln18_80_fu_1743_p1 <= input_1_val(9 - 1 downto 0);
    trunc_ln18_81_fu_1754_p1 <= golden_w3_q0(10 - 1 downto 0);
    trunc_ln18_82_fu_1771_p1 <= input_1_val(10 - 1 downto 0);
    trunc_ln18_83_fu_1782_p1 <= golden_w3_q0(11 - 1 downto 0);
    trunc_ln18_84_fu_1799_p1 <= input_1_val(11 - 1 downto 0);
    trunc_ln18_85_fu_1810_p1 <= golden_w3_q0(12 - 1 downto 0);
    trunc_ln18_86_fu_1827_p1 <= input_1_val(12 - 1 downto 0);
    trunc_ln18_87_fu_1838_p1 <= golden_w3_q0(13 - 1 downto 0);
    trunc_ln18_88_fu_1855_p1 <= input_1_val(13 - 1 downto 0);
    trunc_ln18_89_fu_1866_p1 <= golden_w3_q0(14 - 1 downto 0);
    trunc_ln18_8_fu_536_p1 <= golden_w3_q1(4 - 1 downto 0);
    trunc_ln18_90_fu_1883_p1 <= input_1_val(14 - 1 downto 0);
    trunc_ln18_91_fu_1894_p1 <= golden_w3_q0(15 - 1 downto 0);
    trunc_ln18_92_fu_1911_p1 <= input_1_val(15 - 1 downto 0);
    trunc_ln18_93_fu_1922_p1 <= golden_w3_q0(16 - 1 downto 0);
    trunc_ln18_94_fu_1939_p1 <= input_1_val(16 - 1 downto 0);
    trunc_ln18_95_fu_1950_p1 <= golden_w3_q0(17 - 1 downto 0);
    trunc_ln18_96_fu_1967_p1 <= input_1_val(17 - 1 downto 0);
    trunc_ln18_97_fu_1978_p1 <= golden_w3_q0(18 - 1 downto 0);
    trunc_ln18_98_fu_1995_p1 <= input_1_val(18 - 1 downto 0);
    trunc_ln18_99_fu_2006_p1 <= golden_w3_q0(19 - 1 downto 0);
    trunc_ln18_9_fu_553_p1 <= input_0_val(4 - 1 downto 0);
    trunc_ln18_fu_373_p1 <= input_0_val(1 - 1 downto 0);
    xnor_result_1_fu_2346_p2 <= (xor_ln18_30_fu_1502_p3 xor golden_w3_q0);
    xnor_result_fu_1296_p2 <= (xor_ln_fu_452_p3 xor golden_w3_q1);
    xor_ln18_100_fu_1709_p2 <= (bit_sel60_fu_1702_p3 xor ap_const_lv1_1);
    xor_ln18_101_fu_1737_p2 <= (bit_sel61_fu_1730_p3 xor ap_const_lv1_1);
    xor_ln18_102_fu_1765_p2 <= (bit_sel58_fu_1758_p3 xor ap_const_lv1_1);
    xor_ln18_103_fu_1793_p2 <= (bit_sel55_fu_1786_p3 xor ap_const_lv1_1);
    xor_ln18_104_fu_1821_p2 <= (bit_sel52_fu_1814_p3 xor ap_const_lv1_1);
    xor_ln18_105_fu_1849_p2 <= (bit_sel49_fu_1842_p3 xor ap_const_lv1_1);
    xor_ln18_106_fu_1877_p2 <= (bit_sel46_fu_1870_p3 xor ap_const_lv1_1);
    xor_ln18_107_fu_1905_p2 <= (bit_sel43_fu_1898_p3 xor ap_const_lv1_1);
    xor_ln18_108_fu_1933_p2 <= (bit_sel40_fu_1926_p3 xor ap_const_lv1_1);
    xor_ln18_109_fu_1961_p2 <= (bit_sel37_fu_1954_p3 xor ap_const_lv1_1);
    xor_ln18_10_fu_752_p3 <= (xor_ln18_71_fu_743_p2 & trunc_ln18_23_fu_749_p1);
    xor_ln18_110_fu_1989_p2 <= (bit_sel34_fu_1982_p3 xor ap_const_lv1_1);
    xor_ln18_111_fu_2017_p2 <= (bit_sel31_fu_2010_p3 xor ap_const_lv1_1);
    xor_ln18_112_fu_2045_p2 <= (bit_sel28_fu_2038_p3 xor ap_const_lv1_1);
    xor_ln18_113_fu_2073_p2 <= (bit_sel25_fu_2066_p3 xor ap_const_lv1_1);
    xor_ln18_114_fu_2101_p2 <= (bit_sel22_fu_2094_p3 xor ap_const_lv1_1);
    xor_ln18_115_fu_2129_p2 <= (bit_sel19_fu_2122_p3 xor ap_const_lv1_1);
    xor_ln18_116_fu_2157_p2 <= (bit_sel16_fu_2150_p3 xor ap_const_lv1_1);
    xor_ln18_117_fu_2185_p2 <= (bit_sel13_fu_2178_p3 xor ap_const_lv1_1);
    xor_ln18_118_fu_2213_p2 <= (bit_sel10_fu_2206_p3 xor ap_const_lv1_1);
    xor_ln18_119_fu_2241_p2 <= (bit_sel7_fu_2234_p3 xor ap_const_lv1_1);
    xor_ln18_11_fu_780_p3 <= (xor_ln18_72_fu_771_p2 & trunc_ln18_25_fu_777_p1);
    xor_ln18_120_fu_2269_p2 <= (bit_sel4_fu_2262_p3 xor ap_const_lv1_1);
    xor_ln18_121_fu_2297_p2 <= (bit_sel1_fu_2290_p3 xor ap_const_lv1_1);
    xor_ln18_122_fu_2325_p2 <= (bit_sel_fu_2318_p3 xor ap_const_lv1_1);
    xor_ln18_12_fu_808_p3 <= (xor_ln18_73_fu_799_p2 & trunc_ln18_27_fu_805_p1);
    xor_ln18_13_fu_836_p3 <= (xor_ln18_74_fu_827_p2 & trunc_ln18_29_fu_833_p1);
    xor_ln18_14_fu_864_p3 <= (xor_ln18_75_fu_855_p2 & trunc_ln18_31_fu_861_p1);
    xor_ln18_15_fu_892_p3 <= (xor_ln18_76_fu_883_p2 & trunc_ln18_33_fu_889_p1);
    xor_ln18_16_fu_920_p3 <= (xor_ln18_77_fu_911_p2 & trunc_ln18_35_fu_917_p1);
    xor_ln18_17_fu_948_p3 <= (xor_ln18_78_fu_939_p2 & trunc_ln18_37_fu_945_p1);
    xor_ln18_18_fu_976_p3 <= (xor_ln18_79_fu_967_p2 & trunc_ln18_39_fu_973_p1);
    xor_ln18_19_fu_1004_p3 <= (xor_ln18_80_fu_995_p2 & trunc_ln18_41_fu_1001_p1);
    xor_ln18_1_fu_473_p3 <= (xor_ln18_fu_467_p2 & trunc_ln18_reg_4085);
    xor_ln18_20_fu_1032_p3 <= (xor_ln18_81_fu_1023_p2 & trunc_ln18_43_fu_1029_p1);
    xor_ln18_21_fu_1060_p3 <= (xor_ln18_82_fu_1051_p2 & trunc_ln18_45_fu_1057_p1);
    xor_ln18_22_fu_1088_p3 <= (xor_ln18_83_fu_1079_p2 & trunc_ln18_47_fu_1085_p1);
    xor_ln18_23_fu_1116_p3 <= (xor_ln18_84_fu_1107_p2 & trunc_ln18_49_fu_1113_p1);
    xor_ln18_24_fu_1144_p3 <= (xor_ln18_85_fu_1135_p2 & trunc_ln18_51_fu_1141_p1);
    xor_ln18_25_fu_1172_p3 <= (xor_ln18_86_fu_1163_p2 & trunc_ln18_53_fu_1169_p1);
    xor_ln18_26_fu_1200_p3 <= (xor_ln18_87_fu_1191_p2 & trunc_ln18_55_fu_1197_p1);
    xor_ln18_27_fu_1228_p3 <= (xor_ln18_88_fu_1219_p2 & trunc_ln18_57_fu_1225_p1);
    xor_ln18_28_fu_1256_p3 <= (xor_ln18_89_fu_1247_p2 & trunc_ln18_59_fu_1253_p1);
    xor_ln18_29_fu_1284_p3 <= (xor_ln18_90_fu_1275_p2 & trunc_ln18_61_fu_1281_p1);
    xor_ln18_2_fu_500_p3 <= (xor_ln18_62_fu_491_p2 & trunc_ln18_5_fu_497_p1);
    xor_ln18_30_fu_1502_p3 <= (xor_ln18_92_fu_1493_p2 & trunc_ln18_64_fu_1499_p1);
    xor_ln18_31_fu_443_p2 <= (bit_sel2_fu_436_p3 xor ap_const_lv1_1);
    xor_ln18_32_fu_1523_p3 <= (xor_ln18_93_fu_1517_p2 & trunc_ln18_1_reg_4091);
    xor_ln18_33_fu_1550_p3 <= (xor_ln18_94_fu_1541_p2 & trunc_ln18_66_fu_1547_p1);
    xor_ln18_34_fu_1578_p3 <= (xor_ln18_95_fu_1569_p2 & trunc_ln18_68_fu_1575_p1);
    xor_ln18_35_fu_1606_p3 <= (xor_ln18_96_fu_1597_p2 & trunc_ln18_70_fu_1603_p1);
    xor_ln18_36_fu_1634_p3 <= (xor_ln18_97_fu_1625_p2 & trunc_ln18_72_fu_1631_p1);
    xor_ln18_37_fu_1662_p3 <= (xor_ln18_98_fu_1653_p2 & trunc_ln18_74_fu_1659_p1);
    xor_ln18_38_fu_1690_p3 <= (xor_ln18_99_fu_1681_p2 & trunc_ln18_76_fu_1687_p1);
    xor_ln18_39_fu_1718_p3 <= (xor_ln18_100_fu_1709_p2 & trunc_ln18_78_fu_1715_p1);
    xor_ln18_3_fu_528_p3 <= (xor_ln18_63_fu_519_p2 & trunc_ln18_7_fu_525_p1);
    xor_ln18_40_fu_1746_p3 <= (xor_ln18_101_fu_1737_p2 & trunc_ln18_80_fu_1743_p1);
    xor_ln18_41_fu_1774_p3 <= (xor_ln18_102_fu_1765_p2 & trunc_ln18_82_fu_1771_p1);
    xor_ln18_42_fu_1802_p3 <= (xor_ln18_103_fu_1793_p2 & trunc_ln18_84_fu_1799_p1);
    xor_ln18_43_fu_1830_p3 <= (xor_ln18_104_fu_1821_p2 & trunc_ln18_86_fu_1827_p1);
    xor_ln18_44_fu_1858_p3 <= (xor_ln18_105_fu_1849_p2 & trunc_ln18_88_fu_1855_p1);
    xor_ln18_45_fu_1886_p3 <= (xor_ln18_106_fu_1877_p2 & trunc_ln18_90_fu_1883_p1);
    xor_ln18_46_fu_1914_p3 <= (xor_ln18_107_fu_1905_p2 & trunc_ln18_92_fu_1911_p1);
    xor_ln18_47_fu_1942_p3 <= (xor_ln18_108_fu_1933_p2 & trunc_ln18_94_fu_1939_p1);
    xor_ln18_48_fu_1970_p3 <= (xor_ln18_109_fu_1961_p2 & trunc_ln18_96_fu_1967_p1);
    xor_ln18_49_fu_1998_p3 <= (xor_ln18_110_fu_1989_p2 & trunc_ln18_98_fu_1995_p1);
    xor_ln18_4_fu_556_p3 <= (xor_ln18_64_fu_547_p2 & trunc_ln18_9_fu_553_p1);
    xor_ln18_50_fu_2026_p3 <= (xor_ln18_111_fu_2017_p2 & trunc_ln18_100_fu_2023_p1);
    xor_ln18_51_fu_2054_p3 <= (xor_ln18_112_fu_2045_p2 & trunc_ln18_102_fu_2051_p1);
    xor_ln18_52_fu_2082_p3 <= (xor_ln18_113_fu_2073_p2 & trunc_ln18_104_fu_2079_p1);
    xor_ln18_53_fu_2110_p3 <= (xor_ln18_114_fu_2101_p2 & trunc_ln18_106_fu_2107_p1);
    xor_ln18_54_fu_2138_p3 <= (xor_ln18_115_fu_2129_p2 & trunc_ln18_108_fu_2135_p1);
    xor_ln18_55_fu_2166_p3 <= (xor_ln18_116_fu_2157_p2 & trunc_ln18_110_fu_2163_p1);
    xor_ln18_56_fu_2194_p3 <= (xor_ln18_117_fu_2185_p2 & trunc_ln18_112_fu_2191_p1);
    xor_ln18_57_fu_2222_p3 <= (xor_ln18_118_fu_2213_p2 & trunc_ln18_114_fu_2219_p1);
    xor_ln18_58_fu_2250_p3 <= (xor_ln18_119_fu_2241_p2 & trunc_ln18_116_fu_2247_p1);
    xor_ln18_59_fu_2278_p3 <= (xor_ln18_120_fu_2269_p2 & trunc_ln18_118_fu_2275_p1);
    xor_ln18_5_fu_584_p3 <= (xor_ln18_65_fu_575_p2 & trunc_ln18_11_fu_581_p1);
    xor_ln18_60_fu_2306_p3 <= (xor_ln18_121_fu_2297_p2 & trunc_ln18_120_fu_2303_p1);
    xor_ln18_61_fu_2334_p3 <= (xor_ln18_122_fu_2325_p2 & trunc_ln18_122_fu_2331_p1);
    xor_ln18_62_fu_491_p2 <= (bit_sel5_fu_484_p3 xor ap_const_lv1_1);
    xor_ln18_63_fu_519_p2 <= (bit_sel6_fu_512_p3 xor ap_const_lv1_1);
    xor_ln18_64_fu_547_p2 <= (bit_sel8_fu_540_p3 xor ap_const_lv1_1);
    xor_ln18_65_fu_575_p2 <= (bit_sel9_fu_568_p3 xor ap_const_lv1_1);
    xor_ln18_66_fu_603_p2 <= (bit_sel11_fu_596_p3 xor ap_const_lv1_1);
    xor_ln18_67_fu_631_p2 <= (bit_sel12_fu_624_p3 xor ap_const_lv1_1);
    xor_ln18_68_fu_659_p2 <= (bit_sel14_fu_652_p3 xor ap_const_lv1_1);
    xor_ln18_69_fu_687_p2 <= (bit_sel15_fu_680_p3 xor ap_const_lv1_1);
    xor_ln18_6_fu_612_p3 <= (xor_ln18_66_fu_603_p2 & trunc_ln18_13_fu_609_p1);
    xor_ln18_70_fu_715_p2 <= (bit_sel17_fu_708_p3 xor ap_const_lv1_1);
    xor_ln18_71_fu_743_p2 <= (bit_sel18_fu_736_p3 xor ap_const_lv1_1);
    xor_ln18_72_fu_771_p2 <= (bit_sel20_fu_764_p3 xor ap_const_lv1_1);
    xor_ln18_73_fu_799_p2 <= (bit_sel21_fu_792_p3 xor ap_const_lv1_1);
    xor_ln18_74_fu_827_p2 <= (bit_sel23_fu_820_p3 xor ap_const_lv1_1);
    xor_ln18_75_fu_855_p2 <= (bit_sel24_fu_848_p3 xor ap_const_lv1_1);
    xor_ln18_76_fu_883_p2 <= (bit_sel26_fu_876_p3 xor ap_const_lv1_1);
    xor_ln18_77_fu_911_p2 <= (bit_sel27_fu_904_p3 xor ap_const_lv1_1);
    xor_ln18_78_fu_939_p2 <= (bit_sel29_fu_932_p3 xor ap_const_lv1_1);
    xor_ln18_79_fu_967_p2 <= (bit_sel30_fu_960_p3 xor ap_const_lv1_1);
    xor_ln18_7_fu_640_p3 <= (xor_ln18_67_fu_631_p2 & trunc_ln18_15_fu_637_p1);
    xor_ln18_80_fu_995_p2 <= (bit_sel32_fu_988_p3 xor ap_const_lv1_1);
    xor_ln18_81_fu_1023_p2 <= (bit_sel33_fu_1016_p3 xor ap_const_lv1_1);
    xor_ln18_82_fu_1051_p2 <= (bit_sel35_fu_1044_p3 xor ap_const_lv1_1);
    xor_ln18_83_fu_1079_p2 <= (bit_sel36_fu_1072_p3 xor ap_const_lv1_1);
    xor_ln18_84_fu_1107_p2 <= (bit_sel38_fu_1100_p3 xor ap_const_lv1_1);
    xor_ln18_85_fu_1135_p2 <= (bit_sel39_fu_1128_p3 xor ap_const_lv1_1);
    xor_ln18_86_fu_1163_p2 <= (bit_sel41_fu_1156_p3 xor ap_const_lv1_1);
    xor_ln18_87_fu_1191_p2 <= (bit_sel42_fu_1184_p3 xor ap_const_lv1_1);
    xor_ln18_88_fu_1219_p2 <= (bit_sel44_fu_1212_p3 xor ap_const_lv1_1);
    xor_ln18_89_fu_1247_p2 <= (bit_sel45_fu_1240_p3 xor ap_const_lv1_1);
    xor_ln18_8_fu_668_p3 <= (xor_ln18_68_fu_659_p2 & trunc_ln18_17_fu_665_p1);
    xor_ln18_90_fu_1275_p2 <= (bit_sel47_fu_1268_p3 xor ap_const_lv1_1);
    xor_ln18_92_fu_1493_p2 <= (bit_sel48_fu_1486_p3 xor ap_const_lv1_1);
    xor_ln18_93_fu_1517_p2 <= (bit_sel50_fu_1510_p3 xor ap_const_lv1_1);
    xor_ln18_94_fu_1541_p2 <= (bit_sel51_fu_1534_p3 xor ap_const_lv1_1);
    xor_ln18_95_fu_1569_p2 <= (bit_sel53_fu_1562_p3 xor ap_const_lv1_1);
    xor_ln18_96_fu_1597_p2 <= (bit_sel54_fu_1590_p3 xor ap_const_lv1_1);
    xor_ln18_97_fu_1625_p2 <= (bit_sel56_fu_1618_p3 xor ap_const_lv1_1);
    xor_ln18_98_fu_1653_p2 <= (bit_sel57_fu_1646_p3 xor ap_const_lv1_1);
    xor_ln18_99_fu_1681_p2 <= (bit_sel59_fu_1674_p3 xor ap_const_lv1_1);
    xor_ln18_9_fu_696_p3 <= (xor_ln18_69_fu_687_p2 & trunc_ln18_19_fu_693_p1);
    xor_ln18_fu_467_p2 <= (bit_sel3_fu_460_p3 xor ap_const_lv1_1);
    xor_ln18_s_fu_724_p3 <= (xor_ln18_70_fu_715_p2 & trunc_ln18_21_fu_721_p1);
    xor_ln47_10_fu_1362_p2 <= (xor_ln18_19_fu_1004_p3 xor trunc_ln18_42_fu_1012_p1);
    xor_ln47_11_fu_1368_p2 <= (xor_ln18_18_fu_976_p3 xor trunc_ln18_40_fu_984_p1);
    xor_ln47_12_fu_1374_p2 <= (xor_ln18_17_fu_948_p3 xor trunc_ln18_38_fu_956_p1);
    xor_ln47_13_fu_1380_p2 <= (xor_ln18_16_fu_920_p3 xor trunc_ln18_36_fu_928_p1);
    xor_ln47_14_fu_1386_p2 <= (xor_ln18_15_fu_892_p3 xor trunc_ln18_34_fu_900_p1);
    xor_ln47_15_fu_1392_p2 <= (xor_ln18_14_fu_864_p3 xor trunc_ln18_32_fu_872_p1);
    xor_ln47_16_fu_1398_p2 <= (xor_ln18_13_fu_836_p3 xor trunc_ln18_30_fu_844_p1);
    xor_ln47_17_fu_1404_p2 <= (xor_ln18_12_fu_808_p3 xor trunc_ln18_28_fu_816_p1);
    xor_ln47_18_fu_1410_p2 <= (xor_ln18_11_fu_780_p3 xor trunc_ln18_26_fu_788_p1);
    xor_ln47_19_fu_1416_p2 <= (xor_ln18_10_fu_752_p3 xor trunc_ln18_24_fu_760_p1);
    xor_ln47_1_fu_1308_p2 <= (xor_ln18_28_fu_1256_p3 xor trunc_ln18_60_fu_1264_p1);
    xor_ln47_20_fu_1422_p2 <= (xor_ln18_s_fu_724_p3 xor trunc_ln18_22_fu_732_p1);
    xor_ln47_21_fu_1428_p2 <= (xor_ln18_9_fu_696_p3 xor trunc_ln18_20_fu_704_p1);
    xor_ln47_22_fu_1434_p2 <= (xor_ln18_8_fu_668_p3 xor trunc_ln18_18_fu_676_p1);
    xor_ln47_23_fu_1440_p2 <= (xor_ln18_7_fu_640_p3 xor trunc_ln18_16_fu_648_p1);
    xor_ln47_24_fu_1446_p2 <= (xor_ln18_6_fu_612_p3 xor trunc_ln18_14_fu_620_p1);
    xor_ln47_25_fu_1452_p2 <= (xor_ln18_5_fu_584_p3 xor trunc_ln18_12_fu_592_p1);
    xor_ln47_26_fu_1458_p2 <= (xor_ln18_4_fu_556_p3 xor trunc_ln18_10_fu_564_p1);
    xor_ln47_27_fu_1464_p2 <= (xor_ln18_3_fu_528_p3 xor trunc_ln18_8_fu_536_p1);
    xor_ln47_28_fu_1470_p2 <= (xor_ln18_2_fu_500_p3 xor trunc_ln18_6_fu_508_p1);
    xor_ln47_29_fu_1476_p2 <= (xor_ln18_1_fu_473_p3 xor trunc_ln18_4_fu_480_p1);
    xor_ln47_2_fu_1314_p2 <= (xor_ln18_27_fu_1228_p3 xor trunc_ln18_58_fu_1236_p1);
    xor_ln47_30_fu_2352_p2 <= (xor_ln18_61_fu_2334_p3 xor trunc_ln18_123_fu_2342_p1);
    xor_ln47_31_fu_2358_p2 <= (xor_ln18_60_fu_2306_p3 xor trunc_ln18_121_fu_2314_p1);
    xor_ln47_32_fu_2364_p2 <= (xor_ln18_59_fu_2278_p3 xor trunc_ln18_119_fu_2286_p1);
    xor_ln47_33_fu_2370_p2 <= (xor_ln18_58_fu_2250_p3 xor trunc_ln18_117_fu_2258_p1);
    xor_ln47_34_fu_2376_p2 <= (xor_ln18_57_fu_2222_p3 xor trunc_ln18_115_fu_2230_p1);
    xor_ln47_35_fu_2382_p2 <= (xor_ln18_56_fu_2194_p3 xor trunc_ln18_113_fu_2202_p1);
    xor_ln47_36_fu_2388_p2 <= (xor_ln18_55_fu_2166_p3 xor trunc_ln18_111_fu_2174_p1);
    xor_ln47_37_fu_2394_p2 <= (xor_ln18_54_fu_2138_p3 xor trunc_ln18_109_fu_2146_p1);
    xor_ln47_38_fu_2400_p2 <= (xor_ln18_53_fu_2110_p3 xor trunc_ln18_107_fu_2118_p1);
    xor_ln47_39_fu_2406_p2 <= (xor_ln18_52_fu_2082_p3 xor trunc_ln18_105_fu_2090_p1);
    xor_ln47_3_fu_1320_p2 <= (xor_ln18_26_fu_1200_p3 xor trunc_ln18_56_fu_1208_p1);
    xor_ln47_40_fu_2412_p2 <= (xor_ln18_51_fu_2054_p3 xor trunc_ln18_103_fu_2062_p1);
    xor_ln47_41_fu_2418_p2 <= (xor_ln18_50_fu_2026_p3 xor trunc_ln18_101_fu_2034_p1);
    xor_ln47_42_fu_2424_p2 <= (xor_ln18_49_fu_1998_p3 xor trunc_ln18_99_fu_2006_p1);
    xor_ln47_43_fu_2430_p2 <= (xor_ln18_48_fu_1970_p3 xor trunc_ln18_97_fu_1978_p1);
    xor_ln47_44_fu_2436_p2 <= (xor_ln18_47_fu_1942_p3 xor trunc_ln18_95_fu_1950_p1);
    xor_ln47_45_fu_2442_p2 <= (xor_ln18_46_fu_1914_p3 xor trunc_ln18_93_fu_1922_p1);
    xor_ln47_46_fu_2448_p2 <= (xor_ln18_45_fu_1886_p3 xor trunc_ln18_91_fu_1894_p1);
    xor_ln47_47_fu_2454_p2 <= (xor_ln18_44_fu_1858_p3 xor trunc_ln18_89_fu_1866_p1);
    xor_ln47_48_fu_2460_p2 <= (xor_ln18_43_fu_1830_p3 xor trunc_ln18_87_fu_1838_p1);
    xor_ln47_49_fu_2466_p2 <= (xor_ln18_42_fu_1802_p3 xor trunc_ln18_85_fu_1810_p1);
    xor_ln47_4_fu_1326_p2 <= (xor_ln18_25_fu_1172_p3 xor trunc_ln18_54_fu_1180_p1);
    xor_ln47_50_fu_2472_p2 <= (xor_ln18_41_fu_1774_p3 xor trunc_ln18_83_fu_1782_p1);
    xor_ln47_51_fu_2478_p2 <= (xor_ln18_40_fu_1746_p3 xor trunc_ln18_81_fu_1754_p1);
    xor_ln47_52_fu_2484_p2 <= (xor_ln18_39_fu_1718_p3 xor trunc_ln18_79_fu_1726_p1);
    xor_ln47_53_fu_2490_p2 <= (xor_ln18_38_fu_1690_p3 xor trunc_ln18_77_fu_1698_p1);
    xor_ln47_54_fu_2496_p2 <= (xor_ln18_37_fu_1662_p3 xor trunc_ln18_75_fu_1670_p1);
    xor_ln47_55_fu_2502_p2 <= (xor_ln18_36_fu_1634_p3 xor trunc_ln18_73_fu_1642_p1);
    xor_ln47_56_fu_2508_p2 <= (xor_ln18_35_fu_1606_p3 xor trunc_ln18_71_fu_1614_p1);
    xor_ln47_57_fu_2514_p2 <= (xor_ln18_34_fu_1578_p3 xor trunc_ln18_69_fu_1586_p1);
    xor_ln47_58_fu_2520_p2 <= (xor_ln18_33_fu_1550_p3 xor trunc_ln18_67_fu_1558_p1);
    xor_ln47_59_fu_2526_p2 <= (xor_ln18_32_fu_1523_p3 xor trunc_ln18_65_fu_1530_p1);
    xor_ln47_5_fu_1332_p2 <= (xor_ln18_24_fu_1144_p3 xor trunc_ln18_52_fu_1152_p1);
    xor_ln47_6_fu_1338_p2 <= (xor_ln18_23_fu_1116_p3 xor trunc_ln18_50_fu_1124_p1);
    xor_ln47_7_fu_1344_p2 <= (xor_ln18_22_fu_1088_p3 xor trunc_ln18_48_fu_1096_p1);
    xor_ln47_8_fu_1350_p2 <= (xor_ln18_21_fu_1060_p3 xor trunc_ln18_46_fu_1068_p1);
    xor_ln47_9_fu_1356_p2 <= (xor_ln18_20_fu_1032_p3 xor trunc_ln18_44_fu_1040_p1);
    xor_ln47_fu_1302_p2 <= (xor_ln18_29_fu_1284_p3 xor trunc_ln18_62_fu_1292_p1);
    xor_ln64_1_fu_2789_p2 <= (xor_ln64_3_fu_2783_p2 xor trunc_ln18_1_reg_4091);
    xor_ln64_2_fu_2532_p2 <= (trunc_ln18_2_fu_432_p1 xor ap_const_lv1_1);
    xor_ln64_3_fu_2783_p2 <= (trunc_ln18_63_fu_1482_p1 xor ap_const_lv1_1);
    xor_ln64_fu_2538_p2 <= (xor_ln64_2_fu_2532_p2 xor trunc_ln18_reg_4085);
    xor_ln_fu_452_p3 <= (xor_ln18_31_fu_443_p2 & trunc_ln18_3_fu_449_p1);
    zext_ln47_1_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_414_p3),64));
    zext_ln47_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_401_p3),64));
    zext_ln64_100_fu_3642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_38_fu_3636_p2),3));
    zext_ln64_101_fu_3652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_39_fu_3646_p2),3));
    zext_ln64_102_fu_3662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_40_fu_3656_p2),4));
    zext_ln64_103_fu_3672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_41_fu_3666_p2),3));
    zext_ln64_104_fu_3682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_42_fu_3676_p2),3));
    zext_ln64_105_fu_3692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_43_fu_3686_p2),4));
    zext_ln64_106_fu_3879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_44_reg_4140),5));
    zext_ln64_107_fu_3888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_45_fu_3882_p2),6));
    zext_ln64_108_fu_3708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_46_fu_3702_p2),3));
    zext_ln64_109_fu_3718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_47_fu_3712_p2),3));
    zext_ln64_10_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_2623_p3),2));
    zext_ln64_110_fu_3728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_48_fu_3722_p2),4));
    zext_ln64_111_fu_3738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_49_fu_3732_p2),3));
    zext_ln64_112_fu_3748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_50_fu_3742_p2),3));
    zext_ln64_113_fu_3758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_51_fu_3752_p2),4));
    zext_ln64_114_fu_3892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_52_reg_4145),5));
    zext_ln64_115_fu_3774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_53_fu_3768_p2),3));
    zext_ln64_116_fu_3784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_54_fu_3778_p2),3));
    zext_ln64_117_fu_3794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_55_fu_3788_p2),4));
    zext_ln64_118_fu_3804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_56_fu_3798_p2),3));
    zext_ln64_119_fu_3814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_57_fu_3808_p2),3));
    zext_ln64_11_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_2615_p3),2));
    zext_ln64_120_fu_3824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_58_fu_3818_p2),4));
    zext_ln64_121_fu_3895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_59_reg_4150),5));
    zext_ln64_122_fu_3904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_60_fu_3898_p2),6));
    zext_ln64_123_fu_3914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_61_fu_3908_p2),7));
    zext_ln64_124_fu_3046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_3038_p3),2));
    zext_ln64_125_fu_3182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_3174_p3),2));
    zext_ln64_12_fu_3094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_2639_p3),2));
    zext_ln64_13_fu_3098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_2631_p3),2));
    zext_ln64_14_fu_3102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_2655_p3),2));
    zext_ln64_15_fu_3106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_2647_p3),2));
    zext_ln64_16_fu_3110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_2671_p3),2));
    zext_ln64_17_fu_3114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_2663_p3),2));
    zext_ln64_18_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2687_p3),2));
    zext_ln64_19_fu_3122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_2679_p3),2));
    zext_ln64_1_fu_3050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_2543_p3),2));
    zext_ln64_20_fu_3126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2703_p3),2));
    zext_ln64_21_fu_3130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2695_p3),2));
    zext_ln64_22_fu_3134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_2719_p3),2));
    zext_ln64_23_fu_3138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_2711_p3),2));
    zext_ln64_24_fu_3142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2735_p3),2));
    zext_ln64_25_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2727_p3),2));
    zext_ln64_26_fu_3150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2751_p3),2));
    zext_ln64_27_fu_3154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_2743_p3),2));
    zext_ln64_28_fu_3158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_2767_p3),2));
    zext_ln64_29_fu_3162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2759_p3),2));
    zext_ln64_2_fu_3054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_2559_p3),2));
    zext_ln64_30_fu_3166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_2775_p3),2));
    zext_ln64_31_fu_3170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln64_1_fu_2789_p2),2));
    zext_ln64_32_fu_3186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_2794_p3),2));
    zext_ln64_33_fu_3190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_2810_p3),2));
    zext_ln64_34_fu_3194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_2802_p3),2));
    zext_ln64_35_fu_3198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_2826_p3),2));
    zext_ln64_36_fu_3202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_2818_p3),2));
    zext_ln64_37_fu_3206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_2842_p3),2));
    zext_ln64_38_fu_3210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_2834_p3),2));
    zext_ln64_39_fu_3214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_2858_p3),2));
    zext_ln64_3_fu_3058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_2551_p3),2));
    zext_ln64_40_fu_3218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_2850_p3),2));
    zext_ln64_41_fu_3222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_2874_p3),2));
    zext_ln64_42_fu_3226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_2866_p3),2));
    zext_ln64_43_fu_3230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_2890_p3),2));
    zext_ln64_44_fu_3234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_2882_p3),2));
    zext_ln64_45_fu_3238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_fu_2906_p3),2));
    zext_ln64_46_fu_3242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_2898_p3),2));
    zext_ln64_47_fu_3246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_fu_2922_p3),2));
    zext_ln64_48_fu_3250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_2914_p3),2));
    zext_ln64_49_fu_3254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_2938_p3),2));
    zext_ln64_4_fu_3062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2575_p3),2));
    zext_ln64_50_fu_3258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_2930_p3),2));
    zext_ln64_51_fu_3262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_2954_p3),2));
    zext_ln64_52_fu_3266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_2946_p3),2));
    zext_ln64_53_fu_3270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_2970_p3),2));
    zext_ln64_54_fu_3274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_2962_p3),2));
    zext_ln64_55_fu_3278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_2986_p3),2));
    zext_ln64_56_fu_3282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_2978_p3),2));
    zext_ln64_57_fu_3286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_3002_p3),2));
    zext_ln64_58_fu_3290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_2994_p3),2));
    zext_ln64_59_fu_3294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_3018_p3),2));
    zext_ln64_5_fu_3066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_2567_p3),2));
    zext_ln64_60_fu_3298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_3010_p3),2));
    zext_ln64_61_fu_3302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_3026_p3),2));
    zext_ln64_62_fu_3312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_fu_3306_p2),3));
    zext_ln64_63_fu_3322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_1_fu_3316_p2),3));
    zext_ln64_64_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_2_fu_3326_p2),4));
    zext_ln64_65_fu_3342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_3_fu_3336_p2),3));
    zext_ln64_66_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_4_fu_3346_p2),3));
    zext_ln64_67_fu_3362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_5_fu_3356_p2),4));
    zext_ln64_68_fu_3834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_6_reg_4115),5));
    zext_ln64_69_fu_3378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_7_fu_3372_p2),3));
    zext_ln64_6_fu_3070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_2591_p3),2));
    zext_ln64_70_fu_3388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_8_fu_3382_p2),3));
    zext_ln64_71_fu_3398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_9_fu_3392_p2),4));
    zext_ln64_72_fu_3408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_10_fu_3402_p2),3));
    zext_ln64_73_fu_3418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_11_fu_3412_p2),3));
    zext_ln64_74_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_12_fu_3422_p2),4));
    zext_ln64_75_fu_3837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_13_reg_4120),5));
    zext_ln64_76_fu_3846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_14_fu_3840_p2),6));
    zext_ln64_77_fu_3444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_15_fu_3438_p2),3));
    zext_ln64_78_fu_3454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_16_fu_3448_p2),3));
    zext_ln64_79_fu_3464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_17_fu_3458_p2),4));
    zext_ln64_7_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_2583_p3),2));
    zext_ln64_80_fu_3474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_18_fu_3468_p2),3));
    zext_ln64_81_fu_3484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_19_fu_3478_p2),3));
    zext_ln64_82_fu_3494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_20_fu_3488_p2),4));
    zext_ln64_83_fu_3850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_21_reg_4125),5));
    zext_ln64_84_fu_3510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_22_fu_3504_p2),3));
    zext_ln64_85_fu_3520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_23_fu_3514_p2),3));
    zext_ln64_86_fu_3530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_24_fu_3524_p2),4));
    zext_ln64_87_fu_3540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_25_fu_3534_p2),3));
    zext_ln64_88_fu_3550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_26_fu_3544_p2),3));
    zext_ln64_89_fu_3560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_27_fu_3554_p2),4));
    zext_ln64_8_fu_3078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_2607_p3),2));
    zext_ln64_90_fu_3853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_28_reg_4130),5));
    zext_ln64_91_fu_3862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_29_fu_3856_p2),6));
    zext_ln64_92_fu_3872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_30_fu_3866_p2),7));
    zext_ln64_93_fu_3576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_31_fu_3570_p2),3));
    zext_ln64_94_fu_3586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_32_fu_3580_p2),3));
    zext_ln64_95_fu_3596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_33_fu_3590_p2),4));
    zext_ln64_96_fu_3606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_34_fu_3600_p2),3));
    zext_ln64_97_fu_3616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_35_fu_3610_p2),3));
    zext_ln64_98_fu_3626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_36_fu_3620_p2),4));
    zext_ln64_99_fu_3876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_37_reg_4135),5));
    zext_ln64_9_fu_3082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_2599_p3),2));
    zext_ln64_fu_3034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln64_fu_2538_p2),2));
end behav;
