Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 16 20:42:01 2024
| Host         : DESKTOP-4RDNORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_top_timing_summary_routed.rpt -pb zynq_top_timing_summary_routed.pb -rpx zynq_top_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                  Violations  
---------  ----------------  -----------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks               1           
TIMING-7   Critical Warning  No common node between related clocks                        1           
SYNTH-10   Warning           Wide multiplier                                              165         
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock  1           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name       1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.479        0.000                      0                35842        0.055        0.000                      0                35842        7.000        0.000                       0                 13769  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
clk_pl_lol            {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_slow_lol        {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 10.484        0.000                      0                 4027        0.087        0.000                      0                 4027        9.146        0.000                       0                  1620  
clk_pl_lol                                                                                                                                                              7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   98.408        0.000                       0                     2  
  clk_slow_lol             64.043        0.000                      0                22543        0.055        0.000                      0                22543       49.146        0.000                       0                 12143  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_slow_lol        2.479        0.000                      0                15994        1.531        0.000                      0                15994  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_slow_lol  clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_slow_lol        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.097ns (23.466%)  route 6.839ns (76.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.888    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.105     9.993 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1/O
                         net (fo=18, routed)          1.000    10.993    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.105    11.098 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.381    11.479    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.226    22.209    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/C
                         clock pessimism              0.192    22.401    
                         clock uncertainty           -0.302    22.099    
    SLICE_X34Y70         FDRE (Setup_fdre_C_CE)      -0.136    21.963    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.097ns (23.466%)  route 6.839ns (76.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.888    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.105     9.993 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1/O
                         net (fo=18, routed)          1.000    10.993    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.105    11.098 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.381    11.479    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.226    22.209    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.192    22.401    
                         clock uncertainty           -0.302    22.099    
    SLICE_X34Y70         FDRE (Setup_fdre_C_CE)      -0.136    21.963    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.097ns (23.466%)  route 6.839ns (76.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.888    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.105     9.993 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1/O
                         net (fo=18, routed)          1.000    10.993    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.105    11.098 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.381    11.479    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.226    22.209    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/C
                         clock pessimism              0.192    22.401    
                         clock uncertainty           -0.302    22.099    
    SLICE_X34Y70         FDRE (Setup_fdre_C_CE)      -0.136    21.963    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 2.097ns (23.466%)  route 6.839ns (76.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 22.209 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.888    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I2_O)        0.105     9.993 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1/O
                         net (fo=18, routed)          1.000    10.993    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.105    11.098 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.381    11.479    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.226    22.209    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X34Y70         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/C
                         clock pessimism              0.192    22.401    
                         clock uncertainty           -0.302    22.099    
    SLICE_X34Y70         FDRE (Setup_fdre_C_CE)      -0.136    21.963    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.963    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.786ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.097ns (24.275%)  route 6.542ns (75.725%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.734     9.885    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I4_O)        0.105     9.990 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=18, routed)          0.614    10.604    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.105    10.709 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.472    11.181    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_17
    SLICE_X28Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.262    22.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/C
                         clock pessimism              0.192    22.437    
                         clock uncertainty           -0.302    22.135    
    SLICE_X28Y76         FDRE (Setup_fdre_C_CE)      -0.168    21.967    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         21.967    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                 10.786    

Slack (MET) :             10.786ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.097ns (24.275%)  route 6.542ns (75.725%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 22.245 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.734     9.885    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I4_O)        0.105     9.990 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1/O
                         net (fo=18, routed)          0.614    10.604    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.105    10.709 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.472    11.181    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_17
    SLICE_X28Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.262    22.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y76         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/C
                         clock pessimism              0.192    22.437    
                         clock uncertainty           -0.302    22.135    
    SLICE_X28Y76         FDRE (Setup_fdre_C_CE)      -0.168    21.967    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         21.967    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                 10.786    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 2.097ns (24.359%)  route 6.512ns (75.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.889    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     9.994 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=18, routed)          0.345    10.339    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.105    10.444 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.708    11.151    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.261    22.244    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.192    22.436    
                         clock uncertainty           -0.302    22.134    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.168    21.966    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.815    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 2.097ns (24.359%)  route 6.512ns (75.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.889    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     9.994 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=18, routed)          0.345    10.339    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.105    10.444 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.708    11.151    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.261    22.244    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.192    22.436    
                         clock uncertainty           -0.302    22.134    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.168    21.966    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.815    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 2.097ns (24.359%)  route 6.512ns (75.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.889    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     9.994 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=18, routed)          0.345    10.339    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.105    10.444 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.708    11.151    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.261    22.244    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/C
                         clock pessimism              0.192    22.436    
                         clock uncertainty           -0.302    22.134    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.168    21.966    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.815    

Slack (MET) :             10.815ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 2.097ns (24.359%)  route 6.512ns (75.641%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 22.244 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.463     2.542    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     3.670 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          2.900     6.570    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.105     6.675 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     6.675    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.119 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=3, routed)           1.050     8.169    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.105     8.274 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8/O
                         net (fo=1, routed)           0.771     9.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8_n_0
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5/O
                         net (fo=8, routed)           0.738     9.889    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.105     9.994 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1/O
                         net (fo=18, routed)          0.345    10.339    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_6
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.105    10.444 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.708    11.151    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.261    22.244    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/C
                         clock pessimism              0.192    22.436    
                         clock uncertainty           -0.302    22.134    
    SLICE_X31Y74         FDRE (Setup_fdre_C_CE)      -0.168    21.966    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 10.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.473%)  route 0.349ns (62.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.577     0.913    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[8]/Q
                         net (fo=6, routed)           0.349     1.425    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/w_issuing_cnt[4]
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.470 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.470    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw_n_7
    SLICE_X30Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.931     1.297    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[9]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.383    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].w_issuing_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.863%)  route 0.358ns (63.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.559     0.895    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/Q
                         net (fo=5, routed)           0.358     1.417    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_axi_bvalid[0]
    SLICE_X32Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.462 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_inv_i_1__1/O
                         net (fo=1, routed)           0.000     1.462    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_inv_i_1__1_n_0
    SLICE_X32Y101        FDSE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.912     1.278    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X32Y101        FDSE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDSE (Hold_fdse_C_D)         0.121     1.364    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.410%)  route 0.183ns (49.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.641     0.977    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.183     1.301    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X33Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.346 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X33Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.826     1.192    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.907%)  route 0.116ns (45.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.552     0.888    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X35Y82         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.116     1.144    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X32Y82         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.817     1.183    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X32Y82         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.638     0.974    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y104        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.098     1.213    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X38Y103        SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.910     1.276    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y103        SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     0.990    
    SLICE_X38Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.099    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.816%)  route 0.099ns (41.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.638     0.974    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y104        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.099     1.214    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X38Y103        SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.910     1.276    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y103        SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.286     0.990    
    SLICE_X38Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.098    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=2, routed)           0.064     1.096    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.141 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X38Y94         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.824     1.190    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.121     1.026    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.084%)  route 0.057ns (30.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.641     0.977    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X35Y101        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.057     1.162    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X34Y101        SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.912     1.278    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y101        SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.045    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.594%)  route 0.135ns (51.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=32, routed)          0.135     1.155    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X38Y92         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.823     1.189    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.037    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=2, routed)           0.066     1.098    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X38Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.143 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.143    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data[0]
    SLICE_X38Y94         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.824     1.190    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.120     1.025    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y19   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y20   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y10   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y9    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y13   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y14   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X34Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X32Y104  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_lol
  To Clock:  clk_pl_lol

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_lol
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pl_lol }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y17   clk_wiz_0_i/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_lol
  To Clock:  clk_slow_lol

Setup :            0  Failing Endpoints,  Worst Slack       64.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.043ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.165ns  (logic 16.045ns (45.627%)  route 19.120ns (54.373%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 98.890 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.603    34.507    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.233    98.890    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[32]/C
                         clock pessimism              0.330    99.219    
                         clock uncertainty           -0.147    99.072    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.522    98.550    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[32]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                 64.043    

Slack (MET) :             64.043ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.165ns  (logic 16.045ns (45.627%)  route 19.120ns (54.373%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 98.890 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.603    34.507    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.233    98.890    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[33]/C
                         clock pessimism              0.330    99.219    
                         clock uncertainty           -0.147    99.072    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.522    98.550    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[33]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                 64.043    

Slack (MET) :             64.043ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.165ns  (logic 16.045ns (45.627%)  route 19.120ns (54.373%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 98.890 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.603    34.507    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.233    98.890    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[34]/C
                         clock pessimism              0.330    99.219    
                         clock uncertainty           -0.147    99.072    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.522    98.550    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[34]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                 64.043    

Slack (MET) :             64.043ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.165ns  (logic 16.045ns (45.627%)  route 19.120ns (54.373%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 98.890 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.603    34.507    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.233    98.890    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[35]/C
                         clock pessimism              0.330    99.219    
                         clock uncertainty           -0.147    99.072    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.522    98.550    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[35]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                 64.043    

Slack (MET) :             64.043ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.165ns  (logic 16.045ns (45.627%)  route 19.120ns (54.373%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 98.890 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.603    34.507    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.233    98.890    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[38]/C
                         clock pessimism              0.330    99.219    
                         clock uncertainty           -0.147    99.072    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.522    98.550    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[38]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                 64.043    

Slack (MET) :             64.043ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.165ns  (logic 16.045ns (45.627%)  route 19.120ns (54.373%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 98.890 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.603    34.507    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.233    98.890    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y91         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[39]/C
                         clock pessimism              0.330    99.219    
                         clock uncertainty           -0.147    99.072    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.522    98.550    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[39]
  -------------------------------------------------------------------
                         required time                         98.550    
                         arrival time                         -34.507    
  -------------------------------------------------------------------
                         slack                                 64.043    

Slack (MET) :             64.082ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.128ns  (logic 16.045ns (45.676%)  route 19.083ns (54.324%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 98.891 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.566    34.469    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.234    98.891    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[40]/C
                         clock pessimism              0.330    99.220    
                         clock uncertainty           -0.147    99.073    
    SLICE_X44Y93         FDRE (Setup_fdre_C_R)       -0.522    98.551    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[40]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                         -34.469    
  -------------------------------------------------------------------
                         slack                                 64.082    

Slack (MET) :             64.082ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.128ns  (logic 16.045ns (45.676%)  route 19.083ns (54.324%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 98.891 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.566    34.469    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.234    98.891    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[41]/C
                         clock pessimism              0.330    99.220    
                         clock uncertainty           -0.147    99.073    
    SLICE_X44Y93         FDRE (Setup_fdre_C_R)       -0.522    98.551    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[41]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                         -34.469    
  -------------------------------------------------------------------
                         slack                                 64.082    

Slack (MET) :             64.082ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.128ns  (logic 16.045ns (45.676%)  route 19.083ns (54.324%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 98.891 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.566    34.469    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.234    98.891    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[42]/C
                         clock pessimism              0.330    99.220    
                         clock uncertainty           -0.147    99.073    
    SLICE_X44Y93         FDRE (Setup_fdre_C_R)       -0.522    98.551    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[42]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                         -34.469    
  -------------------------------------------------------------------
                         slack                                 64.082    

Slack (MET) :             64.082ns  (required time - arrival time)
  Source:                 PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_slow_lol rise@100.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        35.128ns  (logic 16.045ns (45.676%)  route 19.083ns (54.324%))
  Logic Levels:           67  (CARRY4=50 DSP48E1=3 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 98.891 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.367    -0.659    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X51Y81         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.348    -0.311 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay3_reg_reg[4031]/Q
                         net (fo=130, routed)         1.266     0.955    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/Delay3_out1
    SLICE_X55Y89         LUT3 (Prop_lut3_I1_O)        0.259     1.214 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/multiplier_mul_temp_i_1/O
                         net (fo=54, routed)          2.929     4.143    PL_i/u_integration_block1/u_accumulator_scorer/Switch_out1_re[27]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.406     7.549 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2/PCOUT[47]
                         net (fo=1, routed)           0.056     7.605    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__2_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.043 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.045    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__3_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.271    10.316 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4/P[19]
                         net (fo=2, routed)           0.834    11.150    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__4_n_86
    SLICE_X33Y75         LUT3 (Prop_lut3_I0_O)        0.105    11.255 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3/O
                         net (fo=2, routed)           0.820    12.075    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_3_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.105    12.180 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.180    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_i_7_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.637 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.637    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.735 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.735    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__5_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.833 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.833    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__6_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.931 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.931    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__7_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.029 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.029    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__8_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.127 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.127    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__9_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.225 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.225    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__10_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.323 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.323    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__11_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.421 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.421    PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__12_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.621 r  PL_i/u_integration_block1/u_accumulator_scorer/multiplier_mul_temp__1_carry__13/O[2]
                         net (fo=2, routed)           1.308    14.929    PL_i/u_integration_block1/u_accumulator_scorer/p_0_in3_in
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.253    15.182 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1/O
                         net (fo=1, routed)           0.000    15.182    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_i_1_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.605 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.605    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.705 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__0_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.805 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.805    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.905 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.905    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.005 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.005    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.105 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4/CO[3]
                         net (fo=1, routed)           0.008    16.113    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.213 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.213    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__5_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.313 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.313    PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__6_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.512 r  PL_i/u_integration_block1/u_accumulator_scorer/Magnitude_Square1_out11_carry__7/O[2]
                         net (fo=2, routed)           1.015    17.528    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_cast[34]
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.244    17.772 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2/O
                         net (fo=1, routed)           0.000    17.772    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_i_2_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.104 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.104    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__7_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.202 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.202    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__8_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.300 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.300    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__9_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.398 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10/CO[3]
                         net (fo=1, routed)           0.000    18.398    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__10_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.496 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11/CO[3]
                         net (fo=1, routed)           0.000    18.496    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__11_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.594 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.594    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__12_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.692 r  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13/CO[3]
                         net (fo=1, routed)           0.000    18.692    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__13_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.952 f  PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14/O[3]
                         net (fo=145, routed)         2.900    21.851    PL_i/u_integration_block1/u_accumulator_scorer/Add2_add_temp_carry__14_n_4
    SLICE_X44Y71         LUT3 (Prop_lut3_I1_O)        0.257    22.108 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164/O
                         net (fo=1, routed)           0.389    22.497    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_164_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.977 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107/CO[3]
                         net (fo=1, routed)           0.000    22.977    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_107_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.075 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159/CO[3]
                         net (fo=1, routed)           0.000    23.075    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_159_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.173 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.173    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_103_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.271 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.008    23.280    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_45_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.378 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.378    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_98_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.476 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.476    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_44_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.574 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.574    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_77_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.672 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.672    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_43_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.770 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82/CO[3]
                         net (fo=1, routed)           0.000    23.770    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_82_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.868 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.868    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_42_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.966 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.966    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_92_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.064 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.064    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_46_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.162 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.162    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_86_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    24.427 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_117/O[1]
                         net (fo=1, routed)           0.793    25.219    PL_i/u_integration_block1/u_accumulator_scorer/Abs_y0[54]
    SLICE_X44Y83         LUT4 (Prop_lut4_I0_O)        0.260    25.479 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85/O
                         net (fo=4, routed)           0.571    26.050    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_85_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.267    26.317 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50/O
                         net (fo=2, routed)           0.814    27.130    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_50_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.105    27.235 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13/O
                         net (fo=3, routed)           0.707    27.942    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_13_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.105    28.047 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40/O
                         net (fo=11, routed)          0.548    28.595    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_40_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.105    28.700 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_i_14/O
                         net (fo=10, routed)          0.797    29.498    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[35]
    SLICE_X45Y79         LUT4 (Prop_lut4_I2_O)        0.105    29.603 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12/O
                         net (fo=2, routed)           0.912    30.515    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_12_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.105    30.620 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_i_1/O
                         net (fo=1, routed)           0.698    31.317    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_cast_1[34]
    SLICE_X45Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    31.635 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry/CO[3]
                         net (fo=1, routed)           0.000    31.635    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.733 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.733    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__0_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.831 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.831    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__1_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.929 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.929    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.027 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.027    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__3_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.125 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    32.125    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__4_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.223 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    32.223    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.321 r  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    32.321    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__6_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    32.501 f  PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7/O[0]
                         net (fo=48, routed)          1.143    33.645    PL_i/u_integration_block1/u_accumulator_scorer/Add_add_temp_carry__7_n_7
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.259    33.904 r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1/O
                         net (fo=32, routed)          0.566    34.469    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.234    98.891    PL_i/u_integration_block1/u_accumulator_scorer/clk_out1
    SLICE_X44Y93         FDRE                                         r  PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[43]/C
                         clock pessimism              0.330    99.220    
                         clock uncertainty           -0.147    99.073    
    SLICE_X44Y93         FDRE (Setup_fdre_C_R)       -0.522    98.551    PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1_reg[43]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                         -34.469    
  -------------------------------------------------------------------
                         slack                                 64.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddr2Dly_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.792%)  route 0.154ns (52.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.572    -0.611    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X55Y85         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddr2Dly_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_wrAddr2Dly_reg[7]/Q
                         net (fo=4, routed)           0.154    -0.316    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/wr_addr[7]
    RAMB36_X3Y17         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.882    -0.810    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/clk_out1
    RAMB36_X3Y17         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1/CLKARDCLK
                         clock pessimism              0.256    -0.554    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.371    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/Delay_reg_reg_r_5002/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/Delay_reg_reg_r_5003/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.189%)  route 0.207ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.555    -0.628    PL_i/u_integration_block1/clk_out1
    SLICE_X48Y32         FDRE                                         r  PL_i/u_integration_block1/Delay_reg_reg_r_5002/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  PL_i/u_integration_block1/Delay_reg_reg_r_5002/Q
                         net (fo=1, routed)           0.207    -0.293    PL_i/u_integration_block1/Delay_reg_reg_r_5002_n_0
    SLICE_X51Y30         FDRE                                         r  PL_i/u_integration_block1/Delay_reg_reg_r_5003/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.815    -0.877    PL_i/u_integration_block1/clk_out1
    SLICE_X51Y30         FDRE                                         r  PL_i/u_integration_block1/Delay_reg_reg_r_5003/C
                         clock pessimism              0.504    -0.372    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.017    -0.355    PL_i/u_integration_block1/Delay_reg_reg_r_5003
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/Delay_reg_reg_r_6751/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/Delay_reg_reg_r_6752/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.310%)  route 0.235ns (64.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.583    -0.600    PL_i/u_integration_block1/clk_out1
    SLICE_X80Y55         FDRE                                         r  PL_i/u_integration_block1/Delay_reg_reg_r_6751/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  PL_i/u_integration_block1/Delay_reg_reg_r_6751/Q
                         net (fo=1, routed)           0.235    -0.237    PL_i/u_integration_block1/Delay_reg_reg_r_6751_n_0
    SLICE_X80Y49         FDRE                                         r  PL_i/u_integration_block1/Delay_reg_reg_r_6752/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.858    -0.834    PL_i/u_integration_block1/clk_out1
    SLICE_X80Y49         FDRE                                         r  PL_i/u_integration_block1/Delay_reg_reg_r_6752/C
                         clock pessimism              0.509    -0.324    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.017    -0.307    PL_i/u_integration_block1/Delay_reg_reg_r_6752
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.602    -0.581    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X90Y85         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_2_reg[1][24]/Q
                         net (fo=2, routed)           0.118    -0.299    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/wr_din[24]
    RAMB36_X4Y17         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.913    -0.779    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/clk_out1
    RAMB36_X4Y17         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg_1/CLKARDCLK
                         clock pessimism              0.255    -0.524    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.369    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.904%)  route 0.166ns (54.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.573    -0.610    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X56Y84         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_5_reg[1][20]/Q
                         net (fo=1, routed)           0.166    -0.303    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/wr_din[20]
    RAMB36_X3Y17         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.882    -0.810    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/clk_out1
    RAMB36_X3Y17         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1/CLKARDCLK
                         clock pessimism              0.275    -0.535    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.380    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.651%)  route 0.168ns (54.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.576    -0.607    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X56Y91         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][26]/Q
                         net (fo=1, routed)           0.168    -0.298    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/wr_din[26]
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.884    -0.808    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk_out1
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/CLKARDCLK
                         clock pessimism              0.275    -0.533    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155    -0.378    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.749%)  route 0.167ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.577    -0.606    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X56Y93         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][27]/Q
                         net (fo=1, routed)           0.167    -0.298    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/wr_din[27]
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.884    -0.808    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk_out1
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/CLKARDCLK
                         clock pessimism              0.275    -0.533    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.378    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.444%)  route 0.156ns (52.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.574    -0.609    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X55Y89         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][22]/Q
                         net (fo=1, routed)           0.156    -0.312    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/wr_din[22]
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.884    -0.808    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk_out1
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/CLKARDCLK
                         clock pessimism              0.256    -0.552    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.397    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg2_re_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.955%)  route 0.203ns (59.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.664    -0.518    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/clk_out1
    SLICE_X80Y107        FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg2_re_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg2_re_reg[27]/Q
                         net (fo=1, routed)           0.203    -0.174    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg2_re[27]
    SLICE_X80Y99         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.853    -0.839    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/clk_out1
    SLICE_X80Y99         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[27]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.070    -0.264    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dinReg3_re_reg[27]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_slow_lol rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.268%)  route 0.185ns (56.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.576    -0.607    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/clk_out1
    SLICE_X56Y92         FDRE                                         r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][25]/Q
                         net (fo=1, routed)           0.185    -0.281    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/wr_din[25]
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.884    -0.808    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk_out1
    RAMB36_X3Y18         RAMB36E1                                     r  PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1/CLKARDCLK
                         clock pessimism              0.275    -0.533    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.378    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_slow_lol
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_i/clk_out1 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X4Y35    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_im_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X3Y33    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_im_pipe1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X4Y29    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X3Y29    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X4Y33    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_im_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X4Y31    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_im_pipe1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X3Y35    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X3Y31    PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X3Y21    PL_i/u_integration_block1/u_Subsystem/u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         100.000     96.728     DSP48_X3Y19    PL_i/u_integration_block1/u_Subsystem/u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         50.000      49.146     SLICE_X30Y112  PL_i/Delay_reg_reg[13]_srl13___PL_i_u_integration_block1_Delay_reg_reg_r_4112/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         50.000      49.146     SLICE_X30Y112  PL_i/Delay_reg_reg[13]_srl13___PL_i_u_integration_block1_Delay_reg_reg_r_4112/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X34Y81   PL_i/u_integration_block1/Delay_reg_reg[1023]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5123/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X34Y81   PL_i/u_integration_block1/Delay_reg_reg[1023]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5123/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1055]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5155/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1055]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5155/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1087]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5187/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1087]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5187/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1119]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5219/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1119]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5219/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         50.000      49.146     SLICE_X30Y112  PL_i/Delay_reg_reg[13]_srl13___PL_i_u_integration_block1_Delay_reg_reg_r_4112/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         50.000      49.146     SLICE_X30Y112  PL_i/Delay_reg_reg[13]_srl13___PL_i_u_integration_block1_Delay_reg_reg_r_4112/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X34Y81   PL_i/u_integration_block1/Delay_reg_reg[1023]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5123/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X34Y81   PL_i/u_integration_block1/Delay_reg_reg[1023]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5123/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1055]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5155/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1055]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5155/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1087]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5187/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1087]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5187/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1119]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5219/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         50.000      49.146     SLICE_X32Y81   PL_i/u_integration_block1/Delay_reg_reg[1119]_srl32___PL_i_u_integration_block1_Delay_reg_reg_r_5219/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clk_wiz_0_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_slow_lol

Setup :            0  Failing Endpoints,  Worst Slack        2.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.990ns  (logic 0.538ns (4.142%)  route 12.452ns (95.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.401    95.660    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/p_0_in
    DSP48_X0Y0           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.410    99.067    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/clk_out1
    DSP48_X0Y0           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4/CLK
                         clock pessimism              0.000    99.067    
                         clock uncertainty           -0.499    98.568    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.429    98.139    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4
  -------------------------------------------------------------------
                         required time                         98.139    
                         arrival time                         -95.660    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.947ns  (logic 0.538ns (4.156%)  route 12.409ns (95.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.358    95.617    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    DSP48_X0Y2           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.410    99.067    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    DSP48_X0Y2           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4/CLK
                         clock pessimism              0.000    99.067    
                         clock uncertainty           -0.499    98.568    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.429    98.139    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp__4
  -------------------------------------------------------------------
                         required time                         98.139    
                         arrival time                         -95.617    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.907ns  (logic 0.538ns (4.168%)  route 12.369ns (95.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.318    95.577    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/p_0_in
    DSP48_X0Y1           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.410    99.067    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/clk_out1
    DSP48_X0Y1           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/CLK
                         clock pessimism              0.000    99.067    
                         clock uncertainty           -0.499    98.568    
    DSP48_X0Y1           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.429    98.139    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5
  -------------------------------------------------------------------
                         required time                         98.139    
                         arrival time                         -95.577    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.776ns  (logic 0.538ns (4.211%)  route 12.238ns (95.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 99.066 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.187    95.446    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    DSP48_X0Y3           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.409    99.066    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    DSP48_X0Y3           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/CLK
                         clock pessimism              0.000    99.066    
                         clock uncertainty           -0.499    98.567    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.429    98.138    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5
  -------------------------------------------------------------------
                         required time                         98.138    
                         arrival time                         -95.446    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[0]__1/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.750ns  (logic 0.538ns (4.220%)  route 12.212ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 98.986 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.161    95.420    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    SLICE_X11Y3          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[0]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.329    98.986    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    SLICE_X11Y3          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[0]__1/C
                         clock pessimism              0.000    98.986    
                         clock uncertainty           -0.499    98.486    
    SLICE_X11Y3          FDRE (Setup_fdre_C_R)       -0.352    98.134    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[0]__1
  -------------------------------------------------------------------
                         required time                         98.134    
                         arrival time                         -95.420    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[16]__2/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.750ns  (logic 0.538ns (4.220%)  route 12.212ns (95.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 98.986 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.161    95.420    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    SLICE_X11Y3          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[16]__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.329    98.986    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    SLICE_X11Y3          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[16]__2/C
                         clock pessimism              0.000    98.986    
                         clock uncertainty           -0.499    98.486    
    SLICE_X11Y3          FDRE (Setup_fdre_C_R)       -0.352    98.134    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[16]__2
  -------------------------------------------------------------------
                         required time                         98.134    
                         arrival time                         -95.420    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.887ns  (logic 0.538ns (4.175%)  route 12.349ns (95.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 99.067 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.298    95.557    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/p_0_in
    DSP48_X0Y1           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.410    99.067    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/clk_out1
    DSP48_X0Y1           DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5/CLK
                         clock pessimism              0.000    99.067    
                         clock uncertainty           -0.499    98.568    
    DSP48_X0Y1           DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.296    98.272    PL_i/u_integration_block1/u_Subsystem/u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg__5
  -------------------------------------------------------------------
                         required time                         98.272    
                         arrival time                         -95.557    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[5]__1/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.688ns  (logic 0.538ns (4.240%)  route 12.150ns (95.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 98.986 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.099    95.358    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    SLICE_X11Y4          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[5]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.329    98.986    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    SLICE_X11Y4          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[5]__1/C
                         clock pessimism              0.000    98.986    
                         clock uncertainty           -0.499    98.486    
    SLICE_X11Y4          FDRE (Setup_fdre_C_R)       -0.352    98.134    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[5]__1
  -------------------------------------------------------------------
                         required time                         98.134    
                         arrival time                         -95.358    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[6]__1/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.688ns  (logic 0.538ns (4.240%)  route 12.150ns (95.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 98.986 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.099    95.358    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    SLICE_X11Y4          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[6]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.329    98.986    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    SLICE_X11Y4          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[6]__1/C
                         clock pessimism              0.000    98.986    
                         clock uncertainty           -0.499    98.486    
    SLICE_X11Y4          FDRE (Setup_fdre_C_R)       -0.352    98.134    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[6]__1
  -------------------------------------------------------------------
                         required time                         98.134    
                         arrival time                         -95.358    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[10]__1/R
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_slow_lol rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        12.640ns  (logic 0.538ns (4.256%)  route 12.102ns (95.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 98.986 - 100.000 ) 
    Source Clock Delay      (SCD):    2.670ns = ( 82.670 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    80.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    81.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.591    82.670    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y132        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.433    83.103 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.051    86.154    design_1_wrapper_i/peripheral_aresetn[0]
    SLICE_X66Y91         LUT1 (Prop_lut1_I0_O)        0.105    86.259 r  design_1_wrapper_i/minResRX2FFTTwdlMapping_twdlAddrMap_reg_i_1/O
                         net (fo=9275, routed)        9.051    95.310    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/p_0_in
    SLICE_X11Y7          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[10]__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363   101.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    96.125 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    97.580    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    97.657 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.329    98.986    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/clk_out1
    SLICE_X11Y7          FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[10]__1/C
                         clock pessimism              0.000    98.986    
                         clock uncertainty           -0.499    98.486    
    SLICE_X11Y7          FDRE (Setup_fdre_C_R)       -0.352    98.134    PL_i/u_integration_block1/u_Subsystem/u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[10]__1
  -------------------------------------------------------------------
                         required time                         98.134    
                         arrival time                         -95.310    
  -------------------------------------------------------------------
                         slack                                  2.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulse_from_trigger/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.174     1.207    design_1_wrapper_i/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.252 r  design_1_wrapper_i/Delay1_out1_i_1/O
                         net (fo=1, routed)           0.000     1.252    pulse_from_trigger/Delay1_out1_reg_0
    SLICE_X39Y91         FDRE                                         r  pulse_from_trigger/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.823    -0.869    pulse_from_trigger/clk_out1
    SLICE_X39Y91         FDRE                                         r  pulse_from_trigger/Delay1_out1_reg/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.499    -0.370    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.091    -0.279    pulse_from_trigger/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.939ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.010%)  route 0.624ns (72.990%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 f  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.434     1.702    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/GPIO_pulse
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/Delay_out1_i_1__16/O
                         net (fo=1, routed)           0.000     1.747    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/Delay_out1_reg_6
    SLICE_X45Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.909    -0.783    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/clk_out1
    SLICE_X45Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/Delay_out1_reg/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.499    -0.284    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092    -0.192    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.231ns (25.978%)  route 0.658ns (74.022%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 f  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.468     1.736    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/GPIO_pulse
    SLICE_X45Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/Delay_out1_i_1__17/O
                         net (fo=1, routed)           0.000     1.781    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/Delay_out1_reg_1
    SLICE_X45Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.909    -0.783    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/clk_out1
    SLICE_X45Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/Delay_out1_reg/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.499    -0.284    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092    -0.192    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.989ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_8_ss/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.503%)  route 0.675ns (74.497%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 f  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.485     1.752    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/GPIO_pulse
    SLICE_X37Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_9_ss/Delay_out1_i_1__18/O
                         net (fo=1, routed)           0.000     1.797    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_8_ss/Delay_out1_reg_5
    SLICE_X37Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_8_ss/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.909    -0.783    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_8_ss/clk_out1
    SLICE_X37Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_8_ss/Delay_out1_reg/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.499    -0.284    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.092    -0.192    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_8_ss/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             1.989ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.231ns (28.136%)  route 0.590ns (71.864%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.400     1.668    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/GPIO_pulse
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.713 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/Delay_out1_i_1__2/O
                         net (fo=1, routed)           0.000     1.713    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/Switch5_out1
    SLICE_X49Y99         FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.825    -0.867    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/clk_out1
    SLICE_X49Y99         FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/Delay_out1_reg/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.499    -0.368    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091    -0.277    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_10/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.066ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_16/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.231ns (23.579%)  route 0.749ns (76.421%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 f  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.559     1.826    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_1_ss/GPIO_pulse
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.871 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_1_ss/Delay_out1_i_1__22/O
                         net (fo=1, routed)           0.000     1.871    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_16/Delay_out1_reg_1
    SLICE_X33Y113        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_16/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.906    -0.786    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_16/clk_out1
    SLICE_X33Y113        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_16/Delay_out1_reg/C
                         clock pessimism              0.000    -0.786    
                         clock uncertainty            0.499    -0.287    
    SLICE_X33Y113        FDRE (Hold_fdre_C_D)         0.092    -0.195    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_16/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.072ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.231ns (25.525%)  route 0.674ns (74.475%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.484     1.752    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/GPIO_pulse
    SLICE_X49Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_12/Delay_out1_i_1__1/O
                         net (fo=1, routed)           0.000     1.797    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/Switch4_out1
    SLICE_X49Y99         FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.825    -0.867    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/clk_out1
    SLICE_X49Y99         FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/Delay_out1_reg/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.499    -0.368    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.092    -0.276    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_11/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.231ns (23.291%)  route 0.761ns (76.709%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.571     1.838    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/GPIO_pulse
    SLICE_X37Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/Delay_out1_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/Switch2_out1
    SLICE_X37Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.909    -0.783    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/clk_out1
    SLICE_X37Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/Delay_out1_reg/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.499    -0.284    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.091    -0.193    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_13/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.159ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.231ns (21.473%)  route 0.845ns (78.527%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.655     1.922    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_15/GPIO_pulse
    SLICE_X37Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.967 r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_15/Delay_out1_i_1/O
                         net (fo=1, routed)           0.000     1.967    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/Switch1_out1
    SLICE_X37Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.909    -0.783    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/clk_out1
    SLICE_X37Y107        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/Delay_out1_reg/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.499    -0.284    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.092    -0.192    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_14/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.166ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_5_ss/Delay_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_slow_lol
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_lol rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.229ns (20.925%)  route 0.865ns (79.075%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.556     0.892    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.223    pulse_from_trigger/GPIO[0]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  pulse_from_trigger/Delay_out1_i_2/O
                         net (fo=57, routed)          0.675     1.943    pulse_from_trigger/GPIO_pulse
    SLICE_X33Y114        LUT2 (Prop_lut2_I0_O)        0.043     1.986 r  pulse_from_trigger/Delay_out1_i_1__4/O
                         net (fo=1, routed)           0.000     1.986    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_5_ss/Switch10_out1
    SLICE_X33Y114        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_5_ss/Delay_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       0.906    -0.786    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_5_ss/clk_out1
    SLICE_X33Y114        FDRE                                         r  PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_5_ss/Delay_out1_reg/C
                         clock pessimism              0.000    -0.786    
                         clock uncertainty            0.499    -0.287    
    SLICE_X33Y114        FDRE (Hold_fdre_C_D)         0.107    -0.180    PL_i/u_integration_block1/u_Subsystem/u_16bLFSR1/u_5_ss/Delay_out1_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  2.166    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.996ns  (logic 0.105ns (5.262%)  route 1.891ns (94.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.891     1.891    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y130        LUT1 (Prop_lut1_I0_O)        0.105     1.996 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.996    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y130        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.418     2.400    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y130        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.045ns (4.815%)  route 0.890ns (95.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.890     0.890    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y130        LUT1 (Prop_lut1_I0_O)        0.045     0.935 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.935    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y130        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        0.919     1.285    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y130        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_slow_lol
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/Delay_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.433ns (65.949%)  route 0.224ns (34.051%))
  Logic Levels:           0  
  Clock Path Skew:        2.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.593    -0.433    PL_i/clk_out1
    SLICE_X30Y115        FDRE                                         r  PL_i/Delay_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDRE (Prop_fdre_C_Q)         0.433     0.000 r  PL_i/Delay_reg_reg[15]/Q
                         net (fo=1, routed)           0.224     0.224    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X31Y115        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.425     2.407    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y115        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/Delay_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.347ns (64.912%)  route 0.188ns (35.088%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.425    -0.918    PL_i/clk_out1
    SLICE_X30Y115        FDRE                                         r  PL_i/Delay_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDRE (Prop_fdre_C_Q)         0.347    -0.571 r  PL_i/Delay_reg_reg[15]/Q
                         net (fo=1, routed)           0.188    -0.384    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X31Y115        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1620, routed)        1.593     2.672    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y115        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.216ns  (logic 0.085ns (2.643%)  route 3.131ns (97.357%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk_pl_lol (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429    11.429 f  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110    12.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.247     6.292 f  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.597     7.889    clk_wiz_0_i/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     7.974 f  clk_wiz_0_i/inst/clkf_buf/O
                         net (fo=1, routed)           1.534     9.508    clk_wiz_0_i/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.077ns (2.656%)  route 2.822ns (97.344%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkf_buf/O
                         net (fo=1, routed)           1.367    -0.976    clk_wiz_0_i/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_slow_lol

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[0]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_23
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[10]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_13
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[11]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_12
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[12]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_11
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[13]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_10
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[14]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_9
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[15]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_8
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[16]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_7
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[17]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_6
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[1]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_22
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -3.875 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.420    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.343 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.436    -0.907    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[0]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_23
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[10]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_13
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[11]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_12
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[12]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_11
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[13]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_10
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[14]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_9
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[15]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_8
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[16]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_7
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[17]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_6
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK

Slack:                    inf
  Source:                 PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[1]
                            (internal pin)
  Destination:            PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_slow_lol  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y10          DSP48E1                      0.000     0.000 r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1_n_22
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_lol rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_pl_lol (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0_i/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=12172, routed)       1.592    -0.434    PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/clk_out1
    DSP48_X4Y11          DSP48E1                                      r  PL_i/u_integration_block1/u_Subsystem/u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg/CLK





