# ðŸŒ€ SPI Controller (FPGA Implementation)

## ðŸ“– Overview
This project implements an **SPI (Serial Peripheral Interface) controller** on FPGA.  
It supports:  
- **All 4 SPI modes (Mode 0, 1, 2, 3)**  
- **Full-duplex communication** (simultaneous transmit & receive)  
- Configurable clock polarity (CPOL) and clock phase (CPHA)  
- Flexible data width (parameterizable)  

The design is written in synthesizable Verilog/SystemVerilog and verified with simulation testbenches.

---

## ðŸ›  Features
- âœ… Supports **SPI Master/Slave** configuration  
- âœ… **4 modes of operation** (CPOL = 0/1, CPHA = 0/1)  
- âœ… **Full-duplex** transfer with MOSI & MISO  
- âœ… Parameterizable data width (e.g., 8-bit, 16-bit)  
- âœ… Synchronous design with FPGA clock  
- âœ… Waveform testbenches provided for **each mode**  

---

## ðŸ“¡ SPI Protocol Recap
- **Lines Used:**  
  - `SCLK` â€“ Serial Clock (generated by master)  
  - `MOSI` â€“ Master Out Slave In  
  - `MISO` â€“ Master In Slave Out  
  - `CS_n` â€“ Chip Select (active low)  

- **Modes:**  
  | Mode | CPOL | CPHA | Description |
  |------|------|------|-------------|
  | 0    | 0    | 0    | Data sampled on rising edge, shifted on falling edge |
  | 1    | 0    | 1    | Data sampled on falling edge, shifted on rising edge |
  | 2    | 1    | 0    | Data sampled on falling edge, shifted on rising edge |
  | 3    | 1    | 1    | Data sampled on rising edge, shifted on falling edge |

---
