<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>MotorCtrl Projekt: DSP2803x_SysCtrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Logo_Beuth Hochschule Berlin.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorCtrl Projekt
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_d_s_p2803x___sys_ctrl_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">DSP2803x_SysCtrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2803x___sys_ctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2803x_SysCtrl.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2803x Device System Control Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2803x C/C++ Header Files and Peripheral Examples V126 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: November 30, 2011 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef DSP2803x_SYS_CTRL_H</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSP2803x_SYS_CTRL_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// System Control Individual Register Bit Definitions:</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// XCLKOUT Control</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   24</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_x_c_l_k___b_i_t_s">XCLK_BITS</a>   {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abe81b7147e838b53a45cd514c9632dc6">   25</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abe81b7147e838b53a45cd514c9632dc6">XCLKOUTDIV</a>:2; <span class="comment">// 1:0   XCLKOUT Divide Ratio</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8e3542c22823963f355d798df0794371">   26</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8e3542c22823963f355d798df0794371">rsvd1</a>:4;      <span class="comment">// 5:2   reserved</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a46ef46d52a270e74eae080e61f66497f">   27</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a46ef46d52a270e74eae080e61f66497f">XCLKINSEL</a>:1;  <span class="comment">// 6     XCLKIN Source Select</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a49b195da204f6de193577885c9aa3770">   28</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a49b195da204f6de193577885c9aa3770">rsvd3</a>:9;      <span class="comment">// 15:7  reserved</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;};</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   31</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_x_c_l_k___r_e_g">XCLK_REG</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aba0fd89e8fdeeb0ecfbb5f95f5b01a34">   32</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aba0fd89e8fdeeb0ecfbb5f95f5b01a34">all</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aaef08967c0e8056a876c42b20fd6fe85">   33</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_x_c_l_k___b_i_t_s">XCLK_BITS</a>    <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aaef08967c0e8056a876c42b20fd6fe85">bit</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;};</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// PLL Status Register</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   37</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_l_l_s_t_s___b_i_t_s">PLLSTS_BITS</a>   {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7df1b8bd1fc8617ecd13cfd4087bb962">   38</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7df1b8bd1fc8617ecd13cfd4087bb962">PLLLOCKS</a>:1;     <span class="comment">// 0     PLL lock status</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9fc55d573939747d85d2663590ca8387">   39</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9fc55d573939747d85d2663590ca8387">rsvd1</a>:1;        <span class="comment">// 1     CLKIN div by 2 -reserved now</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a974b1c4341ab7ed28344c79337d69c8b">   40</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a974b1c4341ab7ed28344c79337d69c8b">PLLOFF</a>:1;       <span class="comment">// 2     PLL off bit</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aabb0abd8c327153969a7a9a3463a32a2">   41</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aabb0abd8c327153969a7a9a3463a32a2">MCLKSTS</a>:1;      <span class="comment">// 3     Missing clock status bit</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4210710247c95097119ec5b588610491">   42</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4210710247c95097119ec5b588610491">MCLKCLR</a>:1;      <span class="comment">// 4     Missing clock clear bit</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af0e53c081db44d376f5d093b2bd63f1c">   43</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af0e53c081db44d376f5d093b2bd63f1c">OSCOFF</a>:1;       <span class="comment">// 5     Oscillator clock off</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#afca9a16d305fe5c407f8f71b06af76d0">   44</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#afca9a16d305fe5c407f8f71b06af76d0">MCLKOFF</a>:1;      <span class="comment">// 6     Missing clock detect</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad40a2b788581cbf64fbcd0783178c4c6">   45</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad40a2b788581cbf64fbcd0783178c4c6">DIVSEL</a>:2;       <span class="comment">// 8:7   DIVSEL</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab59888f251e1f1717d32526bf7d30540">   46</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab59888f251e1f1717d32526bf7d30540">rsvd2</a>:6;        <span class="comment">// 14:9  reserved</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae79f3d4466d7a54402c4ed20147bb948">   47</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae79f3d4466d7a54402c4ed20147bb948">NORMRDYE</a>:1;     <span class="comment">// 15    VREG NORMRDY enable bit</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   50</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_l_l_s_t_s___r_e_g">PLLSTS_REG</a> {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">   51</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a09c55a9d3d0af27a2d3a83cbdbb2105c">all</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a69c8bbd6131fdc87fb9736ce86c41918">   52</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_l_l_s_t_s___b_i_t_s">PLLSTS_BITS</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a69c8bbd6131fdc87fb9736ce86c41918">bit</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;};</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Clock Control Register</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   56</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_l_k_c_t_l___b_i_t_s">CLKCTL_BITS</a>   {        <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a88242d59b4a10bc7898019688844a672">   57</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a88242d59b4a10bc7898019688844a672">OSCCLKSRCSEL</a>:1;     <span class="comment">// 0     Oscillator clock source select bit</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a39bf61983f92b5ba22f69b40a25a6f92">   58</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a39bf61983f92b5ba22f69b40a25a6f92">OSCCLKSRC2SEL</a>:1;    <span class="comment">// 1     Oscillator 2 clock source select bit</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abe9313cb8938bc34d6e455aea5c8e493">   59</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abe9313cb8938bc34d6e455aea5c8e493">WDCLKSRCSEL</a>:1;      <span class="comment">// 2     Watchdog clock source select bit</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a039d4e120d217e22d9d27c9268621c35">   60</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a039d4e120d217e22d9d27c9268621c35">TMR2CLKSRCSEL</a>:2;    <span class="comment">// 4:3   CPU timer 2 clock source select bit</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adb66a462210963c686b533e757291af3">   61</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adb66a462210963c686b533e757291af3">TMR2CLKPRESCALE</a>:3;  <span class="comment">// 7:5   CPU timer 2 clock pre-scale value</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae50254df223a25ce3d69f7d2dc5597b8">   62</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae50254df223a25ce3d69f7d2dc5597b8">INTOSC1OFF</a>:1;       <span class="comment">// 8     Internal oscillator off bit</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a42b61b2d324e1ed2c559a5986227fb30">   63</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a42b61b2d324e1ed2c559a5986227fb30">INTOSC1HALTI</a>:1;     <span class="comment">// 9     Internal oscillator 1 halt mode ignore bit</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad69963f2445fd78cf4591df94416c23f">   64</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad69963f2445fd78cf4591df94416c23f">INTOSC2OFF</a>:1;       <span class="comment">// 10    Internal oscillator 2 off bit</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a34734c1a2fa4cde7ad0202b98cc35610">   65</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a34734c1a2fa4cde7ad0202b98cc35610">INTOSC2HALTI</a>:1;     <span class="comment">// 11    Internal oscillator 2 halt mode ignore bit</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac25efae0e5660014d068b813a33dc88e">   66</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac25efae0e5660014d068b813a33dc88e">WDHALTI</a>:1;          <span class="comment">// 12    Watchdog halt mode ignore bit</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af6b6adf0df81a244ebc7cabff363e2e0">   67</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af6b6adf0df81a244ebc7cabff363e2e0">XCLKINOFF</a>:1;        <span class="comment">// 13    XCLKIN off bit</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a87d916a38649d74a6f13d64a96dddc91">   68</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a87d916a38649d74a6f13d64a96dddc91">XTALOSCOFF</a>:1;       <span class="comment">// 14    Crystal (External) oscillator off bit</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acd9cee9a433bb6e65b7737b936d4baec">   69</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acd9cee9a433bb6e65b7737b936d4baec">NMIRESETSEL</a>:1;      <span class="comment">// 15    NMI reset select bit</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   72</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_c_l_k_c_t_l___r_e_g">CLKCTL_REG</a> {</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a65b15da3e77bed33e4b28b5dee798532">   73</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a65b15da3e77bed33e4b28b5dee798532">all</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a20068be71b918a47e2e0ee9d726485e9">   74</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_l_k_c_t_l___b_i_t_s">CLKCTL_BITS</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a20068be71b918a47e2e0ee9d726485e9">bit</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">// Internal Oscillator 1 Trim</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   78</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_i_n_t_o_s_c1_t_r_i_m___b_i_t_s">INTOSC1TRIM_BITS</a>   {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa265364890ff322e7d545781e418fcf3">   79</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa265364890ff322e7d545781e418fcf3">COARSETRIM</a>:8;        <span class="comment">// 7:0   8-bit coarse trim value</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa62fdbfbfbfc48ca80b9f947577662ec">   80</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa62fdbfbfbfc48ca80b9f947577662ec">rsvd1</a>:1;             <span class="comment">// 8     reserved</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8371e633cbd8825783cc02f55b38d79f">   81</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8371e633cbd8825783cc02f55b38d79f">FINETRIM</a>:6;          <span class="comment">// 9:14  6-bit fine trim value</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a473554c7a830d2a1a8ae193d899c86e1">   82</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a473554c7a830d2a1a8ae193d899c86e1">rsvd2</a>:1;             <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   85</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_i_n_t_o_s_c1_t_r_i_m___r_e_g">INTOSC1TRIM_REG</a> {</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa09052f3b18f78c1803b8a41d71b62fd">   86</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa09052f3b18f78c1803b8a41d71b62fd">all</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac1ca6092df71efc2c51fe5aede36f6b0">   87</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_i_n_t_o_s_c1_t_r_i_m___b_i_t_s">INTOSC1TRIM_BITS</a>    <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac1ca6092df71efc2c51fe5aede36f6b0">bit</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;};</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Internal Oscillator 2 Trim</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   91</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_i_n_t_o_s_c2_t_r_i_m___b_i_t_s">INTOSC2TRIM_BITS</a>   {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac004cca9b31da1c063a7b6c9dadd0dd3">   92</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac004cca9b31da1c063a7b6c9dadd0dd3">COARSETRIM</a>:8;        <span class="comment">// 7:0   8-bit coarse trim value</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a378321b4294cf51ee829db82199c5bce">   93</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a378321b4294cf51ee829db82199c5bce">rsvd1</a>:1;             <span class="comment">// 8     reserved</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a27e8900df71e0f1e0d46d1656e61e86c">   94</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a27e8900df71e0f1e0d46d1656e61e86c">FINETRIM</a>:6;          <span class="comment">// 9:14  6-bit fine trim value</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a52393513f993b279f070e809dbed5ef1">   95</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a52393513f993b279f070e809dbed5ef1">rsvd2</a>:1;             <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">   98</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_i_n_t_o_s_c2_t_r_i_m___r_e_g">INTOSC2TRIM_REG</a> {</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a91f5fd7ff6bd9dc666ba410475c5ff90">   99</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a91f5fd7ff6bd9dc666ba410475c5ff90">all</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e8f52ef31f10c105974156299e9f7e9">  100</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_i_n_t_o_s_c2_t_r_i_m___b_i_t_s">INTOSC2TRIM_BITS</a>    <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e8f52ef31f10c105974156299e9f7e9">bit</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Low speed peripheral clock register bit definitions:</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  104</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_l_o_s_p_c_p___b_i_t_s">LOSPCP_BITS</a>  {   <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a766a0fe048d5e1343de743d2202a2e16">  105</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a766a0fe048d5e1343de743d2202a2e16">LSPCLK</a>:3;     <span class="comment">// 2:0   Rate relative to SYSCLKOUT</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#add9555cb679167bb194e235d81e5dcc3">  106</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#add9555cb679167bb194e235d81e5dcc3">rsvd1</a>:13;     <span class="comment">// 15:3  reserved</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  109</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_l_o_s_p_c_p___r_e_g">LOSPCP_REG</a> {</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aff68b322df91ea2c6670964de3b296b5">  110</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aff68b322df91ea2c6670964de3b296b5">all</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8e0da115cfddedb5794b1d909ffb8f0e">  111</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_l_o_s_p_c_p___b_i_t_s">LOSPCP_BITS</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8e0da115cfddedb5794b1d909ffb8f0e">bit</a>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;};</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// Peripheral clock control register 0 bit definitions:</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  115</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r0___b_i_t_s">PCLKCR0_BITS</a>  {  <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af7e98823ad4aa5e13a7d5c04c3eefc1e">  116</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af7e98823ad4aa5e13a7d5c04c3eefc1e">HRPWMENCLK</a>:1; <span class="comment">// 0     Enable low speed clk to HRPWM</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e8fda8d1cd89994b51aec05592ff442">  117</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e8fda8d1cd89994b51aec05592ff442">LINAENCLK</a>:1;  <span class="comment">// 1     Enable low speed clk to LIN-A</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a28851e1f4a0d0fee2a1eb66fd339f75c">  118</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a28851e1f4a0d0fee2a1eb66fd339f75c">TBCLKSYNC</a>:1;  <span class="comment">// 2     ETWPM Module TBCLK enable/sync</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2cc41a325b93fcd24cb6d87b92096fd5">  119</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2cc41a325b93fcd24cb6d87b92096fd5">ADCENCLK</a>:1;   <span class="comment">// 3     Enable high speed clk to ADC</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">  120</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae4ff6ce1b2de2d2271a803afd4c84b2a">I2CAENCLK</a>:1;  <span class="comment">// 4     Enable SYSCLKOUT to I2C-A</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a45d13c5879de46538bd777acaa92a6a3">  121</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a45d13c5879de46538bd777acaa92a6a3">rsvd1</a>:3;      <span class="comment">// 7:5   reserved</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aedb843062f9bc78fc9f284b086d83074">  122</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aedb843062f9bc78fc9f284b086d83074">SPIAENCLK</a>:1;  <span class="comment">// 8     Enable low speed clk to SPI-A</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae9658bb27a454d8489bbb512d7aac699">  123</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae9658bb27a454d8489bbb512d7aac699">SPIBENCLK</a>:1;  <span class="comment">// 9     Enable low speed clk to SPI-B</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab19261798f36ab8a7590c5c2b890c2e1">  124</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab19261798f36ab8a7590c5c2b890c2e1">SCIAENCLK</a>:1;  <span class="comment">// 10    Enable low speed clk to SCI-A</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a103ca6993498d1e71cb72a109663cef1">  125</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a103ca6993498d1e71cb72a109663cef1">rsvd3</a>:3;      <span class="comment">// 13:11 reserved</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab9ec6019ee2033f0d8fe51d624d44361">  126</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab9ec6019ee2033f0d8fe51d624d44361">ECANAENCLK</a>:1; <span class="comment">// 14    Enable system clk to eCAN-A</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7aa90c2f15d508f723feacc433a3c331">  127</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7aa90c2f15d508f723feacc433a3c331">rsvd5</a>:1;      <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;};</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  130</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r0___r_e_g">PCLKCR0_REG</a> {</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acb635bdd7caee4ee7036985307948b7e">  131</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acb635bdd7caee4ee7036985307948b7e">all</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a57362b47d4a11c11099897de92827f9e">  132</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r0___b_i_t_s">PCLKCR0_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a57362b47d4a11c11099897de92827f9e">bit</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// Peripheral clock control register 1 bit definitions:</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  136</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r1___b_i_t_s">PCLKCR1_BITS</a>  {    <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">  137</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aec99c0dbabd4c34e4645bb3f83b5b9dd">EPWM1ENCLK</a>:1;   <span class="comment">// 0     Enable SYSCLKOUT to EPWM1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1db64813d530c8188b4d570ebbc2327b">  138</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1db64813d530c8188b4d570ebbc2327b">EPWM2ENCLK</a>:1;   <span class="comment">// 1     Enable SYSCLKOUT to EPWM2</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a18629aa50c49e02fc3dbe7e888deb457">  139</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a18629aa50c49e02fc3dbe7e888deb457">EPWM3ENCLK</a>:1;   <span class="comment">// 2     Enable SYSCLKOUT to EPWM3</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a393e14eaac54d2218287b543fad1bf2e">  140</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a393e14eaac54d2218287b543fad1bf2e">EPWM4ENCLK</a>:1;   <span class="comment">// 3     Enable SYSCLKOUT to EPWM4</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adc84bfd7d3a98cce57fafd44a4f71f86">  141</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adc84bfd7d3a98cce57fafd44a4f71f86">EPWM5ENCLK</a>:1;   <span class="comment">// 4     Enable SYSCLKOUT to EPWM5</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af590ef0254da581717dc1c497b74c493">  142</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af590ef0254da581717dc1c497b74c493">EPWM6ENCLK</a>:1;   <span class="comment">// 5     Enable SYSCLKOUT to EPWM6</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a47beb27d6de0679a0afb271ab3c92d45">  143</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a47beb27d6de0679a0afb271ab3c92d45">EPWM7ENCLK</a>:1;   <span class="comment">// 6     Enable SYSCLKOUT to EPWM7</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6783f7db0507a92abbb8a8954437acf1">  144</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6783f7db0507a92abbb8a8954437acf1">rsvd1</a>:1;        <span class="comment">// 7     reserved</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e74093f6bcaf284d22924f17e4c82ae">  145</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e74093f6bcaf284d22924f17e4c82ae">ECAP1ENCLK</a>:1;   <span class="comment">// 8     Enable SYSCLKOUT to ECAP1</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adbca12f1b9390ac5bf35da54258df3b3">  146</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adbca12f1b9390ac5bf35da54258df3b3">rsvd2</a>:5;        <span class="comment">// 13:9  reserved</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aba660657d56e0c8ae91d48b6f9a6754f">  147</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aba660657d56e0c8ae91d48b6f9a6754f">EQEP1ENCLK</a>:1;   <span class="comment">// 14    Enable SYSCLKOUT to EQEP1</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab6de90353e52063bd794fe7490a18e4f">  148</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab6de90353e52063bd794fe7490a18e4f">rsvd3</a>:1;        <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;};</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  151</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r1___r_e_g">PCLKCR1_REG</a> {</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a926e917c0816d350e59b322430bf4671">  152</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a926e917c0816d350e59b322430bf4671">all</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0a537e89c134df8729cb1eea2b2128d8">  153</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r1___b_i_t_s">PCLKCR1_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0a537e89c134df8729cb1eea2b2128d8">bit</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;};</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// Peripheral clock control register 3 bit definitions:</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  157</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r3___b_i_t_s">PCLKCR3_BITS</a>  {       <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab7873a061134a6d7e490cf6185b99c26">  158</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab7873a061134a6d7e490cf6185b99c26">COMP1ENCLK</a>:1;      <span class="comment">// 0     Enable SYSCLKOUT to COMP1</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7b30d8e537565f11d7c3ba3450a83188">  159</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7b30d8e537565f11d7c3ba3450a83188">COMP2ENCLK</a>:1;      <span class="comment">// 1     Enable SYSCLKOUT to COMP2</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abcea34454b6ded90987ee8b0a86c9df4">  160</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abcea34454b6ded90987ee8b0a86c9df4">COMP3ENCLK</a>:1;      <span class="comment">// 2     Enable SYSCLKOUT to COMP3</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a03d9795fea738b33c075dd55ed8f6e0b">  161</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a03d9795fea738b33c075dd55ed8f6e0b">rsvd1</a>:5;           <span class="comment">// 7:3   reserved</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a449cafb3a2d36d7847f8c707a86d2658">  162</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a449cafb3a2d36d7847f8c707a86d2658">CPUTIMER0ENCLK</a>:1;  <span class="comment">// 8     Enable SYSCLKOUT to CPUTIMER0</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aac7aea219526dc1458fbf46bc404122f">  163</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aac7aea219526dc1458fbf46bc404122f">CPUTIMER1ENCLK</a>:1;  <span class="comment">// 9     Enable SYSCLKOUT to CPUTIMER1</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6b4c50852bde2078572c1c773c10c3ba">  164</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6b4c50852bde2078572c1c773c10c3ba">CPUTIMER2ENCLK</a>:1;  <span class="comment">// 10    Enable SYSCLKOUT to CPTIMER2</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0cb9702a834a566cd007240c944204cb">  165</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0cb9702a834a566cd007240c944204cb">rsvd2</a>:3;           <span class="comment">// 13:11 reserved</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae589f3dfc4e8c4e621cda76d03d203e9">  166</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae589f3dfc4e8c4e621cda76d03d203e9">CLA1ENCLK</a>:1;       <span class="comment">// 14    Enable SYSCLKOUT to CLA1</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af215ea34d810164538eff23d5c9cf0f6">  167</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af215ea34d810164538eff23d5c9cf0f6">rsvd3</a>:1;           <span class="comment">// 15    reserved</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;};</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  170</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r3___r_e_g">PCLKCR3_REG</a> {</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6d6c88c875ad6245dfa5e791b161201d">  171</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6d6c88c875ad6245dfa5e791b161201d">all</a>;</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a26c198098151254234fc20cd2bca291b">  172</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r3___b_i_t_s">PCLKCR3_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a26c198098151254234fc20cd2bca291b">bit</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;};</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  175</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r2___b_i_t_s">PCLKCR2_BITS</a> {       <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a048c1a023a49c3b12d53ef693a43c406">  176</a></span>&#160;    <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a048c1a023a49c3b12d53ef693a43c406">rsvd1</a>:8;</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa562438cb896b9e55b7346fd709c9ac0">  177</a></span>&#160;    <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa562438cb896b9e55b7346fd709c9ac0">HRCAP1ENCLK</a>:1;</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a43c3d126342d73bf53068c5325f89812">  178</a></span>&#160;    <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a43c3d126342d73bf53068c5325f89812">HRCAP2ENCLK</a>:1;</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9287e01c312a122a687cf42e295f29b5">  179</a></span>&#160;    <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9287e01c312a122a687cf42e295f29b5">rsvd2</a>:5;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;};</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  182</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r2___r_e_g">PCLKCR2_REG</a> {</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab2f44f68bf7e2f6ac797ccb3938617a6">  183</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab2f44f68bf7e2f6ac797ccb3938617a6">all</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2895c39eb8ac89000f1880a947901982">  184</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_c_l_k_c_r2___b_i_t_s">PCLKCR2_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2895c39eb8ac89000f1880a947901982">bit</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;};</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// PLL control register bit definitions:</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  188</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_l_l_c_r___b_i_t_s">PLLCR_BITS</a> {      <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac084b5f9630ba377da1b825a52557d5f">  189</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac084b5f9630ba377da1b825a52557d5f">DIV</a>:4;         <span class="comment">// 3:0   Set clock ratio for the PLL</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad08b3a787027d6e6c143788a1c63a4eb">  190</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad08b3a787027d6e6c143788a1c63a4eb">rsvd1</a>:12;      <span class="comment">// 15:4  reserved</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;};</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  193</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_l_l_c_r___r_e_g">PLLCR_REG</a> {</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab5d69564dc97b4c9db0964f748b79f36">  194</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab5d69564dc97b4c9db0964f748b79f36">all</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1eb34e9269da5517292176dd544c7e85">  195</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_p_l_l_c_r___b_i_t_s">PLLCR_BITS</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1eb34e9269da5517292176dd544c7e85">bit</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;};</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Low Power Mode 0 control register bit definitions:</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  199</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_l_p_m_c_r0___b_i_t_s">LPMCR0_BITS</a> {     <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0dd11dbf77e6190bb2e889160a314bab">  200</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0dd11dbf77e6190bb2e889160a314bab">LPM</a>:2;         <span class="comment">// 1:0   Set the low power mode</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4b57c1a9470af75c774798d18db0424b">  201</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4b57c1a9470af75c774798d18db0424b">QUALSTDBY</a>:6;   <span class="comment">// 7:2   Qualification</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa0d1e76767df9dcf9f1f7edb4d67e825">  202</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa0d1e76767df9dcf9f1f7edb4d67e825">rsvd1</a>:7;       <span class="comment">// 14:8  reserved</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae02df05b44f6f2b89b927a500b80bf23">  203</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae02df05b44f6f2b89b927a500b80bf23">WDINTE</a>:1;      <span class="comment">// 15    Enables WD to wake the device from STANDBY</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  206</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_l_p_m_c_r0___r_e_g">LPMCR0_REG</a> {</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a93d128db10fffb86e6fa0d53b7c35647">  207</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a93d128db10fffb86e6fa0d53b7c35647">all</a>;</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abc05ed63aaf36024e3e19b99b84104f2">  208</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_l_p_m_c_r0___b_i_t_s">LPMCR0_BITS</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abc05ed63aaf36024e3e19b99b84104f2">bit</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;};</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// System Control Register File:</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  214</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_s_y_s___c_t_r_l___r_e_g_s">SYS_CTRL_REGS</a> {</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8b90a98e47de4db8f9f3cc1e191dab54">  215</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_x_c_l_k___r_e_g">XCLK_REG</a>        <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8b90a98e47de4db8f9f3cc1e191dab54">XCLK</a>;        <span class="comment">// 0: XCLKOUT Control</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a13b1bddad30d3266f4160bc1fd0de68a">  216</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_l_l_s_t_s___r_e_g">PLLSTS_REG</a>      <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a13b1bddad30d3266f4160bc1fd0de68a">PLLSTS</a>;      <span class="comment">// 1: PLL Status Register</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a87a79a18f4431554fe1b7d925da9f109">  217</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_c_l_k_c_t_l___r_e_g">CLKCTL_REG</a>      <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a87a79a18f4431554fe1b7d925da9f109">CLKCTL</a>;      <span class="comment">// 2: Clock Control Register</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac2189e58509c228c67b03ab8ac19433a">  218</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac2189e58509c228c67b03ab8ac19433a">PLLLOCKPRD</a>;  <span class="comment">// 3: PLL Lock Period Register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a403a822c5797d758e4623f9543f33a29">  219</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_i_n_t_o_s_c1_t_r_i_m___r_e_g">INTOSC1TRIM_REG</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a403a822c5797d758e4623f9543f33a29">INTOSC1TRIM</a>; <span class="comment">// 4: Internal Oscillator 1 Trim</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a92fe15d379e0656fa835523dbca62358">  220</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a92fe15d379e0656fa835523dbca62358">rsvd1</a>;       <span class="comment">// 5: reserved</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a938d8c4399132f2bf36242606ca6b443">  221</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_i_n_t_o_s_c2_t_r_i_m___r_e_g">INTOSC2TRIM_REG</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a938d8c4399132f2bf36242606ca6b443">INTOSC2TRIM</a>; <span class="comment">// 6: Internal Oscillator 2 Trim</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a850403ec6116dca8c67b0f0c21d13980">  222</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a850403ec6116dca8c67b0f0c21d13980">rsvd2</a>[2];    <span class="comment">// 8-7</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9425be01217db3cece2fcd9e1eb7c356">  223</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r2___r_e_g">PCLKCR2_REG</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9425be01217db3cece2fcd9e1eb7c356">PCLKCR2</a>;     <span class="comment">// 9: Peripheral clock control regsiter 2</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9790be6d3c12cb7a30e5a982b7d8635b">  224</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9790be6d3c12cb7a30e5a982b7d8635b">rsvd3</a>;       <span class="comment">// 10</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a47d376515ad8d8ea6ca56e9a01f967ba">  225</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_l_o_s_p_c_p___r_e_g">LOSPCP_REG</a>      <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a47d376515ad8d8ea6ca56e9a01f967ba">LOSPCP</a>;      <span class="comment">// 11: Low-speed peripheral clock pre-scaler</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acd238c6558115a6f6bc9ba60bb2b8048">  226</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r0___r_e_g">PCLKCR0_REG</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acd238c6558115a6f6bc9ba60bb2b8048">PCLKCR0</a>;     <span class="comment">// 12: Peripheral clock control register</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad4114eb042095b43d1aa33c19edcdd5b">  227</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r1___r_e_g">PCLKCR1_REG</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad4114eb042095b43d1aa33c19edcdd5b">PCLKCR1</a>;     <span class="comment">// 13: Peripheral clock control register</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae03e71e7962023480bf29bb486a2f290">  228</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_l_p_m_c_r0___r_e_g">LPMCR0_REG</a>      <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae03e71e7962023480bf29bb486a2f290">LPMCR0</a>;      <span class="comment">// 14: Low-power mode control register 0</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a770233f4e7f0eccd807279b48cb9d76d">  229</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a770233f4e7f0eccd807279b48cb9d76d">rsvd4</a>;       <span class="comment">// 15: reserved</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8ff46de9dde77535c5975ceb732b794a">  230</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_c_l_k_c_r3___r_e_g">PCLKCR3_REG</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8ff46de9dde77535c5975ceb732b794a">PCLKCR3</a>;     <span class="comment">// 16: Peripheral clock register</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8025cf3655933b18ac398fc1f7aac8ac">  231</a></span>&#160;   <span class="keyword">union   </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_p_l_l_c_r___r_e_g">PLLCR_REG</a>       <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8025cf3655933b18ac398fc1f7aac8ac">PLLCR</a>;       <span class="comment">// 17: PLL control register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;   <span class="comment">// No bit definitions are defined for SCSR because</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;   <span class="comment">// a read-modify-write instruction can clear the WDOVERRIDE bit</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae6000479e34b786d1bc87c6f2e42049d">  234</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae6000479e34b786d1bc87c6f2e42049d">SCSR</a>;        <span class="comment">// 18: System control and status register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a92b24af23d12a6923e477f4468b839e2">  235</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a92b24af23d12a6923e477f4468b839e2">WDCNTR</a>;      <span class="comment">// 19: WD counter register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8d7c54fa03c9349cb769eaa45a72838f">  236</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8d7c54fa03c9349cb769eaa45a72838f">rsvd5</a>;       <span class="comment">// 20</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1ed06323c33e1bba4a06aaf56186286a">  237</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1ed06323c33e1bba4a06aaf56186286a">WDKEY</a>;       <span class="comment">// 21: WD reset key register</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a762915bfe57460770023a3d79221f7e8">  238</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a762915bfe57460770023a3d79221f7e8">rsvd6</a>[3];    <span class="comment">// 22-24</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;   <span class="comment">// No bit definitions are defined for WDCR because</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;   <span class="comment">// the proper value must be written to the WDCHK field</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;   <span class="comment">// whenever writing to this register.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a3ceb4cad7e7068a2872a2d50c647745c">  242</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a3ceb4cad7e7068a2872a2d50c647745c">WDCR</a>;        <span class="comment">// 25: WD timer control register</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af7821a52c69a159ae3927574f6ac31fc">  243</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af7821a52c69a159ae3927574f6ac31fc">rsvd7</a>[6];    <span class="comment">// 26-30</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;};</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// System Power Control Registers:</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// BOR configuration register bit definitions:</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  251</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_b_o_r_c_f_g___b_i_t_s">BORCFG_BITS</a> {     <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1a013e39c112b7c6ce9e95ad4adad372">  252</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1a013e39c112b7c6ce9e95ad4adad372">BORENZ</a>:1;      <span class="comment">// 0     BOR enable active low bit</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a11fe914023c1470cb6fe89e2f01c3429">  253</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a11fe914023c1470cb6fe89e2f01c3429">rsvd1</a>:15;      <span class="comment">// 15:1  reserved</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;};</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  256</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_b_o_r_c_f_g___r_e_g">BORCFG_REG</a> {</div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#afd339f614d1e8c64ae93d8937c770226">  257</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#afd339f614d1e8c64ae93d8937c770226">all</a>;</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad6f5b238332b1f833da7c30eb8994625">  258</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_b_o_r_c_f_g___b_i_t_s">BORCFG_BITS</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad6f5b238332b1f833da7c30eb8994625">bit</a>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;};</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  261</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_s_y_s___p_w_r___c_t_r_l___r_e_g_s">SYS_PWR_CTRL_REGS</a> {</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e6950559d6f0fb074b1ec1c3bd07e87">  262</a></span>&#160;    <span class="keyword">union    </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_b_o_r_c_f_g___r_e_g">BORCFG_REG</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6e6950559d6f0fb074b1ec1c3bd07e87">BORCFG</a>;       <span class="comment">// 0: BOR Configuration Register</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a10be692731308b63242c4a8f8d54dc9a">  263</a></span>&#160;    <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a10be692731308b63242c4a8f8d54dc9a">rsvd1</a>[2];                  <span class="comment">// 1-2</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;};</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* --------------------------------------------------- */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* CSM Registers                                       */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*                                                     */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* ----------------------------------------------------*/</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* CSM Status &amp; Control register bit definitions */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  273</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_s_m_s_c_r___b_i_t_s">CSMSCR_BITS</a> {      <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af9a8d39bcfe9f90add69b261eb25b795">  274</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af9a8d39bcfe9f90add69b261eb25b795">SECURE</a>:1;    <span class="comment">// 0     Secure flag</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a231f9bcb4cec686eda3df920afc80b3a">  275</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a231f9bcb4cec686eda3df920afc80b3a">rsvd1</a>:14;    <span class="comment">// 14-1  reserved</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa410b0a58e542d686621a910c633e241">  276</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa410b0a58e542d686621a910c633e241">FORCESEC</a>:1;  <span class="comment">// 15    Force Secure control bit</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;};</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  281</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_c_s_m_s_c_r___r_e_g">CSMSCR_REG</a> {</div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8cae8c039202b2507d03cab325844976">  282</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>             <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8cae8c039202b2507d03cab325844976">all</a>;</div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#afc38165358ce48cfba84877599c29bb3">  283</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_s_m_s_c_r___b_i_t_s">CSMSCR_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#afc38165358ce48cfba84877599c29bb3">bit</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;};</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* CSM Register File */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  287</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_s_m___r_e_g_s">CSM_REGS</a> {</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7e06a87597063e7639e0d9594b64a815">  288</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7e06a87597063e7639e0d9594b64a815">KEY0</a>;    <span class="comment">// KEY reg bits 15-0</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad30fde77f060f4f690c010e011479855">  289</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad30fde77f060f4f690c010e011479855">KEY1</a>;    <span class="comment">// KEY reg bits 31-16</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a66ce0b5b350b5ef634917e77a33d33ba">  290</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a66ce0b5b350b5ef634917e77a33d33ba">KEY2</a>;    <span class="comment">// KEY reg bits 47-32</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8ee53df67d4b8800b17abbec51631dfc">  291</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8ee53df67d4b8800b17abbec51631dfc">KEY3</a>;    <span class="comment">// KEY reg bits 63-48</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae15274359fc1e12c28362089732012a0">  292</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae15274359fc1e12c28362089732012a0">KEY4</a>;    <span class="comment">// KEY reg bits 79-64</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a56af8aa2b4eeaf318b71a449f26bf663">  293</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a56af8aa2b4eeaf318b71a449f26bf663">KEY5</a>;    <span class="comment">// KEY reg bits 95-80</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac759c33046c4fd9fc61f746de092c078">  294</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac759c33046c4fd9fc61f746de092c078">KEY6</a>;    <span class="comment">// KEY reg bits 111-96</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7484c680a52621bb3796eae8bd80e7f0">  295</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a7484c680a52621bb3796eae8bd80e7f0">KEY7</a>;    <span class="comment">// KEY reg bits 127-112</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a73fdc3c764412fd753d6dcbd80fa072b">  296</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a73fdc3c764412fd753d6dcbd80fa072b">rsvd1</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8764b38dd3d522f0e91381302958eb78">  297</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a8764b38dd3d522f0e91381302958eb78">rsvd2</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a99e02d181935057376511671542dd61c">  298</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a99e02d181935057376511671542dd61c">rsvd3</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aae4e714538d044e01433943510615c54">  299</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aae4e714538d044e01433943510615c54">rsvd4</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">  300</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#adb1133c4a93f1b9e2dceda2b3dcf83a5">rsvd5</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae58303f1818d0833e2050b37be5f84f8">  301</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae58303f1818d0833e2050b37be5f84f8">rsvd6</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2aa082d9f598ea9e0a93de9af6498c06">  302</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2aa082d9f598ea9e0a93de9af6498c06">rsvd7</a>;   <span class="comment">// reserved</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac8f9409f438f898359135dcec87670f8">  303</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_c_s_m_s_c_r___r_e_g">CSMSCR_REG</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac8f9409f438f898359135dcec87670f8">CSMSCR</a>;  <span class="comment">// CSM Status &amp; Control register</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;};</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* Password locations */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  307</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_s_m___p_w_l">CSM_PWL</a> {</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a3d8f3f88f583af59df6436aa5cac7807">  308</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a3d8f3f88f583af59df6436aa5cac7807">PSWD0</a>;  <span class="comment">// PSWD bits 15-0</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af3c3743d45b54af8d57a349bc1ab13a4">  309</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af3c3743d45b54af8d57a349bc1ab13a4">PSWD1</a>;  <span class="comment">// PSWD bits 31-16</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#add8a4f2a2bcc3b4987a6622b2dec631a">  310</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#add8a4f2a2bcc3b4987a6622b2dec631a">PSWD2</a>;  <span class="comment">// PSWD bits 47-32</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0423aae279c277031c59865c8231289c">  311</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0423aae279c277031c59865c8231289c">PSWD3</a>;  <span class="comment">// PSWD bits 63-48</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a46d058d571dc38310acb1cc8972f8020">  312</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a46d058d571dc38310acb1cc8972f8020">PSWD4</a>;  <span class="comment">// PSWD bits 79-64</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a68f79eeb333c4baf2cc0902c14db22f0">  313</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a68f79eeb333c4baf2cc0902c14db22f0">PSWD5</a>;  <span class="comment">// PSWD bits 95-80</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4d58e243c2e2121bc0f87e12511421bd">  314</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4d58e243c2e2121bc0f87e12511421bd">PSWD6</a>;  <span class="comment">// PSWD bits 111-96</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abb13ae8c5d8b99203e18d5b0ea9c5792">  315</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abb13ae8c5d8b99203e18d5b0ea9c5792">PSWD7</a>;  <span class="comment">// PSWD bits 127-112</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;};</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* Flash Registers */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a2dc9734a0b2f432f047075c63d48508b">  320</a></span>&#160;<span class="preprocessor">#define FLASH_SLEEP   0x0000;</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a871237900954b95dcc7a8813806f49f9">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLASH_STANDBY 0x0001;</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1d9ab918a359cb8781d9c1f1c6786f0f">  322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLASH_ACTIVE  0x0003;</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Flash Option Register bit definitions */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  325</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_o_p_t___b_i_t_s">FOPT_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a361e7496ee5059a373055063bcdaed20">  326</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a361e7496ee5059a373055063bcdaed20">ENPIPE</a>:1;   <span class="comment">// 0     Enable Pipeline Mode</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a39d2b2c0301e0cce10e1f0cb97591e63">  327</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a39d2b2c0301e0cce10e1f0cb97591e63">rsvd</a>:15;    <span class="comment">// 1-15  reserved</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;};</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  331</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_o_p_t___r_e_g">FOPT_REG</a> {</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9a76411d7be66de47078d5f5ba236842">  332</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9a76411d7be66de47078d5f5ba236842">all</a>;</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1b186a871005bdd73900c43bd4aa45c9">  333</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_o_p_t___b_i_t_s">FOPT_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1b186a871005bdd73900c43bd4aa45c9">bit</a>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;};</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* Flash Power Modes Register bit definitions */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  337</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_p_w_r___b_i_t_s">FPWR_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4d54370d9d141da652a5c729adb8252f">  338</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4d54370d9d141da652a5c729adb8252f">PWR</a>:2;      <span class="comment">// 0-1   Power Mode bits</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a57f27439cf48049a7582c1c1f8298cdc">  339</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a57f27439cf48049a7582c1c1f8298cdc">rsvd</a>:14;    <span class="comment">// 2-15  reserved</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;};</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  343</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_p_w_r___r_e_g">FPWR_REG</a> {</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1dbac8f10a721593bfed4c7d48168e80">  344</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1dbac8f10a721593bfed4c7d48168e80">all</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4b6679e9ad0a5c691aeb596d27bf933f">  345</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_p_w_r___b_i_t_s">FPWR_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4b6679e9ad0a5c691aeb596d27bf933f">bit</a>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;};</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* Flash Status Register bit definitions */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  349</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_s_t_a_t_u_s___b_i_t_s">FSTATUS_BITS</a> {       <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0c2da5d8192ee49caf2ee5cd99ce6156">  350</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0c2da5d8192ee49caf2ee5cd99ce6156">PWRS</a>:2;        <span class="comment">// 0-1   Power Mode Status bits</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acb8fd0ba47941bb14991829c4338e301">  351</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#acb8fd0ba47941bb14991829c4338e301">STDBYWAITS</a>:1;  <span class="comment">// 2     Bank/Pump Sleep to Standby Wait Counter Status bits</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a94ed8236a55892509cd30e8c9ad9d0a2">  352</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a94ed8236a55892509cd30e8c9ad9d0a2">ACTIVEWAITS</a>:1; <span class="comment">// 3     Bank/Pump Standby to Active Wait Counter Status bits</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aee514807140c6a9d0817d8487c8f17c5">  353</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aee514807140c6a9d0817d8487c8f17c5">rsvd1</a>:4;       <span class="comment">// 4-7   reserved</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa00cd6ec86807a3d218d670b06526007">  354</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa00cd6ec86807a3d218d670b06526007">V3STAT</a>:1;      <span class="comment">// 8     VDD3V Status Latch bit</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad12c115aa33da7b47f2a205ca7fa8698">  355</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ad12c115aa33da7b47f2a205ca7fa8698">rsvd2</a>:7;       <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;};</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  359</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_s_t_a_t_u_s___r_e_g">FSTATUS_REG</a> {</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1cf9569655267b3df3a7fadcb904cd65">  360</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1cf9569655267b3df3a7fadcb904cd65">all</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abd9dab32178d2480a2be0f8c05560aad">  361</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_s_t_a_t_u_s___b_i_t_s">FSTATUS_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abd9dab32178d2480a2be0f8c05560aad">bit</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;};</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* Flash Sleep to Standby Wait Counter Register bit definitions */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  365</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s">FSTDBYWAIT_BITS</a> {    <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa8b04e63dce365a4be147052f0e81966">  366</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa8b04e63dce365a4be147052f0e81966">STDBYWAIT</a>:9;   <span class="comment">// 0-8   Bank/Pump Sleep to Standby Wait Count bits</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa05420e317ff33994846ee579aa96d97">  367</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aa05420e317ff33994846ee579aa96d97">rsvd</a>:7;        <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;};</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  371</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_s_t_d_b_y_w_a_i_t___r_e_g">FSTDBYWAIT_REG</a> {</div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab7dc0564d976b733ce61f4b0c1fda330">  372</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                 <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab7dc0564d976b733ce61f4b0c1fda330">all</a>;</div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9373cc0e11fbfed38c003b846dac753f">  373</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s">FSTDBYWAIT_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9373cc0e11fbfed38c003b846dac753f">bit</a>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;};</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* Flash Standby to Active Wait Counter Register bit definitions */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  377</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s">FACTIVEWAIT_BITS</a> {   <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a5c15af4a405316e22931ab8d7bf4a0b8">  378</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a5c15af4a405316e22931ab8d7bf4a0b8">ACTIVEWAIT</a>:9;  <span class="comment">// 0-8   Bank/Pump Standby to Active Wait Count bits</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a32609d601ac20bd394aba79efa655b42">  379</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a32609d601ac20bd394aba79efa655b42">rsvd</a>:7;        <span class="comment">// 9-15  reserved</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;};</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  383</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_a_c_t_i_v_e_w_a_i_t___r_e_g">FACTIVEWAIT_REG</a> {</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a47ada74d1099cebe7f42a4c21183c25c">  384</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a47ada74d1099cebe7f42a4c21183c25c">all</a>;</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab9ddc5bbc54ac32460e14faf81728c09">  385</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s">FACTIVEWAIT_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab9ddc5bbc54ac32460e14faf81728c09">bit</a>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;};</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* Bank Read Access Wait State Register bit definitions */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  389</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_b_a_n_k_w_a_i_t___b_i_t_s">FBANKWAIT_BITS</a> {     <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a51e4f58ff980ecf2107b921d8511c5bb">  390</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a51e4f58ff980ecf2107b921d8511c5bb">RANDWAIT</a>:4;    <span class="comment">// 0-3   Flash Random Read Wait State bits</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0e349785deb6785684dc6171b0c01873">  391</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a0e349785deb6785684dc6171b0c01873">rsvd1</a>:4;       <span class="comment">// 4-7   reserved</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab71734d37cf0bcf6dec57611e02b16fd">  392</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab71734d37cf0bcf6dec57611e02b16fd">PAGEWAIT</a>:4;    <span class="comment">// 8-11  Flash Paged Read Wait State bits</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4c11f6983334381618df77caee206ecf">  393</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4c11f6983334381618df77caee206ecf">rsvd2</a>:4;       <span class="comment">// 12-15 reserved</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;};</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  397</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_b_a_n_k_w_a_i_t___r_e_g">FBANKWAIT_REG</a> {</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aedae156c4b8204ccec122c8ea5e8ead0">  398</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#aedae156c4b8204ccec122c8ea5e8ead0">all</a>;</div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a94cadf33b8d56788736dbd7da4f32dc8">  399</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_b_a_n_k_w_a_i_t___b_i_t_s">FBANKWAIT_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a94cadf33b8d56788736dbd7da4f32dc8">bit</a>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;};</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* OTP Read Access Wait State Register bit definitions */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  403</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_o_t_p_w_a_i_t___b_i_t_s">FOTPWAIT_BITS</a> {      <span class="comment">// bit   description</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae771a262cbcef7cd6697640e938c1c44">  404</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae771a262cbcef7cd6697640e938c1c44">OTPWAIT</a>:5;     <span class="comment">// 0-4   OTP Read Wait State bits</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af83512e965409fdf9a6eb167f9798d38">  405</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#af83512e965409fdf9a6eb167f9798d38">rsvd</a>:11;       <span class="comment">// 5-15  reserved</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;};</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Allow access to the bit fields or entire register */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  409</a></span>&#160;<span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_o_t_p_w_a_i_t___r_e_g">FOTPWAIT_REG</a> {</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab014549b16696d6ae7c81a15e8ba6985">  410</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab014549b16696d6ae7c81a15e8ba6985">all</a>;</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae75b3daac3662a229c803d7c3c8c2509">  411</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_o_t_p_w_a_i_t___b_i_t_s">FOTPWAIT_BITS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ae75b3daac3662a229c803d7c3c8c2509">bit</a>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;};</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html">  414</a></span>&#160;<span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_l_a_s_h___r_e_g_s">FLASH_REGS</a> {</div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4e3737164105da516d12cf96d72e4462">  415</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_o_p_t___r_e_g">FOPT_REG</a>        <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a4e3737164105da516d12cf96d72e4462">FOPT</a>;        <span class="comment">// Option Register</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a908f202dcf45f912317192cf9217cc37">  416</a></span>&#160;   <a class="code" href="_peripheral_header_includes_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a908f202dcf45f912317192cf9217cc37">rsvd1</a>;       <span class="comment">// reserved</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a08947a9a22155823234bd3697acfa82c">  417</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_p_w_r___r_e_g">FPWR_REG</a>        <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a08947a9a22155823234bd3697acfa82c">FPWR</a>;        <span class="comment">// Power Modes Register</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6cab5a44e4b47f9a71c97561a6fd904b">  418</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_s_t_a_t_u_s___r_e_g">FSTATUS_REG</a>     <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a6cab5a44e4b47f9a71c97561a6fd904b">FSTATUS</a>;     <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac70507eabc1bf0e5539c4add4b93aed9">  419</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_s_t_d_b_y_w_a_i_t___r_e_g">FSTDBYWAIT_REG</a>  <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac70507eabc1bf0e5539c4add4b93aed9">FSTDBYWAIT</a>;  <span class="comment">// Pump/Bank Sleep to Standby Wait State Register</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a40e915f21d965b80013e0001d1b1c655">  420</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_a_c_t_i_v_e_w_a_i_t___r_e_g">FACTIVEWAIT_REG</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a40e915f21d965b80013e0001d1b1c655">FACTIVEWAIT</a>; <span class="comment">// Pump/Bank Standby to Active Wait State Register</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a02edad7918489475c25c28eba3cc2552">  421</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_b_a_n_k_w_a_i_t___r_e_g">FBANKWAIT_REG</a>   <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a02edad7918489475c25c28eba3cc2552">FBANKWAIT</a>;   <span class="comment">// Bank Read Access Wait State Register</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab19b5708a0955d8ed65a2e534ed1d9ea">  422</a></span>&#160;   <span class="keyword">union </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#union_f_o_t_p_w_a_i_t___r_e_g">FOTPWAIT_REG</a>    <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ab19b5708a0955d8ed65a2e534ed1d9ea">FOTPWAIT</a>;    <span class="comment">// OTP Read Access Wait State Register</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;};</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// System Control External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_s_y_s___c_t_r_l___r_e_g_s">SYS_CTRL_REGS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a06a9b1dafff9d14e02c7a3945732a211">SysCtrlRegs</a>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_s_y_s___p_w_r___c_t_r_l___r_e_g_s">SYS_PWR_CTRL_REGS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#abb84a76185036fcde2f878d8ea343a9a">SysPwrCtrlRegs</a>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_s_m___r_e_g_s">CSM_REGS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a1a144b03b3cc9af96c9b382be313f4ec">CsmRegs</a>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_c_s_m___p_w_l">CSM_PWL</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#ac9dc5e4502b16fb9b5cb23f5309681b8">CsmPwl</a>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#struct_f_l_a_s_h___r_e_g_s">FLASH_REGS</a> <a class="code" href="_d_s_p2803x___sys_ctrl_8h.html#a9948e3a8fba441406755db2526c2a6b6">FlashRegs</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#endif  // end of DSP2803x_SYS_CTRL_H definition</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c4f1bd9d9408b346143cc7da0021e8b2.html">ti</a></li><li class="navelem"><a class="el" href="dir_c207a342c3308b3c487d2caf6f65b4d9.html">controlSUITE</a></li><li class="navelem"><a class="el" href="dir_140064fabb7a85da4c10b36300c03253.html">device_support</a></li><li class="navelem"><a class="el" href="dir_b26838524c080799ca9aaf6a9083f27e.html">f2803x</a></li><li class="navelem"><a class="el" href="dir_4fb3533ddccf463b7cf162891f4da70e.html">v126</a></li><li class="navelem"><a class="el" href="dir_8812e5dfca381e99d2e32e3dd5e636de.html">DSP2803x_headers</a></li><li class="navelem"><a class="el" href="dir_7f8ca00ca5f1cb9efc8bc00fb0121538.html">include</a></li><li class="navelem"><a class="el" href="_d_s_p2803x___sys_ctrl_8h.html">DSP2803x_SysCtrl.h</a></li>
    <li class="footer">Generated on Sat Mar 16 2013 17:02:52 for MotorCtrl Projekt by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
