// Seed: 117571807
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6,
    input wand id_7,
    input supply0 id_8,
    output tri id_9
);
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    output uwire id_10
);
  always @(*) id_10 = 1;
  uwire id_12 = id_9;
  wand  id_13 = 1;
  always @(id_7 or posedge ~id_4) id_8 = id_3 && 1;
  wire id_14;
  assign id_13 = 1'b0;
  module_0(
      id_3, id_4, id_6, id_12, id_5, id_9, id_6, id_5, id_4, id_2
  );
  wor id_15 = id_5;
endmodule
