Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 16 19:09:11 2021
| Host         : XPS-13-9300 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.268        0.000                      0                  307        0.118        0.000                      0                  307        2.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         31.284        0.000                      0                  233        0.118        0.000                      0                  233       19.500        0.000                       0                    69  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                              4.170        0.000                      0                   74        0.261        0.000                      0                   74        3.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                    clk_out1_design_1_clk_wiz_0_0        1.268        0.000                      0                    4        1.026        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.284ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 3.866ns (49.638%)  route 3.922ns (50.362%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.187 r  design_1_i/VGA_pattern_0/inst/oAddrA2[11]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.748     7.935    design_1_i/VGA_pattern_0/oAddrA20[9]
    SLICE_X86Y90         LUT3 (Prop_lut3_I2_O)        0.335     8.270 r  design_1_i/VGA_pattern_0/oAddrA2[9]_INST_0/O
                         net (fo=2, routed)           1.277     9.547    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.773    40.831    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         40.831    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 31.284    

Slack (MET) :             31.295ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 3.750ns (48.321%)  route 4.011ns (51.679%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.083 r  design_1_i/VGA_pattern_0/inst/oAddrA2[11]_INST_0_i_1/O[0]
                         net (fo=1, routed)           1.092     8.175    design_1_i/VGA_pattern_0/oAddrA20[8]
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.323     8.498 r  design_1_i/VGA_pattern_0/oAddrA2[8]_INST_0/O
                         net (fo=2, routed)           1.021     9.519    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    40.814    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 31.295    

Slack (MET) :             31.451ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 3.741ns (49.194%)  route 3.864ns (50.806%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.062 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.806     7.868    design_1_i/VGA_pattern_0/oAddrA20[7]
    SLICE_X86Y90         LUT3 (Prop_lut3_I2_O)        0.335     8.203 r  design_1_i/VGA_pattern_0/oAddrA2[7]_INST_0/O
                         net (fo=2, routed)           1.160     9.363    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    40.814    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 31.451    

Slack (MET) :             31.497ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 3.748ns (48.155%)  route 4.035ns (51.845%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.103 r  design_1_i/VGA_pattern_0/inst/oAddrA2[11]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.968     8.071    design_1_i/VGA_pattern_0/oAddrA20[10]
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.301     8.372 r  design_1_i/VGA_pattern_0/oAddrA2[10]_INST_0/O
                         net (fo=2, routed)           1.169     9.542    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    41.038    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         41.038    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 31.497    

Slack (MET) :             31.573ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 3.515ns (46.849%)  route 3.988ns (53.151%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.842 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.814     7.656    design_1_i/VGA_pattern_0/oAddrA20[3]
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.329     7.985 r  design_1_i/VGA_pattern_0/oAddrA2[3]_INST_0/O
                         net (fo=2, routed)           1.276     9.261    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770    40.834    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         40.834    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 31.573    

Slack (MET) :             31.586ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.830ns (49.779%)  route 3.864ns (50.221%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.179 r  design_1_i/VGA_pattern_0/inst/oAddrA2[11]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.800     7.979    design_1_i/VGA_pattern_0/oAddrA20[11]
    SLICE_X86Y90         LUT3 (Prop_lut3_I2_O)        0.307     8.286 r  design_1_i/VGA_pattern_0/oAddrA2[11]_INST_0/O
                         net (fo=2, routed)           1.167     9.452    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    41.038    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         41.038    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 31.586    

Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 3.605ns (46.902%)  route 4.081ns (53.098%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.966 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/O[0]
                         net (fo=1, routed)           1.017     7.983    design_1_i/VGA_pattern_0/oAddrA20[4]
    SLICE_X86Y90         LUT3 (Prop_lut3_I2_O)        0.295     8.278 r  design_1_i/VGA_pattern_0/oAddrA2[4]_INST_0/O
                         net (fo=2, routed)           1.166     9.445    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    41.038    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         41.038    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 31.593    

Slack (MET) :             31.625ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 3.866ns (51.890%)  route 3.584ns (48.110%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 41.653 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.187 r  design_1_i/VGA_pattern_0/inst/oAddrA2[11]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.748     7.935    design_1_i/VGA_pattern_0/oAddrA20[9]
    SLICE_X86Y90         LUT3 (Prop_lut3_I2_O)        0.335     8.270 r  design_1_i/VGA_pattern_0/oAddrA2[9]_INST_0/O
                         net (fo=2, routed)           0.939     9.209    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.650    41.653    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.114    41.767    
                         clock uncertainty           -0.160    41.607    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.773    40.834    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         40.834    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                 31.625    

Slack (MET) :             31.636ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 3.750ns (50.521%)  route 3.673ns (49.479%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 41.653 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.083 r  design_1_i/VGA_pattern_0/inst/oAddrA2[11]_INST_0_i_1/O[0]
                         net (fo=1, routed)           1.092     8.175    design_1_i/VGA_pattern_0/oAddrA20[8]
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.323     8.498 r  design_1_i/VGA_pattern_0/oAddrA2[8]_INST_0/O
                         net (fo=2, routed)           0.683     9.181    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.650    41.653    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.114    41.767    
                         clock uncertainty           -0.160    41.607    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    40.817    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         40.817    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 31.636    

Slack (MET) :             31.682ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 3.655ns (49.431%)  route 3.739ns (50.569%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.755     1.758    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.212 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/DOBDO[0]
                         net (fo=2, routed)           1.898     6.110    design_1_i/VGA_pattern_0/inst/iDataA[0]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.234 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_5_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.747 r  design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/VGA_pattern_0/inst/oAddrA2[3]_INST_0_i_1_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.986 r  design_1_i/VGA_pattern_0/inst/oAddrA2[7]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.674     7.660    design_1_i/VGA_pattern_0/oAddrA20[6]
    SLICE_X86Y90         LUT3 (Prop_lut3_I2_O)        0.325     7.985 r  design_1_i/VGA_pattern_0/oAddrA2[6]_INST_0/O
                         net (fo=2, routed)           1.168     9.153    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.647    41.650    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y17         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.114    41.764    
                         clock uncertainty           -0.160    41.604    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.770    40.834    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         40.834    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 31.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.093%)  route 0.220ns (60.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]/Q
                         net (fo=2, routed)           0.220     0.938    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg_n_0_[3]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.888     0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/CLKBWRCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.820    design_1_i/ScreenBufferMem_0/inst/rMem_reg_3
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.931%)  route 0.221ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[5]/Q
                         net (fo=2, routed)           0.221     0.940    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg_n_0_[5]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.888     0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/CLKBWRCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.820    design_1_i/ScreenBufferMem_0/inst/rMem_reg_3
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.725%)  route 0.265ns (65.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[1]/Q
                         net (fo=2, routed)           0.265     0.984    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg_n_0_[1]
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.888     0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X3Y37         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/CLKBWRCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X3Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.820    design_1_i/ScreenBufferMem_0/inst/rMem_reg_3
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.475%)  route 0.133ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.577     0.579    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[0]/Q
                         net (fo=2, routed)           0.133     0.853    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg_n_0_[0]
    SLICE_X55Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.846     0.848    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.070     0.684    design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[5]/Q
                         net (fo=2, routed)           0.124     0.843    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg_n_0_[5]
    SLICE_X54Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.846     0.848    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X54Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[5]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.063     0.658    design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X54Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/Q
                         net (fo=6, routed)           0.095     0.837    design_1_i/ScreenBufferMem_0/inst/r_CntCurr[3]
    SLICE_X55Y89         LUT5 (Prop_lut5_I3_O)        0.049     0.886 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext[4]_i_1/O
                         net (fo=1, routed)           0.000     0.886    design_1_i/ScreenBufferMem_0/inst/r_CntNext[4]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.845     0.847    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[4]/C
                         clock pessimism             -0.256     0.591    
    SLICE_X55Y89         FDRE (Hold_fdre_C_D)         0.107     0.698    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[1]/Q
                         net (fo=2, routed)           0.124     0.843    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg_n_0_[1]
    SLICE_X54Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.846     0.848    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X54Y90         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.059     0.654    design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.578     0.580    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X56Y90         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]/Q
                         net (fo=8, routed)           0.130     0.851    design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.048     0.899 r  design_1_i/num_capture_4bit_0/inst/rAddr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.899    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X57Y90         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.848     0.850    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X57Y90         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[2]/C
                         clock pessimism             -0.257     0.593    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.107     0.700    design_1_i/num_capture_4bit_0/inst/rAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.576     0.578    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X54Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/Q
                         net (fo=6, routed)           0.095     0.837    design_1_i/ScreenBufferMem_0/inst/r_CntCurr[3]
    SLICE_X55Y89         LUT4 (Prop_lut4_I3_O)        0.045     0.882 r  design_1_i/ScreenBufferMem_0/inst/r_CntNext[3]_i_1/O
                         net (fo=1, routed)           0.000     0.882    design_1_i/ScreenBufferMem_0/inst/r_CntNext[3]_i_1_n_0
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.845     0.847    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y89         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]/C
                         clock pessimism             -0.256     0.591    
    SLICE_X55Y89         FDRE (Hold_fdre_C_D)         0.092     0.683    design_1_i/ScreenBufferMem_0/inst/r_CntNext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.578     0.580    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X56Y90         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]/Q
                         net (fo=8, routed)           0.131     0.852    design_1_i/num_capture_4bit_0/inst/rAddr_reg[0]
    SLICE_X57Y90         LUT5 (Prop_lut5_I2_O)        0.049     0.901 r  design_1_i/num_capture_4bit_0/inst/rAddr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.901    design_1_i/num_capture_4bit_0/inst/p_0_in[4]
    SLICE_X57Y90         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.848     0.850    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X57Y90         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rAddr_reg[4]/C
                         clock pessimism             -0.257     0.593    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.107     0.700    design_1_i/num_capture_4bit_0/inst/rAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X3Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X3Y36     design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y17     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y37     design_1_i/ScreenBufferMem_0/inst/rMem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y36     design_1_i/ScreenBufferMem_0/inst/rMem_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y89     design_1_i/VGA_timings_0/inst/H_r_CntCurr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y89     design_1_i/VGA_timings_0/inst/H_r_CntCurr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y89     design_1_i/VGA_timings_0/inst/H_r_CntCurr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y89     design_1_i/VGA_timings_0/inst/H_r_CntCurr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y89     design_1_i/VGA_timings_0/inst/H_r_CntCurr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y89     design_1_i/ScreenBufferMem_0/inst/r_CntCurr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.996ns (30.699%)  route 2.248ns (69.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.676     9.099    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604    13.368    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
                         clock pessimism              0.460    13.829    
                         clock uncertainty           -0.035    13.793    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    13.269    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.996ns (30.699%)  route 2.248ns (69.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.676     9.099    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604    13.368    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
                         clock pessimism              0.460    13.829    
                         clock uncertainty           -0.035    13.793    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    13.269    design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.996ns (30.699%)  route 2.248ns (69.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.676     9.099    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604    13.368    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
                         clock pessimism              0.460    13.829    
                         clock uncertainty           -0.035    13.793    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    13.269    design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.996ns (30.699%)  route 2.248ns (69.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.676     9.099    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.604    13.368    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y92         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.460    13.829    
                         clock uncertainty           -0.035    13.793    
    SLICE_X90Y92         FDRE (Setup_fdre_C_R)       -0.524    13.269    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.996ns (30.953%)  route 2.222ns (69.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     9.072    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    13.369    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
                         clock pessimism              0.460    13.830    
                         clock uncertainty           -0.035    13.794    
    SLICE_X90Y95         FDRE (Setup_fdre_C_R)       -0.524    13.270    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.996ns (30.953%)  route 2.222ns (69.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     9.072    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    13.369    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
                         clock pessimism              0.460    13.830    
                         clock uncertainty           -0.035    13.794    
    SLICE_X90Y95         FDRE (Setup_fdre_C_R)       -0.524    13.270    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.996ns (30.953%)  route 2.222ns (69.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     9.072    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    13.369    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                         clock pessimism              0.460    13.830    
                         clock uncertainty           -0.035    13.794    
    SLICE_X90Y95         FDRE (Setup_fdre_C_R)       -0.524    13.270    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.996ns (30.953%)  route 2.222ns (69.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     9.072    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    13.369    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.460    13.830    
                         clock uncertainty           -0.035    13.794    
    SLICE_X90Y95         FDRE (Setup_fdre_C_R)       -0.524    13.270    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.996ns (32.022%)  route 2.114ns (67.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.542     8.965    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y96         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    13.369    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y96         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.460    13.830    
                         clock uncertainty           -0.035    13.794    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.524    13.270    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.996ns (32.022%)  route 2.114ns (67.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781     5.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.373 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.230    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X91Y93         LUT4 (Prop_lut4_I2_O)        0.152     7.382 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.716     8.097    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I5_O)        0.326     8.423 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.542     8.965    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X90Y96         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    13.369    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y96         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.460    13.830    
                         clock uncertainty           -0.035    13.794    
    SLICE_X90Y96         FDRE (Setup_fdre_C_R)       -0.524    13.270    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  4.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.927    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
    SLICE_X87Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.035 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y93         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.930    design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.038 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.038    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X87Y93         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y93         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.606     1.692    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y94         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.164     1.856 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.982    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.092 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_5
    SLICE_X90Y94         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.218    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y94         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                         clock pessimism             -0.526     1.692    
    SLICE_X90Y94         FDRE (Hold_fdre_C_D)         0.134     1.826    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.606     1.692    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.164     1.856 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.126     1.982    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X90Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.092 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.218    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X90Y93         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                         clock pessimism             -0.526     1.692    
    SLICE_X90Y93         FDRE (Hold_fdre_C_D)         0.134     1.826    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y96         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.926    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]
    SLICE_X87Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.041 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_7
    SLICE_X87Y96         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y96         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.926    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]
    SLICE_X87Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.041 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_7
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.931    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]
    SLICE_X87Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.042 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.042    design_1_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_5
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.670    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y97         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/Q
                         net (fo=3, routed)           0.117     1.928    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]
    SLICE_X87Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.043 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.043    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]_i_1_n_7
    SLICE_X87Y97         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     2.196    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y97         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
                         clock pessimism             -0.526     1.670    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.105     1.775    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y93         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.122     1.932    design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.043 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.043    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]_i_2_n_5
    SLICE_X87Y93         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y93         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y96         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.126     1.936    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X87Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.044 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.044    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X87Y96         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     2.195    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X87Y96         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism             -0.526     1.669    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.105     1.774    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y92    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X87Y96    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y92    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y96    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X87Y96    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X87Y96    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        2.153ns  (logic 0.766ns (35.575%)  route 1.387ns (64.425%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    5.796ns = ( 37.796 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.722    37.796    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.518    38.314 r  design_1_i/Debounce_Switch_1/inst/r_State_reg/Q
                         net (fo=4, routed)           0.935    39.249    design_1_i/num_capture_4bit_0/inst/iStop
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.124    39.373 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[1]_i_2/O
                         net (fo=1, routed)           0.452    39.825    design_1_i/num_capture_4bit_0/inst/rFSM_current[1]_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.124    39.949 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[1]_i_1/O
                         net (fo=1, routed)           0.000    39.949    design_1_i/num_capture_4bit_0/inst/wFSM_next[1]
    SLICE_X62Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.543    41.546    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X62Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]/C
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.406    41.140    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.077    41.217    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                         -39.949    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        2.040ns  (logic 0.704ns (34.514%)  route 1.336ns (65.486%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    5.855ns = ( 37.855 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781    37.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.456    38.311 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=6, routed)           1.174    39.485    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    39.609 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[2]_i_2/O
                         net (fo=1, routed)           0.162    39.770    design_1_i/num_capture_4bit_0/inst/rFSM_current[2]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.124    39.894 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    39.894    design_1_i/num_capture_4bit_0/inst/wFSM_next[2]
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.543    41.546    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]/C
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.406    41.140    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.029    41.169    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                         -39.894    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.754ns  (logic 0.580ns (33.071%)  route 1.174ns (66.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    5.855ns = ( 37.855 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781    37.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.456    38.311 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=6, routed)           1.174    39.484    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    39.608 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[3]_i_1/O
                         net (fo=1, routed)           0.000    39.608    design_1_i/num_capture_4bit_0/inst/wFSM_next[3]
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.543    41.546    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]/C
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.406    41.140    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.031    41.171    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                         -39.608    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.750ns  (logic 0.580ns (33.139%)  route 1.170ns (66.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    5.855ns = ( 37.855 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.781    37.855    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.456    38.311 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=6, routed)           1.170    39.481    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X60Y94         LUT6 (Prop_lut6_I1_O)        0.124    39.605 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[0]_i_1/O
                         net (fo=1, routed)           0.000    39.605    design_1_i/num_capture_4bit_0/inst/wFSM_next[0]
    SLICE_X60Y94         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.612    41.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.543    41.546    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X60Y94         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]/C
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.406    41.140    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.029    41.169    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                         -39.605    
  -------------------------------------------------------------------
                         slack                                  1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.254ns (35.966%)  route 0.452ns (64.034%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.669    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  design_1_i/Debounce_Switch_1/inst/r_State_reg/Q
                         net (fo=4, routed)           0.394     2.227    design_1_i/num_capture_4bit_0/inst/iStop
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.272 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[2]_i_2/O
                         net (fo=1, routed)           0.059     2.330    design_1_i/num_capture_4bit_0/inst/rFSM_current[2]_i_2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.375 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.375    design_1_i/num_capture_4bit_0/inst/wFSM_next[2]
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.850     0.852    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.406     1.258    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.091     1.349    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.033%)  route 0.557ns (74.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.606     1.692    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=6, routed)           0.557     2.390    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.435 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.435    design_1_i/num_capture_4bit_0/inst/wFSM_next[1]
    SLICE_X62Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.850     0.852    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X62Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.406     1.258    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.120     1.378    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.545%)  route 0.572ns (75.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.606     1.692    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.141     1.833 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=6, routed)           0.572     2.405    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.450 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.450    design_1_i/num_capture_4bit_0/inst/wFSM_next[3]
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.850     0.852    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X60Y93         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.406     1.258    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.092     1.350    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.307%)  route 0.579ns (75.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.606     1.692    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.141     1.833 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=6, routed)           0.579     2.412    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X60Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.457 r  design_1_i/num_capture_4bit_0/inst/rFSM_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.457    design_1_i/num_capture_4bit_0/inst/wFSM_next[0]
    SLICE_X60Y94         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.850     0.852    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X60Y94         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.406     1.258    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.091     1.349    design_1_i/num_capture_4bit_0/inst/rFSM_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.108    





