Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 04:11:49 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.438        0.000                      0                 1577        0.024        0.000                      0                 1577       48.750        0.000                       0                   588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.438        0.000                      0                 1573        0.024        0.000                      0                 1573       48.750        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.831        0.000                      0                    4        1.266        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.438ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 4.823ns (18.957%)  route 20.618ns (81.043%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.419     5.627 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=116, routed)         4.582    10.209    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.299    10.508 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.508    sm/ram_reg_i_128_n_0
    SLICE_X62Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    10.725 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.414    11.139    sm/ram_reg_i_113_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.438 r  sm/ram_reg_i_57/O
                         net (fo=32, routed)          2.004    13.443    L_reg/M_sm_ra1[2]
    SLICE_X43Y43         MUXF7 (Prop_muxf7_S_O)       0.276    13.719 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.522    15.241    sm/M_alum_a[1]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.291    15.532 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.320    15.852    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.328    16.180 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.595    16.775    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.899 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.618    17.518    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.150    17.668 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.624    18.292    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.326    18.618 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.644    19.262    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    19.386 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.886    20.272    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.396 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.284    20.680    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.804 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.891    21.695    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.819 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.605    22.424    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.548 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.469    23.017    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.141 f  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.444    23.585    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.709 f  sm/D_registers_q[7][0]_i_44/O
                         net (fo=1, routed)           0.430    24.139    sm/D_registers_q[7][0]_i_44_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.263 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.426    24.688    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.812 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.581    25.393    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.517 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.364    27.881    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X62Y57         LUT3 (Prop_lut3_I0_O)        0.152    28.033 f  sm/D_states_q[7]_i_35/O
                         net (fo=2, routed)           0.800    28.833    sm/D_states_q[7]_i_35_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.354    29.187 f  sm/D_states_q[7]_i_8/O
                         net (fo=6, routed)           0.613    29.800    sm/D_states_q[7]_i_8_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.348    30.148 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.649    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X63Y57         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X63Y57         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X63Y57         FDSE (Setup_fdse_C_D)       -0.047   105.088    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -30.649    
  -------------------------------------------------------------------
                         slack                                 74.438    

Slack (MET) :             74.669ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.177ns  (logic 4.823ns (19.156%)  route 20.354ns (80.844%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.419     5.627 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=116, routed)         4.582    10.209    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.299    10.508 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.508    sm/ram_reg_i_128_n_0
    SLICE_X62Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    10.725 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.414    11.139    sm/ram_reg_i_113_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.438 r  sm/ram_reg_i_57/O
                         net (fo=32, routed)          2.004    13.443    L_reg/M_sm_ra1[2]
    SLICE_X43Y43         MUXF7 (Prop_muxf7_S_O)       0.276    13.719 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.522    15.241    sm/M_alum_a[1]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.291    15.532 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.320    15.852    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.328    16.180 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.595    16.775    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.899 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.618    17.518    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.150    17.668 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.624    18.292    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.326    18.618 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.644    19.262    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    19.386 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.886    20.272    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.396 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.284    20.680    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.804 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.891    21.695    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.819 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.605    22.424    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.548 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.469    23.017    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.141 f  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.444    23.585    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.709 f  sm/D_registers_q[7][0]_i_44/O
                         net (fo=1, routed)           0.430    24.139    sm/D_registers_q[7][0]_i_44_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.263 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.426    24.688    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.812 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.581    25.393    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.517 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.364    27.881    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X62Y57         LUT3 (Prop_lut3_I0_O)        0.152    28.033 f  sm/D_states_q[7]_i_35/O
                         net (fo=2, routed)           0.800    28.833    sm/D_states_q[7]_i_35_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.354    29.187 f  sm/D_states_q[7]_i_8/O
                         net (fo=6, routed)           0.470    29.658    sm/D_states_q[7]_i_8_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.348    30.006 r  sm/D_states_q[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.385    sm/D_states_q[7]_rep__0_i_1_n_0
    SLICE_X63Y57         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X63Y57         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X63Y57         FDSE (Setup_fdse_C_D)       -0.081   105.054    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -30.385    
  -------------------------------------------------------------------
                         slack                                 74.669    

Slack (MET) :             74.753ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.126ns  (logic 4.823ns (19.195%)  route 20.303ns (80.805%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.419     5.627 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=116, routed)         4.582    10.209    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.299    10.508 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.508    sm/ram_reg_i_128_n_0
    SLICE_X62Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    10.725 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.414    11.139    sm/ram_reg_i_113_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.299    11.438 r  sm/ram_reg_i_57/O
                         net (fo=32, routed)          2.004    13.443    L_reg/M_sm_ra1[2]
    SLICE_X43Y43         MUXF7 (Prop_muxf7_S_O)       0.276    13.719 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.522    15.241    sm/M_alum_a[1]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.291    15.532 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.320    15.852    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I0_O)        0.328    16.180 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.595    16.775    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.899 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.618    17.518    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I0_O)        0.150    17.668 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.624    18.292    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.326    18.618 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.644    19.262    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.124    19.386 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.886    20.272    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.396 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.284    20.680    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    20.804 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.891    21.695    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.819 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.605    22.424    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124    22.548 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.469    23.017    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.141 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.444    23.585    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.709 r  sm/D_registers_q[7][0]_i_44/O
                         net (fo=1, routed)           0.430    24.139    sm/D_registers_q[7][0]_i_44_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.263 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.426    24.688    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.812 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.581    25.393    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.517 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.364    27.881    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X62Y57         LUT3 (Prop_lut3_I0_O)        0.152    28.033 r  sm/D_states_q[7]_i_35/O
                         net (fo=2, routed)           0.800    28.833    sm/D_states_q[7]_i_35_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.354    29.187 r  sm/D_states_q[7]_i_8/O
                         net (fo=6, routed)           0.459    29.646    sm/D_states_q[7]_i_8_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.348    29.994 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.340    30.334    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X63Y58         FDRE (Setup_fdre_C_D)       -0.047   105.088    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -30.334    
  -------------------------------------------------------------------
                         slack                                 74.753    

Slack (MET) :             74.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.822ns  (logic 3.716ns (14.971%)  route 21.106ns (85.029%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.210    30.030    sm/accel_edge_n_0
    SLICE_X65Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X65Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X65Y57         FDSE (Setup_fdse_C_CE)      -0.205   104.930    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        104.930    
                         arrival time                         -30.030    
  -------------------------------------------------------------------
                         slack                                 74.900    

Slack (MET) :             74.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.822ns  (logic 3.716ns (14.971%)  route 21.106ns (85.029%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.210    30.030    sm/accel_edge_n_0
    SLICE_X65Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X65Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X65Y57         FDSE (Setup_fdse_C_CE)      -0.205   104.930    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        104.930    
                         arrival time                         -30.030    
  -------------------------------------------------------------------
                         slack                                 74.900    

Slack (MET) :             74.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.822ns  (logic 3.716ns (14.971%)  route 21.106ns (85.029%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.210    30.030    sm/accel_edge_n_0
    SLICE_X65Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X65Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X65Y57         FDSE (Setup_fdse_C_CE)      -0.205   104.930    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        104.930    
                         arrival time                         -30.030    
  -------------------------------------------------------------------
                         slack                                 74.900    

Slack (MET) :             75.042ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.681ns  (logic 3.716ns (15.056%)  route 20.965ns (84.944%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.069    29.889    sm/accel_edge_n_0
    SLICE_X65Y56         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X65Y56         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X65Y56         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -29.889    
  -------------------------------------------------------------------
                         slack                                 75.042    

Slack (MET) :             75.066ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.705ns  (logic 3.716ns (15.041%)  route 20.989ns (84.959%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.093    29.913    sm/accel_edge_n_0
    SLICE_X60Y56         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y56         FDRE (Setup_fdre_C_CE)      -0.169   104.980    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -29.913    
  -------------------------------------------------------------------
                         slack                                 75.066    

Slack (MET) :             75.066ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.705ns  (logic 3.716ns (15.041%)  route 20.989ns (84.959%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.093    29.913    sm/accel_edge_n_0
    SLICE_X60Y56         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y56         FDRE (Setup_fdre_C_CE)      -0.169   104.980    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -29.913    
  -------------------------------------------------------------------
                         slack                                 75.066    

Slack (MET) :             75.066ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.705ns  (logic 3.716ns (15.041%)  route 20.989ns (84.959%))
  Logic Levels:           17  (LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=116, routed)         3.569     9.233    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X55Y47         LUT4 (Prop_lut4_I2_O)        0.150     9.383 r  sm/ram_reg_i_147/O
                         net (fo=1, routed)           0.436     9.820    sm/ram_reg_i_147_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.326    10.146 r  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.667    10.812    sm/ram_reg_i_133_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          3.502    14.438    L_reg/M_sm_ra1[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.562 f  L_reg/D_registers_q[7][22]_i_17/O
                         net (fo=1, routed)           0.000    14.562    L_reg/D_registers_q[7][22]_i_17_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.779 f  L_reg/D_registers_q_reg[7][22]_i_7/O
                         net (fo=19, routed)          2.289    17.068    L_reg/M_alum_a[22]
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.299    17.367 f  L_reg/D_registers_q[7][21]_i_20/O
                         net (fo=2, routed)           0.991    18.357    L_reg/D_registers_q[7][21]_i_20_n_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124    18.481 f  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=3, routed)           0.433    18.914    L_reg/D_registers_q[7][13]_i_10_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I2_O)        0.116    19.030 f  L_reg/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.885    19.915    sm/D_registers_q[7][1]_i_5_1
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.354    20.269 r  sm/D_registers_q[7][17]_i_9/O
                         net (fo=1, routed)           1.280    21.549    sm/D_registers_q[7][17]_i_9_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.356    21.905 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=1, routed)           1.049    22.953    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.326    23.279 f  sm/D_registers_q[7][17]_i_2/O
                         net (fo=2, routed)           1.018    24.298    sm/M_alum_out[17]
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    24.422 f  sm/D_states_q[7]_i_65/O
                         net (fo=1, routed)           0.343    24.765    sm/D_states_q[7]_i_65_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.124    24.889 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           1.053    25.942    sm/D_states_q[7]_i_57_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    26.066 f  sm/D_states_q[7]_i_45/O
                         net (fo=3, routed)           0.459    26.525    sm/D_states_q[7]_i_45_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    26.649 f  sm/D_states_q[7]_i_17/O
                         net (fo=3, routed)           1.325    27.974    sm/accel_edge/D_states_q_reg[0]_rep__1_3
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.098 r  sm/accel_edge/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.598    28.696    sm/accel_edge/D_states_q[7]_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    28.820 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          1.093    29.913    sm/accel_edge_n_0
    SLICE_X60Y56         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y56         FDRE (Setup_fdre_C_CE)      -0.169   104.980    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -29.913    
  -------------------------------------------------------------------
                         slack                                 75.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.854    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.190%)  route 0.284ns (66.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.190%)  route 0.284ns (66.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.932    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y57   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y57   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y44   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y44   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y42   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.934ns (16.248%)  route 4.814ns (83.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=116, routed)         2.802     8.466    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.618 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.190     9.809    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.326    10.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.822    10.956    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                 93.831    

Slack (MET) :             93.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.934ns (16.248%)  route 4.814ns (83.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=116, routed)         2.802     8.466    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.618 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.190     9.809    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.326    10.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.822    10.956    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                 93.831    

Slack (MET) :             93.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.934ns (16.248%)  route 4.814ns (83.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=116, routed)         2.802     8.466    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.618 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.190     9.809    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.326    10.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.822    10.956    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                 93.831    

Slack (MET) :             93.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.934ns (16.248%)  route 4.814ns (83.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=116, routed)         2.802     8.466    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.618 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.190     9.809    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.326    10.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.822    10.956    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.506   104.910    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDPE (Recov_fdpe_C_PRE)     -0.359   104.788    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                 93.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.227ns (18.842%)  route 0.978ns (81.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     1.664 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=109, routed)         0.668     2.332    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.099     2.431 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.741    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.227ns (18.842%)  route 0.978ns (81.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     1.664 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=109, routed)         0.668     2.332    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.099     2.431 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.741    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.227ns (18.842%)  route 0.978ns (81.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     1.664 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=109, routed)         0.668     2.332    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.099     2.431 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.741    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.227ns (18.842%)  route 0.978ns (81.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     1.664 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=109, routed)         0.668     2.332    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.099     2.431 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.741    fifo_reset_cond/AS[0]
    SLICE_X59Y60         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X59Y60         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X59Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.475    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.266    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.101ns  (logic 11.502ns (31.861%)  route 24.599ns (68.139%))
  Logic Levels:           34  (CARRY4=9 LUT3=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.747     7.375    L_reg/M_sm_pac[7]
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.704 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.823     8.527    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.326     8.853 f  L_reg/L_3e6567af_remainder0_carry_i_16/O
                         net (fo=3, routed)           0.851     9.704    L_reg/L_3e6567af_remainder0_carry_i_16_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.828 f  L_reg/L_3e6567af_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.567    10.395    L_reg/L_3e6567af_remainder0_carry_i_19_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.150    10.545 r  L_reg/L_3e6567af_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.982    11.527    L_reg/L_3e6567af_remainder0_carry_i_10_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.326    11.853 r  L_reg/L_3e6567af_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.853    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.403 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.403    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.517    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.739 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.989    13.729    L_reg/L_3e6567af_remainder0[8]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.299    14.028 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.204    15.231    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.355 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    16.171    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.295 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.021    17.316    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152    17.468 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.856    18.323    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.332    18.655 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.682    19.337    L_reg/i__carry__0_i_11_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.461 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.998    20.458    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.582 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.582    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.980 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.980    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.293 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.939    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.245 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    22.823    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.083    L_reg/i__carry_i_14_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.150    24.233 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.699    L_reg/i__carry_i_25_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.027 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.040    26.068    L_reg/i__carry_i_14_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.192 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.680    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.881    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.348    28.229 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.229    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.779 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.779    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.893    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.007    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.229 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.063    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.362 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.953    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.077 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.952    32.029    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.153 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    33.039    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    33.163 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.133    34.296    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I0_O)        0.124    34.420 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.264    37.684    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.252 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.252    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.755ns  (logic 11.740ns (32.834%)  route 24.015ns (67.166%))
  Logic Levels:           34  (CARRY4=9 LUT3=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.747     7.375    L_reg/M_sm_pac[7]
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.704 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.823     8.527    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.326     8.853 f  L_reg/L_3e6567af_remainder0_carry_i_16/O
                         net (fo=3, routed)           0.851     9.704    L_reg/L_3e6567af_remainder0_carry_i_16_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.828 f  L_reg/L_3e6567af_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.567    10.395    L_reg/L_3e6567af_remainder0_carry_i_19_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.150    10.545 r  L_reg/L_3e6567af_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.982    11.527    L_reg/L_3e6567af_remainder0_carry_i_10_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.326    11.853 r  L_reg/L_3e6567af_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.853    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.403 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.403    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.517    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.739 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.989    13.729    L_reg/L_3e6567af_remainder0[8]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.299    14.028 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.204    15.231    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.355 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    16.171    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.295 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.021    17.316    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152    17.468 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.856    18.323    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.332    18.655 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.682    19.337    L_reg/i__carry__0_i_11_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.461 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.998    20.458    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.582 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.582    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.980 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.980    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.293 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.939    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.245 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    22.823    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.083    L_reg/i__carry_i_14_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.150    24.233 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.699    L_reg/i__carry_i_25_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.027 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.040    26.068    L_reg/i__carry_i_14_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.192 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.680    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.881    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.348    28.229 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.229    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.779 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.779    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.893    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.007    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.229 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.063    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.362 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.953    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.077 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.952    32.029    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.153 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    33.039    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    33.163 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.133    34.296    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.152    34.448 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.680    37.127    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.905 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.905    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.595ns  (logic 11.507ns (32.329%)  route 24.087ns (67.671%))
  Logic Levels:           34  (CARRY4=9 LUT3=7 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.747     7.375    L_reg/M_sm_pac[7]
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.704 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.823     8.527    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.326     8.853 f  L_reg/L_3e6567af_remainder0_carry_i_16/O
                         net (fo=3, routed)           0.851     9.704    L_reg/L_3e6567af_remainder0_carry_i_16_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.828 f  L_reg/L_3e6567af_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.567    10.395    L_reg/L_3e6567af_remainder0_carry_i_19_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.150    10.545 r  L_reg/L_3e6567af_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.982    11.527    L_reg/L_3e6567af_remainder0_carry_i_10_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.326    11.853 r  L_reg/L_3e6567af_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.853    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.403 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.403    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.517    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.739 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.989    13.729    L_reg/L_3e6567af_remainder0[8]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.299    14.028 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.204    15.231    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.355 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    16.171    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.295 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.021    17.316    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152    17.468 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.856    18.323    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.332    18.655 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.682    19.337    L_reg/i__carry__0_i_11_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.461 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.998    20.458    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.582 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.582    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.980 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.980    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.293 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.939    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.245 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    22.823    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.083    L_reg/i__carry_i_14_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.150    24.233 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.699    L_reg/i__carry_i_25_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.027 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.040    26.068    L_reg/i__carry_i_14_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.192 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.680    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.881    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.348    28.229 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.229    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.779 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.779    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.893    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.007    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.229 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.063    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.362 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.953    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.077 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.952    32.029    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.153 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.887    33.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    33.164 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.803    33.967    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I1_O)        0.124    34.091 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.081    37.172    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.745 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.745    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.543ns  (logic 11.939ns (33.589%)  route 23.604ns (66.411%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.030     7.600    L_reg/M_sm_timer[7]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.297     7.897 r  L_reg/L_3e6567af_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.568    L_reg/L_3e6567af_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.692 f  L_reg/L_3e6567af_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.181     9.872    L_reg/L_3e6567af_remainder0_carry__1_i_7__1_n_0
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.150    10.022 f  L_reg/L_3e6567af_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.979    L_reg/L_3e6567af_remainder0_carry_i_20__1_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.350    11.329 r  L_reg/L_3e6567af_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.736    12.064    L_reg/L_3e6567af_remainder0_carry_i_10__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.392 r  L_reg/L_3e6567af_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.392    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.032 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/O[3]
                         net (fo=1, routed)           0.819    13.851    L_reg/L_3e6567af_remainder0_3[3]
    SLICE_X44Y56         LUT4 (Prop_lut4_I1_O)        0.306    14.157 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.457    15.614    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152    15.766 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.764    16.530    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326    16.856 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.643    17.499    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.645    18.294    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.031    19.676    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.328    20.004 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.494    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.001 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.001    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.115 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.115    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.337 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.309    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.608 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.409    23.016    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.140 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.456    23.596    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.117    23.713 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    24.556    L_reg/i__carry_i_13__3_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.360    24.916 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.691    25.607    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.933 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.750    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    26.902 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    27.575    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    27.901 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.451 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.451    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.565 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.565    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.787 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.958    29.744    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.299    30.043 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.345    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.469 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.014    31.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.174    33.584    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.152    33.736 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.198    36.934    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.694 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.694    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.450ns  (logic 11.687ns (32.967%)  route 23.763ns (67.033%))
  Logic Levels:           34  (CARRY4=9 LUT3=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.747     7.375    L_reg/M_sm_pac[7]
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.704 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.823     8.527    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.326     8.853 f  L_reg/L_3e6567af_remainder0_carry_i_16/O
                         net (fo=3, routed)           0.851     9.704    L_reg/L_3e6567af_remainder0_carry_i_16_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.828 f  L_reg/L_3e6567af_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.567    10.395    L_reg/L_3e6567af_remainder0_carry_i_19_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.150    10.545 r  L_reg/L_3e6567af_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.982    11.527    L_reg/L_3e6567af_remainder0_carry_i_10_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.326    11.853 r  L_reg/L_3e6567af_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.853    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.403 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.403    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.517    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.739 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.989    13.729    L_reg/L_3e6567af_remainder0[8]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.299    14.028 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.204    15.231    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.355 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    16.171    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.295 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.021    17.316    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152    17.468 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.856    18.323    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.332    18.655 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.682    19.337    L_reg/i__carry__0_i_11_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.461 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.998    20.458    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.582 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.582    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.980 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.980    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.293 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.939    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.245 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    22.823    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.083    L_reg/i__carry_i_14_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.150    24.233 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.699    L_reg/i__carry_i_25_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.027 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.040    26.068    L_reg/i__carry_i_14_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.192 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.680    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.881    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.348    28.229 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.229    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.779 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.779    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.893    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.007    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.229 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.063    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.362 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.953    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.077 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.952    32.029    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.153 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.887    33.040    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    33.164 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.825    33.989    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I0_O)        0.152    34.141 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.734    36.876    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    40.600 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.600    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.321ns  (logic 11.706ns (33.140%)  route 23.616ns (66.860%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.030     7.600    L_reg/M_sm_timer[7]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.297     7.897 r  L_reg/L_3e6567af_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.568    L_reg/L_3e6567af_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.692 f  L_reg/L_3e6567af_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.181     9.872    L_reg/L_3e6567af_remainder0_carry__1_i_7__1_n_0
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.150    10.022 f  L_reg/L_3e6567af_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.979    L_reg/L_3e6567af_remainder0_carry_i_20__1_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.350    11.329 r  L_reg/L_3e6567af_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.736    12.064    L_reg/L_3e6567af_remainder0_carry_i_10__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.392 r  L_reg/L_3e6567af_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.392    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.032 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/O[3]
                         net (fo=1, routed)           0.819    13.851    L_reg/L_3e6567af_remainder0_3[3]
    SLICE_X44Y56         LUT4 (Prop_lut4_I1_O)        0.306    14.157 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.457    15.614    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152    15.766 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.764    16.530    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326    16.856 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.643    17.499    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.645    18.294    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.031    19.676    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.328    20.004 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.494    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.001 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.001    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.115 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.115    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.337 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.309    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.608 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.409    23.016    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.140 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.456    23.596    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.117    23.713 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    24.556    L_reg/i__carry_i_13__3_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.360    24.916 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.691    25.607    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.933 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.750    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    26.902 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    27.575    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    27.901 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.451 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.451    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.565 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.565    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.787 f  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.958    29.744    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.299    30.043 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.345    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.469 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.014    31.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.607 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.981    32.588    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    32.712 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.871    33.583    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.124    33.707 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.210    36.917    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.473 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.473    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.309ns  (logic 11.935ns (33.801%)  route 23.375ns (66.199%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.030     7.600    L_reg/M_sm_timer[7]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.297     7.897 r  L_reg/L_3e6567af_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.568    L_reg/L_3e6567af_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.692 f  L_reg/L_3e6567af_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.181     9.872    L_reg/L_3e6567af_remainder0_carry__1_i_7__1_n_0
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.150    10.022 f  L_reg/L_3e6567af_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.979    L_reg/L_3e6567af_remainder0_carry_i_20__1_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.350    11.329 r  L_reg/L_3e6567af_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.736    12.064    L_reg/L_3e6567af_remainder0_carry_i_10__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.392 r  L_reg/L_3e6567af_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.392    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.032 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/O[3]
                         net (fo=1, routed)           0.819    13.851    L_reg/L_3e6567af_remainder0_3[3]
    SLICE_X44Y56         LUT4 (Prop_lut4_I1_O)        0.306    14.157 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.457    15.614    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152    15.766 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.764    16.530    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326    16.856 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.643    17.499    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.645    18.294    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.031    19.676    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.328    20.004 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.494    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.001 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.001    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.115 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.115    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.337 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.309    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.608 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.409    23.016    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.140 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.456    23.596    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.117    23.713 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    24.556    L_reg/i__carry_i_13__3_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.360    24.916 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.691    25.607    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.933 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.750    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    26.902 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    27.575    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    27.901 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.451 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.451    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.565 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.565    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.787 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.958    29.744    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.299    30.043 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.345    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.469 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.014    31.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.176    33.586    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I1_O)        0.152    33.738 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.966    36.704    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.461 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.461    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.225ns  (logic 11.472ns (32.569%)  route 23.753ns (67.431%))
  Logic Levels:           34  (CARRY4=9 LUT3=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.747     7.375    L_reg/M_sm_pac[7]
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.704 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.823     8.527    L_reg/i__carry_i_14__2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.326     8.853 f  L_reg/L_3e6567af_remainder0_carry_i_16/O
                         net (fo=3, routed)           0.851     9.704    L_reg/L_3e6567af_remainder0_carry_i_16_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.828 f  L_reg/L_3e6567af_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.567    10.395    L_reg/L_3e6567af_remainder0_carry_i_19_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.150    10.545 r  L_reg/L_3e6567af_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.982    11.527    L_reg/L_3e6567af_remainder0_carry_i_10_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.326    11.853 r  L_reg/L_3e6567af_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.853    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.403 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.403    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.517    aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.739 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.989    13.729    L_reg/L_3e6567af_remainder0[8]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.299    14.028 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.204    15.231    L_reg/i__carry__1_i_10_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.355 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    16.171    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.295 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.021    17.316    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152    17.468 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.856    18.323    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.332    18.655 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.682    19.337    L_reg/i__carry__0_i_11_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.124    19.461 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.998    20.458    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.582 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.582    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.980 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.980    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.293 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.645    21.939    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2[3]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.306    22.245 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    22.823    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.947 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.083    L_reg/i__carry_i_14_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.150    24.233 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.699    L_reg/i__carry_i_25_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.027 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.040    26.068    L_reg/i__carry_i_14_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.124    26.192 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.680    26.872    L_reg/i__carry_i_13_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I1_O)        0.150    27.022 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.881    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.348    28.229 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.229    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.779 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.779    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.893 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.893    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.007 r  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.007    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.229 f  aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.063    aseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.299    30.362 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    30.953    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.077 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.952    32.029    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I1_O)        0.124    32.153 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    33.039    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    33.163 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.664    33.827    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I2_O)        0.124    33.951 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.886    36.837    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.376 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.376    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.206ns  (logic 11.182ns (31.762%)  route 24.024ns (68.238%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=2 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.430     8.040    L_reg/M_sm_pbc[12]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.164 f  L_reg/L_3e6567af_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.725     8.889    L_reg/L_3e6567af_remainder0_carry__0_i_12__0_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  L_reg/L_3e6567af_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.034    10.047    L_reg/L_3e6567af_remainder0_carry__0_i_9__0_n_0
    SLICE_X45Y39         LUT2 (Prop_lut2_I1_O)        0.124    10.171 f  L_reg/L_3e6567af_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.149    10.320    L_reg/L_3e6567af_remainder0_carry_i_15__0_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.444 r  L_reg/L_3e6567af_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           1.226    11.670    L_reg/L_3e6567af_remainder0_carry_i_8__0_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.152    11.822 r  L_reg/L_3e6567af_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.813    12.635    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X46Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    13.233 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.233    bseg_driver/decimal_renderer/L_3e6567af_remainder0_carry_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.556 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.120    14.676    L_reg/L_3e6567af_remainder0_1[5]
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.306    14.982 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.774    15.756    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    15.880 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    16.313    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.150    16.463 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.989    17.452    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.354    17.806 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.828    18.634    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I1_O)        0.326    18.960 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.817    19.777    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.124    19.901 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.820    20.721    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124    20.845 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.845    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.243 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.482 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.662    22.144    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.446 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.636    23.082    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y37         LUT5 (Prop_lut5_I0_O)        0.124    23.206 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.604    23.810    bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124    23.934 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.834    24.768    L_reg/i__carry_i_13__1_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.146    24.914 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.602    25.516    L_reg/i__carry_i_18__1_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.328    25.844 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.679    26.523    L_reg/i__carry_i_13__1_n_0
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.152    26.675 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.624    27.299    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.332    27.631 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.631    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.164 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.164    bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.281 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.281    bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.398 r  bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.398    bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.617 f  bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.029    29.646    bseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.295    29.941 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.592    30.533    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    30.657 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.146    31.803    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.124    31.927 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.655    32.582    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    32.706 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.254    33.960    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y36         LUT4 (Prop_lut4_I3_O)        0.154    34.114 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.549    36.663    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.361 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.361    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.121ns  (logic 11.694ns (33.296%)  route 23.427ns (66.704%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.030     7.600    L_reg/M_sm_timer[7]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.297     7.897 r  L_reg/L_3e6567af_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.670     8.568    L_reg/L_3e6567af_remainder0_carry__1_i_8__1_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.692 f  L_reg/L_3e6567af_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.181     9.872    L_reg/L_3e6567af_remainder0_carry__1_i_7__1_n_0
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.150    10.022 f  L_reg/L_3e6567af_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.979    L_reg/L_3e6567af_remainder0_carry_i_20__1_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.350    11.329 r  L_reg/L_3e6567af_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.736    12.064    L_reg/L_3e6567af_remainder0_carry_i_10__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.392 r  L_reg/L_3e6567af_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.392    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.032 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_carry/O[3]
                         net (fo=1, routed)           0.819    13.851    L_reg/L_3e6567af_remainder0_3[3]
    SLICE_X44Y56         LUT4 (Prop_lut4_I1_O)        0.306    14.157 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.457    15.614    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.152    15.766 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.764    16.530    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326    16.856 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.643    17.499    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.645    18.294    L_reg/i__carry_i_19__3_n_0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.031    19.676    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.328    20.004 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    20.494    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.001 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.001    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.115 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.115    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.337 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    22.309    L_reg/L_3e6567af_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.299    22.608 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.409    23.016    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.140 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.456    23.596    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.117    23.713 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.843    24.556    L_reg/i__carry_i_13__3_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.360    24.916 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.691    25.607    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.326    25.933 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.750    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.152    26.902 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.673    27.575    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.326    27.901 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.901    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.451 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.451    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.565 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.565    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.787 r  timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.958    29.744    timerseg_driver/decimal_renderer/L_3e6567af_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.299    30.043 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.301    30.345    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.469 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.014    31.483    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.607 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.286    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.410 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.176    33.586    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.124    33.710 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.019    36.729    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.273 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.273    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.371ns (80.216%)  route 0.338ns (19.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.338     2.016    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.246 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.246    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.399ns (79.969%)  route 0.350ns (20.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.350     2.050    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.285 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.285    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.414ns (78.505%)  route 0.387ns (21.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.387     2.052    io_led_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.338 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.430ns (77.358%)  route 0.419ns (22.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.419     2.102    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.282     3.385 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.385    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1457311376[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.413ns (75.615%)  route 0.456ns (24.385%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.588     1.532    forLoop_idx_0_1457311376[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  forLoop_idx_0_1457311376[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_1457311376[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.109     1.782    forLoop_idx_0_1457311376[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  forLoop_idx_0_1457311376[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=27, routed)          0.346     2.173    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.400 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.400    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1457311376[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.409ns (72.410%)  route 0.537ns (27.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.588     1.532    forLoop_idx_0_1457311376[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_1457311376[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_1457311376[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.109     1.782    forLoop_idx_0_1457311376[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  forLoop_idx_0_1457311376[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=27, routed)          0.428     2.255    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.478 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.478    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.373ns (68.088%)  route 0.643ns (31.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.643     2.316    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.524 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.524    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.383ns (65.298%)  route 0.735ns (34.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.735     2.412    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.653 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.653    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.396ns (61.989%)  route 0.856ns (38.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.856     2.530    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.761 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.761    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1457311376[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.408ns (61.207%)  route 0.893ns (38.793%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.589     1.533    forLoop_idx_0_1457311376[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1457311376[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1457311376[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.163     1.837    forLoop_idx_0_1457311376[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  forLoop_idx_0_1457311376[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.730     2.611    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.834 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.834    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 1.500ns (28.801%)  route 3.708ns (71.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.708     5.208    forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.503     4.907    forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.502ns (28.992%)  route 3.679ns (71.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.679     5.182    forLoop_idx_0_1457311376[0].cond_butt_dirs/sync/D[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1457311376[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.507     4.911    forLoop_idx_0_1457311376[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1457311376[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.490ns (28.753%)  route 3.691ns (71.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.691     5.181    forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.503     4.907    forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 1.488ns (31.041%)  route 3.305ns (68.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.305     4.792    forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.505     4.909    forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.244ns  (logic 1.496ns (35.235%)  route 2.749ns (64.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.749     4.244    reset_cond/AS[0]
    SLICE_X52Y46         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y46         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.496ns (39.596%)  route 2.281ns (60.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.281     3.777    reset_cond/AS[0]
    SLICE_X57Y44         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y44         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.496ns (39.596%)  route 2.281ns (60.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.281     3.777    reset_cond/AS[0]
    SLICE_X57Y44         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y44         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 1.496ns (39.596%)  route 2.281ns (60.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           2.281     3.777    reset_cond/AS[0]
    SLICE_X57Y44         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y44         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.304ns  (logic 1.493ns (45.193%)  route 1.811ns (54.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.811     3.304    cond_butt_next_play/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.504     4.908    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 1.468ns (52.635%)  route 1.321ns (47.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.321     2.789    forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X54Y65         FDRE                                         r  forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.436     4.840    forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1747204369[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.230ns (35.467%)  route 0.418ns (64.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.418     0.648    forLoop_idx_0_1747204369[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X60Y65         FDRE                                         r  forLoop_idx_0_1747204369[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.855     2.045    forLoop_idx_0_1747204369[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  forLoop_idx_0_1747204369[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.236ns (29.567%)  route 0.562ns (70.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.562     0.798    forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X54Y65         FDRE                                         r  forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.828     2.018    forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  forLoop_idx_0_1747204369[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.261ns (25.924%)  route 0.746ns (74.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.746     1.007    cond_butt_next_play/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.858     2.048    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.263ns (21.887%)  route 0.939ns (78.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.939     1.203    reset_cond/AS[0]
    SLICE_X57Y44         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y44         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.263ns (21.887%)  route 0.939ns (78.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.939     1.203    reset_cond/AS[0]
    SLICE_X57Y44         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y44         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.263ns (21.887%)  route 0.939ns (78.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           0.939     1.203    reset_cond/AS[0]
    SLICE_X57Y44         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y44         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.263ns (18.893%)  route 1.130ns (81.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=4, routed)           1.130     1.393    reset_cond/AS[0]
    SLICE_X52Y46         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y46         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.255ns (14.481%)  route 1.508ns (85.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.508     1.763    forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.859     2.049    forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1457311376[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.268ns (13.584%)  route 1.702ns (86.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.702     1.970    forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.856     2.046    forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.257ns (12.925%)  route 1.734ns (87.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.734     1.992    forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.856     2.046    forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  forLoop_idx_0_1457311376[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





