Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 05:11:57 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.412ns (9.892%)  route 3.753ns (90.108%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_clk
    SLICE_X13Y74         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/Q
                         net (fo=96, routed)          0.299     0.431    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X13Y74         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.599 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36/O
                         net (fo=12, routed)          0.331     0.929    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36_n_0
    SLICE_X14Y77         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.077 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3/O
                         net (fo=16, routed)          3.123     4.201    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/address0[0]
    RAMB36_X1Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ap_clk
    RAMB36_X1Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     9.634    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.295ns (33.372%)  route 2.586ns (66.628%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.380     3.311    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     3.507 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21/O
                         net (fo=1, routed)           0.410     3.917    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[4]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.296     9.710    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.304ns (33.560%)  route 2.582ns (66.440%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.388     3.319    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     3.524 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18/O
                         net (fo=1, routed)           0.398     3.922    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[7]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[7])
                                                     -0.271     9.735    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.284ns (33.272%)  route 2.575ns (66.728%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/O[2]
                         net (fo=23, routed)          0.364     3.303    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_62_fu_530_p3
    SLICE_X9Y85          LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.176     3.479 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20/O
                         net (fo=1, routed)           0.416     3.895    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[5]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.279     9.727    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.727    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.281ns (33.591%)  route 2.533ns (66.409%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.456     3.387    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.569 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13/O
                         net (fo=1, routed)           0.281     3.850    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[12]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[12])
                                                     -0.297     9.709    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.307ns (34.266%)  route 2.507ns (65.734%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/O[2]
                         net (fo=23, routed)          0.297     3.236    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_62_fu_530_p3
    SLICE_X12Y85         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.199     3.435 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_17/O
                         net (fo=1, routed)           0.415     3.850    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[8]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[8])
                                                     -0.295     9.711    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.300ns (33.987%)  route 2.525ns (66.013%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.322     3.252    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.201     3.453 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_19/O
                         net (fo=1, routed)           0.408     3.861    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[6]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[6])
                                                     -0.268     9.738    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.412ns (11.174%)  route 3.275ns (88.826%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_clk
    SLICE_X13Y74         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/Q
                         net (fo=96, routed)          0.299     0.431    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X13Y74         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.599 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36/O
                         net (fo=12, routed)          0.331     0.929    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36_n_0
    SLICE_X14Y77         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.077 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3/O
                         net (fo=16, routed)          2.646     3.723    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/address0[0]
    RAMB36_X2Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ap_clk
    RAMB36_X2Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB36_X2Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     9.634    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.235ns (33.105%)  route 2.496ns (66.895%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.427     3.358    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     3.494 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_24/O
                         net (fo=1, routed)           0.273     3.767    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[1]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.313     9.693    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.294ns (35.052%)  route 2.398ns (64.948%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.306     3.237    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y84          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     3.432 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_25/O
                         net (fo=1, routed)           0.296     3.728    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[0]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                     -0.330     9.676    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  5.948    




