{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571607703005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571607703008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 17:41:42 2019 " "Processing started: Sun Oct 20 17:41:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571607703008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571607703008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5part2 -c lab5part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5part2 -c lab5part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571607703008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571607703539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571607703539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab5part2.v(27) " "Verilog HDL warning at lab5part2.v(27): extended using \"x\" or \"z\"" {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1571607710001 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" lab5part2.v(33) " "Verilog HDL syntax error at lab5part2.v(33) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571607710005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5part2.v(25) " "Verilog HDL information at lab5part2.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571607710006 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ratedivider lab5part2.v(19) " "Ignored design unit \"ratedivider\" at lab5part2.v(19) due to previous errors" {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571607710006 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fourbitcounter lab5part2.v(48) " "Ignored design unit \"fourbitcounter\" at lab5part2.v(48) due to previous errors" {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571607710006 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "frequency lab5part2.v(59) " "Ignored design unit \"frequency\" at lab5part2.v(59) due to previous errors" {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 59 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571607710006 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "seven_segment lab5part2.v(73) " "Ignored design unit \"seven_segment\" at lab5part2.v(73) due to previous errors" {  } { { "lab5part2.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/lab5part2.v" 73 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571607710006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5part2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab5part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571607710008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/output_files/lab5part2.map.smsg " "Generated suppressed messages file C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part2/output_files/lab5part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571607710108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571607710210 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 20 17:41:50 2019 " "Processing ended: Sun Oct 20 17:41:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571607710210 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571607710210 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571607710210 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571607710210 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571607711425 ""}
