<stg><name>cnn_hls_Pipeline_VITIS_LOOP_125_2</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %mul_ln124_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %mul_ln124

]]></Node>
<StgValue><ssdm name="mul_ln124_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %core_rwidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %core_rwidth

]]></Node>
<StgValue><ssdm name="core_rwidth_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %store_ln116 = store i31 1, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body5.i:0 %x_1 = load i31 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="31">
<![CDATA[
for.body5.i:1 %zext_ln125 = zext i31 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i:2 %icmp_ln125 = icmp_slt  i32 %zext_ln125, i32 %core_rwidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i:3 %br_ln125 = br i1 %icmp_ln125, void %for.end.i.loopexit.exitStub, void %for.body5.i.split

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="31">
<![CDATA[
for.body5.i.split:0 %trunc_ln125 = trunc i31 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body5.i.split:3 %add_ln126 = add i13 %trunc_ln125, i13 %mul_ln124_read

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="13">
<![CDATA[
for.body5.i.split:4 %zext_ln126 = zext i13 %add_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.i.split:5 %pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="pixel_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="13">
<![CDATA[
for.body5.i.split:6 %pixel_load = load i13 %pixel_addr

]]></Node>
<StgValue><ssdm name="pixel_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body5.i.split:7 %add_ln126_1 = add i13 %add_ln126, i13 8191

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body5.i.split:11 %add_ln125 = add i31 %x_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body5.i.split:12 %store_ln116 = store i31 %add_ln125, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="13">
<![CDATA[
for.body5.i.split:6 %pixel_load = load i13 %pixel_addr

]]></Node>
<StgValue><ssdm name="pixel_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.end.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body5.i.split:1 %specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.i.split:2 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="13">
<![CDATA[
for.body5.i.split:8 %zext_ln126_1 = zext i13 %add_ln126_1

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.i.split:9 %pixel_addr_2 = getelementptr i8 %pixel, i64 0, i64 %zext_ln126_1

]]></Node>
<StgValue><ssdm name="pixel_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
for.body5.i.split:10 %store_ln126 = store i8 %pixel_load, i13 %pixel_addr_2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.body5.i.split:13 %br_ln125 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="core_rwidth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="core_rwidth"/></StgValue>
</port>
<port id="45" name="mul_ln124" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln124"/></StgValue>
</port>
<port id="46" name="pixel" dir="2" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="pixel"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="x" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="pixel" to="specmemcore_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="pixel" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i13" to="mul_ln124_read" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="mul_ln124" to="mul_ln124_read" fromId="45" toId="9">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i32" to="core_rwidth_read" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="core_rwidth" to="core_rwidth_read" fromId="44" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln116" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="x" to="store_ln116" fromId="6" toId="11">
</dataflow>
<dataflow id="92" from="x" to="x_1" fromId="6" toId="13">
</dataflow>
<dataflow id="93" from="x_1" to="zext_ln125" fromId="13" toId="14">
</dataflow>
<dataflow id="94" from="zext_ln125" to="icmp_ln125" fromId="14" toId="15">
</dataflow>
<dataflow id="95" from="core_rwidth_read" to="icmp_ln125" fromId="10" toId="15">
</dataflow>
<dataflow id="96" from="icmp_ln125" to="br_ln125" fromId="15" toId="16">
</dataflow>
<dataflow id="97" from="x_1" to="trunc_ln125" fromId="13" toId="17">
</dataflow>
<dataflow id="98" from="trunc_ln125" to="add_ln126" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="mul_ln124_read" to="add_ln126" fromId="9" toId="18">
</dataflow>
<dataflow id="100" from="add_ln126" to="zext_ln126" fromId="18" toId="19">
</dataflow>
<dataflow id="101" from="pixel" to="pixel_addr" fromId="46" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="pixel_addr" fromId="102" toId="20">
</dataflow>
<dataflow id="104" from="zext_ln126" to="pixel_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="105" from="pixel_addr" to="pixel_load" fromId="20" toId="21">
</dataflow>
<dataflow id="106" from="add_ln126" to="add_ln126_1" fromId="18" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln126_1" fromId="107" toId="22">
</dataflow>
<dataflow id="109" from="x_1" to="add_ln125" fromId="13" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_89" to="add_ln125" fromId="89" toId="23">
</dataflow>
<dataflow id="111" from="add_ln125" to="store_ln116" fromId="23" toId="24">
</dataflow>
<dataflow id="112" from="x" to="store_ln116" fromId="6" toId="24">
</dataflow>
<dataflow id="113" from="pixel_addr" to="pixel_load" fromId="20" toId="25">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecPipeline" to="specpipeline_ln116" fromId="114" toId="26">
</dataflow>
<dataflow id="116" from="StgValue_68" to="specpipeline_ln116" fromId="68" toId="26">
</dataflow>
<dataflow id="117" from="StgValue_63" to="specpipeline_ln116" fromId="63" toId="26">
</dataflow>
<dataflow id="118" from="StgValue_63" to="specpipeline_ln116" fromId="63" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_63" to="specpipeline_ln116" fromId="63" toId="26">
</dataflow>
<dataflow id="120" from="empty_0" to="specpipeline_ln116" fromId="66" toId="26">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopName" to="specloopname_ln125" fromId="121" toId="27">
</dataflow>
<dataflow id="124" from="empty_8" to="specloopname_ln125" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="add_ln126_1" to="zext_ln126_1" fromId="22" toId="28">
</dataflow>
<dataflow id="126" from="pixel" to="pixel_addr_2" fromId="46" toId="29">
</dataflow>
<dataflow id="127" from="StgValue_102" to="pixel_addr_2" fromId="102" toId="29">
</dataflow>
<dataflow id="128" from="zext_ln126_1" to="pixel_addr_2" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="pixel_load" to="store_ln126" fromId="25" toId="30">
</dataflow>
<dataflow id="130" from="pixel_addr_2" to="store_ln126" fromId="29" toId="30">
</dataflow>
<dataflow id="131" from="icmp_ln125" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="132" from="icmp_ln125" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
