Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_012.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3199990 heartbeat IPC: 3.12501 cumulative IPC: 3.12501 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6402717 heartbeat IPC: 3.12234 cumulative IPC: 3.12367 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9605921 heartbeat IPC: 3.12187 cumulative IPC: 3.12307 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12815097 heartbeat IPC: 3.11606 cumulative IPC: 3.12132 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16016926 heartbeat IPC: 3.12322 cumulative IPC: 3.1217 (Simulation time: 0 hr 2 min 4 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16016926 (Simulation time: 0 hr 2 min 4 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24990371 heartbeat IPC: 1.1144 cumulative IPC: 1.1144 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 34047466 heartbeat IPC: 1.10411 cumulative IPC: 1.10923 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 43239391 heartbeat IPC: 1.08791 cumulative IPC: 1.10203 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 52634559 heartbeat IPC: 1.06438 cumulative IPC: 1.09237 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 61792718 heartbeat IPC: 1.09192 cumulative IPC: 1.09228 (Simulation time: 0 hr 4 min 4 sec) 
Finished CPU 0 instructions: 50000001 cycles: 45775793 cumulative IPC: 1.09228 (Simulation time: 0 hr 4 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.09228 instructions: 50000001 cycles: 45775793
L1D TOTAL     ACCESS:   17977723  HIT:   16934424  MISS:    1043299
L1D LOAD      ACCESS:    6617586  HIT:    6134873  MISS:     482713
L1D RFO       ACCESS:    4980005  HIT:    4897905  MISS:      82100
L1D PREFETCH  ACCESS:    6380132  HIT:    5901646  MISS:     478486
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15341552  ISSUED:   15089141  USEFUL:     283793  USELESS:     682315
L1D AVERAGE MISS LATENCY: 39.6361 cycles
L1I TOTAL     ACCESS:   10526820  HIT:    8585283  MISS:    1941537
L1I LOAD      ACCESS:    8642543  HIT:    7953148  MISS:     689395
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1884277  HIT:     632135  MISS:    1252142
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   44809213  ISSUED:   11297457  USEFUL:    1404589  USELESS:     983037
L1I AVERAGE MISS LATENCY: 27.5399 cycles
L2C TOTAL     ACCESS:    4028965  HIT:    2813404  MISS:    1215561
L2C LOAD      ACCESS:    1118169  HIT:     511038  MISS:     607131
L2C RFO       ACCESS:      80917  HIT:      31059  MISS:      49858
L2C PREFETCH  ACCESS:    2554345  HIT:    1997262  MISS:     557083
L2C WRITEBACK ACCESS:     275534  HIT:     274045  MISS:       1489
L2C PREFETCH  REQUESTED:    7446183  ISSUED:    7002446  USEFUL:     108176  USELESS:    1013568
L2C AVERAGE MISS LATENCY: 42.5218 cycles
LLC TOTAL     ACCESS:    2718520  HIT:    2553019  MISS:     165501
LLC LOAD      ACCESS:     597749  HIT:     564421  MISS:      33328
LLC RFO       ACCESS:      49856  HIT:      39181  MISS:      10675
LLC PREFETCH  ACCESS:    1904887  HIT:    1783802  MISS:     121085
LLC WRITEBACK ACCESS:     166028  HIT:     165615  MISS:        413
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      43296  USELESS:     181714
LLC AVERAGE MISS LATENCY: 164.541 cycles
Major fault: 0 Minor fault: 5596
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      25462  ROW_BUFFER_MISS:     139619
 DBUS_CONGESTED:      65171
 WQ ROW_BUFFER_HIT:      10675  ROW_BUFFER_MISS:      50464  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 89.7362

Branch types
NOT_BRANCH: 40700937 81.4019%
BRANCH_DIRECT_JUMP: 469808 0.939616%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944055 13.8881%
BRANCH_DIRECT_CALL: 679876 1.35975%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882491 1.76498%
BRANCH_OTHER: 0 0%

