// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\compar\compar.v
// Created: 2025-05-02 14:21:15
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 0.2
// Target subsystem base rate: 0.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: compar
// Source Path: compar
// Hierarchy Level: 0
// Model version: 1.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module compar
          (a,
           b,
           c);


  input   [15:0] a;  // uint16
  input   [15:0] b;  // uint16
  output  c;


  wire comp_out1;


  comp u_comp (.In1(a),  // uint16
               .a1(b),  // uint16
               .c(comp_out1)
               );

  assign c = comp_out1;

endmodule  // compar

