Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 24 10:58:30 2025
| Host         : DESKTOP-DHVA0N2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG    |                                                |                  |                2 |              3 |         1.50 |
|  w_200kHz_BUFG          | master/FSM_sequential_state_reg_reg[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |         2.50 |
|  seg/SEG_reg[6]_i_2_n_0 |                                                |                  |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG    |                                                | cgen/clk_reg     |                2 |              8 |         4.00 |
|  w_200kHz_BUFG          |                                                |                  |                3 |              9 |         3.00 |
|  w_200kHz_BUFG          | master/temp_data_reg                           |                  |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG    |                                                | seg/anode_select |                5 |             17 |         3.40 |
|  w_200kHz_BUFG          |                                                | reset_IBUF       |                5 |             17 |         3.40 |
+-------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+


