// Seed: 3373339123
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output logic id_4
);
  logic id_5 (
      1'b0,
      1'b0
  );
endmodule
`default_nettype wire
