// Seed: 28245160
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_4 = (1);
  id_5(
      .id_0(-1)
  );
  assign id_3 = id_4;
  assign id_3 = id_4;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(
        .id_4 (id_5 - -1),
        .id_6 (id_7),
        .id_8 (1),
        .id_9 (1),
        .id_10(""),
        .id_11(-1),
        .id_12(-1 % !-1),
        .id_13(id_9),
        .id_14(~(1))
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_21;
  id_22(
      .id_0(-1), .id_1(id_20[-1])
  );
  module_0 modCall_1 (
      id_16,
      id_15,
      id_16
  );
  assign id_16 = -1;
  assign id_16 = id_20[""];
  always id_14 <= 1;
endmodule
