INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:04:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 buffer39/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer25/dataReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.304ns (19.399%)  route 5.418ns (80.601%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1349, unset)         0.508     0.508    buffer39/control/clk
    SLICE_X12Y152        FDRE                                         r  buffer39/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y152        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer39/control/outputValid_reg/Q
                         net (fo=26, routed)          0.450     1.212    buffer39/control/outputValid_reg_0
    SLICE_X13Y152        LUT5 (Prop_lut5_I0_O)        0.043     1.255 r  buffer39/control/transmitValue_i_3__95/O
                         net (fo=11, routed)          0.586     1.840    fork56/control/generateBlocks[3].regblock/transmitValue_reg_2
    SLICE_X7Y151         LUT6 (Prop_lut6_I3_O)        0.043     1.883 r  fork56/control/generateBlocks[3].regblock/transmitValue_i_2__132/O
                         net (fo=7, routed)           0.281     2.164    init0/control/cond_br83_trueOut_valid
    SLICE_X5Y150         LUT5 (Prop_lut5_I4_O)        0.043     2.207 r  init0/control/transmitValue_i_2__9/O
                         net (fo=38, routed)          0.531     2.738    init18/control/p_2_in_79
    SLICE_X1Y153         LUT6 (Prop_lut6_I1_O)        0.043     2.781 r  init18/control/Memory[2][0]_i_16/O
                         net (fo=1, routed)           0.396     3.177    cmpi6/Memory_reg[2][0]_i_2_4
    SLICE_X5Y153         LUT3 (Prop_lut3_I1_O)        0.043     3.220 r  cmpi6/Memory[2][0]_i_6/O
                         net (fo=1, routed)           0.000     3.220    cmpi6/Memory[2][0]_i_6_n_0
    SLICE_X5Y153         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     3.502 r  cmpi6/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=7, routed)           0.317     3.819    buffer118/fifo/result[0]
    SLICE_X4Y155         LUT5 (Prop_lut5_I0_O)        0.123     3.942 r  buffer118/fifo/Head[1]_i_6/O
                         net (fo=5, routed)           0.279     4.221    init18/control/buffer118_outs
    SLICE_X4Y156         LUT6 (Prop_lut6_I4_O)        0.043     4.264 f  init18/control/Head[1]_i_2__0/O
                         net (fo=14, routed)          0.273     4.537    init18/control/buffer114_outs_ready
    SLICE_X4Y156         LUT6 (Prop_lut6_I3_O)        0.043     4.580 r  init18/control/transmitValue_i_4__46/O
                         net (fo=6, routed)           0.260     4.840    init18/control/fork32/control/anyBlockStop
    SLICE_X3Y154         LUT6 (Prop_lut6_I2_O)        0.043     4.883 f  init18/control/transmitValue_i_2__34/O
                         net (fo=6, routed)           0.480     5.362    init18/control/outputValid_reg_0
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.043     5.405 r  init18/control/transmitValue_i_3__49/O
                         net (fo=4, routed)           0.093     5.498    init18/control/transmitValue_reg_23
    SLICE_X3Y150         LUT6 (Prop_lut6_I2_O)        0.043     5.541 f  init18/control/transmitValue_i_2__95/O
                         net (fo=3, routed)           0.256     5.797    fork44/control/generateBlocks[1].regblock/branch_ready__2_34
    SLICE_X3Y147         LUT4 (Prop_lut4_I3_O)        0.043     5.840 f  fork44/control/generateBlocks[1].regblock/Memory[0][31]_i_4/O
                         net (fo=6, routed)           0.190     6.030    fork36/control/generateBlocks[1].regblock/buffer42_outs_ready
    SLICE_X6Y147         LUT6 (Prop_lut6_I3_O)        0.043     6.073 r  fork36/control/generateBlocks[1].regblock/i__i_3/O
                         net (fo=2, routed)           0.213     6.286    fork22/control/generateBlocks[2].regblock/blockStopArray[1]
    SLICE_X7Y146         LUT6 (Prop_lut6_I3_O)        0.043     6.329 f  fork22/control/generateBlocks[2].regblock/join_inputs//i_/O
                         net (fo=1, routed)           0.321     6.650    fork17/control/generateBlocks[0].regblock/fork17_outs_2_ready
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.043     6.693 r  fork17/control/generateBlocks[0].regblock/fullReg_i_2__9/O
                         net (fo=4, routed)           0.248     6.941    buffer25/control/anyBlockStop
    SLICE_X7Y148         LUT5 (Prop_lut5_I4_O)        0.043     6.984 r  buffer25/control/dataReg[5]_i_1__2/O
                         net (fo=6, routed)           0.246     7.230    buffer25/regEnable
    SLICE_X5Y147         FDRE                                         r  buffer25/dataReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1349, unset)         0.483     7.683    buffer25/clk
    SLICE_X5Y147         FDRE                                         r  buffer25/dataReg_reg[5]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X5Y147         FDRE (Setup_fdre_C_CE)      -0.194     7.453    buffer25/dataReg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  0.223    




