

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct  3 19:33:26 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      636|      636|  6.360 us|  6.360 us|  637|  637|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |      635|      635|         5|          -|          -|   127|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 7 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.cpp:17]   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln25 = store i16 0, i16 %acc_V_1" [fir.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 127, i7 %lhs" [fir.cpp:25]   --->   Operation 16 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [fir.cpp:25]   --->   Operation 17 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_V_1 = load i7 %lhs"   --->   Operation 18 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln1065 = icmp_eq  i7 %i_V_1, i7 0"   --->   Operation 19 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln1065, void %.split, void" [fir.cpp:25]   --->   Operation 21 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%ret = add i7 %i_V_1, i7 127"   --->   Operation 22 'add' 'ret' <Predicate = (!icmp_ln1065)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i7 %ret"   --->   Operation 23 'zext' 'zext_ln573_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln573_1" [fir.cpp:27]   --->   Operation 24 'getelementptr' 'shift_reg_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i7 %i_V_1"   --->   Operation 25 'zext' 'zext_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%lhs_3 = load i7 %shift_reg_V_addr" [fir.cpp:27]   --->   Operation 26 'load' 'lhs_3' <Predicate = (!icmp_ln1065)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i5 %c, i64 0, i64 %zext_ln573"   --->   Operation 27 'getelementptr' 'c_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%rhs = load i7 %c_addr"   --->   Operation 28 'load' 'rhs' <Predicate = (!icmp_ln1065)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln1526 = store i7 %ret, i7 %lhs"   --->   Operation 29 'store' 'store_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i16 %acc_V_1"   --->   Operation 30 'load' 'acc_V_1_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i32 %x_read"   --->   Operation 31 'trunc' 'trunc_ln168' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln30 = store i8 %trunc_ln168, i8 0" [fir.cpp:30]   --->   Operation 32 'store' 'store_ln30' <Predicate = (icmp_ln1065)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i32 %x_read"   --->   Operation 33 'trunc' 'trunc_ln870' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %trunc_ln870, i3 0"   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = trunc i32 %x_read"   --->   Operation 35 'trunc' 'trunc_ln870_1' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %trunc_ln870_1, i1 0"   --->   Operation 36 'bitconcatenate' 'shl_ln870_1' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870 = add i16 %shl_ln870_1, i16 %acc_V_1_load"   --->   Operation 37 'add' 'add_ln870' <Predicate = (icmp_ln1065)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_V = add i16 %add_ln870, i16 %shl_ln"   --->   Operation 38 'add' 'acc_V' <Predicate = (icmp_ln1065)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %acc_V" [fir.cpp:33]   --->   Operation 39 'sext' 'sext_ln33' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %sext_ln33" [fir.cpp:33]   --->   Operation 40 'write' 'write_ln33' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [fir.cpp:34]   --->   Operation 41 'ret' 'ret_ln34' <Predicate = (icmp_ln1065)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln573" [fir.cpp:27]   --->   Operation 42 'getelementptr' 'shift_reg_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%lhs_3 = load i7 %shift_reg_V_addr" [fir.cpp:27]   --->   Operation 43 'load' 'lhs_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln27 = store i8 %lhs_3, i7 %shift_reg_V_addr_1" [fir.cpp:27]   --->   Operation 44 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i8 %lhs_3"   --->   Operation 45 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%rhs = load i7 %c_addr"   --->   Operation 46 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i5 %rhs"   --->   Operation 47 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [3/3] (1.05ns) (grouped into DSP with root node acc_V_2)   --->   "%ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1"   --->   Operation 48 'mul' 'ret_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 49 [2/3] (1.05ns) (grouped into DSP with root node acc_V_2)   --->   "%ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1"   --->   Operation 49 'mul' 'ret_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%acc_V_1_load_1 = load i16 %acc_V_1"   --->   Operation 50 'load' 'acc_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node acc_V_2)   --->   "%ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1"   --->   Operation 51 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into DSP with root node acc_V_2)   --->   "%sext_ln870 = sext i13 %ret_1"   --->   Operation 52 'sext' 'sext_ln870' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_2 = add i16 %sext_ln870, i16 %acc_V_1_load_1"   --->   Operation 53 'add' 'acc_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1640 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 54 'specloopname' 'specloopname_ln1640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_2 = add i16 %sext_ln870, i16 %acc_V_1_load_1"   --->   Operation 55 'add' 'acc_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln870 = store i16 %acc_V_2, i16 %acc_V_1"   --->   Operation 56 'store' 'store_ln870' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('acc.V') [6]  (0 ns)
	'store' operation ('store_ln25', fir.cpp:25) of constant 0 on local variable 'acc.V' [13]  (1.59 ns)

 <State 2>: 5.12ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'lhs' [17]  (0 ns)
	'add' operation ('ret') [24]  (1.87 ns)
	'getelementptr' operation ('shift_reg_V_addr', fir.cpp:27) [26]  (0 ns)
	'load' operation ('lhs', fir.cpp:27) on array 'shift_reg_V' [29]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('lhs', fir.cpp:27) on array 'shift_reg_V' [29]  (3.25 ns)
	'store' operation ('store_ln27', fir.cpp:27) of variable 'lhs', fir.cpp:27 on array 'shift_reg_V' [30]  (3.25 ns)

 <State 4>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[37] ('ret') [35]  (1.05 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'load' operation ('acc_V_1_load_1') on local variable 'acc.V' [22]  (0 ns)
	'add' operation of DSP[37] ('acc.V') [37]  (2.1 ns)

 <State 6>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[37] ('acc.V') [37]  (2.1 ns)
	'store' operation ('store_ln870') of variable 'acc.V' on local variable 'acc.V' [38]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
