{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540684089765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540684089765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:48:09 2018 " "Processing started: Sat Oct 27 18:48:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540684089765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540684089765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540684089765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540684090185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behave " "Found design unit 1: registerFile-behave" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090705 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1540684090715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540684090735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540684090775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRd_out MultiCycle.vhd(200) " "Verilog HDL or VHDL warning at MultiCycle.vhd(200): object \"MemRd_out\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090785 "|MultiCycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWr_out MultiCycle.vhd(201) " "Verilog HDL or VHDL warning at MultiCycle.vhd(201): object \"MemWr_out\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090785 "|MultiCycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MDRtoMUX MultiCycle.vhd(212) " "Verilog HDL or VHDL warning at MultiCycle.vhd(212): object \"MDRtoMUX\" assigned a value but never read" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090785 "|MultiCycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUCOMP " "Elaborating entity \"alu\" for hierarchy \"alu:ALUCOMP\"" {  } { { "MultiCycle.vhd" "ALUCOMP" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090785 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|alu:ALUCOMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUXB " "Elaborating entity \"mux\" for hierarchy \"mux:MUXB\"" {  } { { "MultiCycle.vhd" "MUXB" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090789 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux.vhd(19) " "VHDL Process Statement warning at mux.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux.vhd(21) " "VHDL Process Statement warning at mux.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c mux.vhd(23) " "VHDL Process Statement warning at mux.vhd(23): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d mux.vhd(25) " "VHDL Process Statement warning at mux.vhd(25): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090789 "|MultiCycle|mux:unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXA " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXA\"" {  } { { "MultiCycle.vhd" "MUXA" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090795 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSrc0 mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): signal \"dataSrc0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090795 "|MultiCycle|mux2:MUXA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSrc1 mux2.vhd(22) " "VHDL Process Statement warning at mux2.vhd(22): signal \"dataSrc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090795 "|MultiCycle|mux2:MUXA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:REGFILE\"" {  } { { "MultiCycle.vhd" "REGFILE" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_8 registerFile.vhd(40) " "Verilog HDL or VHDL warning at registerFile.vhd(40): object \"REG_8\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_9 registerFile.vhd(41) " "Verilog HDL or VHDL warning at registerFile.vhd(41): object \"REG_9\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_10 registerFile.vhd(42) " "Verilog HDL or VHDL warning at registerFile.vhd(42): object \"REG_10\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_11 registerFile.vhd(43) " "Verilog HDL or VHDL warning at registerFile.vhd(43): object \"REG_11\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_12 registerFile.vhd(44) " "Verilog HDL or VHDL warning at registerFile.vhd(44): object \"REG_12\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_13 registerFile.vhd(45) " "Verilog HDL or VHDL warning at registerFile.vhd(45): object \"REG_13\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_14 registerFile.vhd(46) " "Verilog HDL or VHDL warning at registerFile.vhd(46): object \"REG_14\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_15 registerFile.vhd(47) " "Verilog HDL or VHDL warning at registerFile.vhd(47): object \"REG_15\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_16 registerFile.vhd(48) " "Verilog HDL or VHDL warning at registerFile.vhd(48): object \"REG_16\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_17 registerFile.vhd(49) " "Verilog HDL or VHDL warning at registerFile.vhd(49): object \"REG_17\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_18 registerFile.vhd(50) " "Verilog HDL or VHDL warning at registerFile.vhd(50): object \"REG_18\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_19 registerFile.vhd(51) " "Verilog HDL or VHDL warning at registerFile.vhd(51): object \"REG_19\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_20 registerFile.vhd(52) " "Verilog HDL or VHDL warning at registerFile.vhd(52): object \"REG_20\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_21 registerFile.vhd(53) " "Verilog HDL or VHDL warning at registerFile.vhd(53): object \"REG_21\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_22 registerFile.vhd(54) " "Verilog HDL or VHDL warning at registerFile.vhd(54): object \"REG_22\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_23 registerFile.vhd(55) " "Verilog HDL or VHDL warning at registerFile.vhd(55): object \"REG_23\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_24 registerFile.vhd(56) " "Verilog HDL or VHDL warning at registerFile.vhd(56): object \"REG_24\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_25 registerFile.vhd(57) " "Verilog HDL or VHDL warning at registerFile.vhd(57): object \"REG_25\" assigned a value but never read" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|registerFile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:MUXRegDst " "Elaborating entity \"mux3\" for hierarchy \"mux3:MUXRegDst\"" {  } { { "MultiCycle.vhd" "MUXRegDst" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux3.vhd(21) " "VHDL Process Statement warning at mux3.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090799 "|MultiCycle|mux3:unit5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux3.vhd(23) " "VHDL Process Statement warning at mux3.vhd(23): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090805 "|MultiCycle|mux3:unit5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:INSTREG " "Elaborating entity \"IR\" for hierarchy \"IR:INSTREG\"" {  } { { "MultiCycle.vhd" "INSTREG" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090805 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"op_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r1_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r2_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r3_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r3_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"imm_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"jump_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "func_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"func_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[0\] IR.vhd(36) " "Inferred latch for \"func_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[1\] IR.vhd(36) " "Inferred latch for \"func_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[2\] IR.vhd(36) " "Inferred latch for \"func_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[3\] IR.vhd(36) " "Inferred latch for \"func_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[4\] IR.vhd(36) " "Inferred latch for \"func_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[5\] IR.vhd(36) " "Inferred latch for \"func_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[0\] IR.vhd(36) " "Inferred latch for \"jump_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[1\] IR.vhd(36) " "Inferred latch for \"jump_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[2\] IR.vhd(36) " "Inferred latch for \"jump_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[3\] IR.vhd(36) " "Inferred latch for \"jump_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[4\] IR.vhd(36) " "Inferred latch for \"jump_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[5\] IR.vhd(36) " "Inferred latch for \"jump_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[6\] IR.vhd(36) " "Inferred latch for \"jump_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[7\] IR.vhd(36) " "Inferred latch for \"jump_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[8\] IR.vhd(36) " "Inferred latch for \"jump_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[9\] IR.vhd(36) " "Inferred latch for \"jump_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[10\] IR.vhd(36) " "Inferred latch for \"jump_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[11\] IR.vhd(36) " "Inferred latch for \"jump_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[12\] IR.vhd(36) " "Inferred latch for \"jump_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[13\] IR.vhd(36) " "Inferred latch for \"jump_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[14\] IR.vhd(36) " "Inferred latch for \"jump_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[15\] IR.vhd(36) " "Inferred latch for \"jump_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[16\] IR.vhd(36) " "Inferred latch for \"jump_out\[16\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[17\] IR.vhd(36) " "Inferred latch for \"jump_out\[17\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[18\] IR.vhd(36) " "Inferred latch for \"jump_out\[18\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[19\] IR.vhd(36) " "Inferred latch for \"jump_out\[19\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[20\] IR.vhd(36) " "Inferred latch for \"jump_out\[20\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[21\] IR.vhd(36) " "Inferred latch for \"jump_out\[21\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[22\] IR.vhd(36) " "Inferred latch for \"jump_out\[22\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[23\] IR.vhd(36) " "Inferred latch for \"jump_out\[23\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[24\] IR.vhd(36) " "Inferred latch for \"jump_out\[24\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[25\] IR.vhd(36) " "Inferred latch for \"jump_out\[25\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[0\] IR.vhd(36) " "Inferred latch for \"imm_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[1\] IR.vhd(36) " "Inferred latch for \"imm_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[2\] IR.vhd(36) " "Inferred latch for \"imm_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[3\] IR.vhd(36) " "Inferred latch for \"imm_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[4\] IR.vhd(36) " "Inferred latch for \"imm_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[5\] IR.vhd(36) " "Inferred latch for \"imm_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[6\] IR.vhd(36) " "Inferred latch for \"imm_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[7\] IR.vhd(36) " "Inferred latch for \"imm_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[8\] IR.vhd(36) " "Inferred latch for \"imm_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[9\] IR.vhd(36) " "Inferred latch for \"imm_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[10\] IR.vhd(36) " "Inferred latch for \"imm_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[11\] IR.vhd(36) " "Inferred latch for \"imm_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[12\] IR.vhd(36) " "Inferred latch for \"imm_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[13\] IR.vhd(36) " "Inferred latch for \"imm_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[14\] IR.vhd(36) " "Inferred latch for \"imm_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[15\] IR.vhd(36) " "Inferred latch for \"imm_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[0\] IR.vhd(36) " "Inferred latch for \"r3_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[1\] IR.vhd(36) " "Inferred latch for \"r3_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[2\] IR.vhd(36) " "Inferred latch for \"r3_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[3\] IR.vhd(36) " "Inferred latch for \"r3_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[4\] IR.vhd(36) " "Inferred latch for \"r3_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[0\] IR.vhd(36) " "Inferred latch for \"r2_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[1\] IR.vhd(36) " "Inferred latch for \"r2_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[2\] IR.vhd(36) " "Inferred latch for \"r2_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[3\] IR.vhd(36) " "Inferred latch for \"r2_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[4\] IR.vhd(36) " "Inferred latch for \"r2_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[0\] IR.vhd(36) " "Inferred latch for \"r1_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[1\] IR.vhd(36) " "Inferred latch for \"r1_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[2\] IR.vhd(36) " "Inferred latch for \"r1_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[3\] IR.vhd(36) " "Inferred latch for \"r1_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[4\] IR.vhd(36) " "Inferred latch for \"r1_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[0\] IR.vhd(36) " "Inferred latch for \"op_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[1\] IR.vhd(36) " "Inferred latch for \"op_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090805 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[2\] IR.vhd(36) " "Inferred latch for \"op_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[3\] IR.vhd(36) " "Inferred latch for \"op_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[4\] IR.vhd(36) " "Inferred latch for \"op_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[5\] IR.vhd(36) " "Inferred latch for \"op_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEM " "Elaborating entity \"memory\" for hierarchy \"memory:MEM\"" {  } { { "MultiCycle.vhd" "MEM" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGCOUNT " "Elaborating entity \"PC\" for hierarchy \"PC:PROGCOUNT\"" {  } { { "MultiCycle.vhd" "PROGCOUNT" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090815 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_out PC.vhd(14) " "VHDL Process Statement warning at PC.vhd(14): inferring latch(es) for signal or variable \"addr_out\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] PC.vhd(14) " "Inferred latch for \"addr_out\[0\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] PC.vhd(14) " "Inferred latch for \"addr_out\[1\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] PC.vhd(14) " "Inferred latch for \"addr_out\[2\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] PC.vhd(14) " "Inferred latch for \"addr_out\[3\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] PC.vhd(14) " "Inferred latch for \"addr_out\[4\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] PC.vhd(14) " "Inferred latch for \"addr_out\[5\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] PC.vhd(14) " "Inferred latch for \"addr_out\[6\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] PC.vhd(14) " "Inferred latch for \"addr_out\[7\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] PC.vhd(14) " "Inferred latch for \"addr_out\[8\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] PC.vhd(14) " "Inferred latch for \"addr_out\[9\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] PC.vhd(14) " "Inferred latch for \"addr_out\[10\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] PC.vhd(14) " "Inferred latch for \"addr_out\[11\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] PC.vhd(14) " "Inferred latch for \"addr_out\[12\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] PC.vhd(14) " "Inferred latch for \"addr_out\[13\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] PC.vhd(14) " "Inferred latch for \"addr_out\[14\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] PC.vhd(14) " "Inferred latch for \"addr_out\[15\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] PC.vhd(14) " "Inferred latch for \"addr_out\[16\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] PC.vhd(14) " "Inferred latch for \"addr_out\[17\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] PC.vhd(14) " "Inferred latch for \"addr_out\[18\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] PC.vhd(14) " "Inferred latch for \"addr_out\[19\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] PC.vhd(14) " "Inferred latch for \"addr_out\[20\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] PC.vhd(14) " "Inferred latch for \"addr_out\[21\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] PC.vhd(14) " "Inferred latch for \"addr_out\[22\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] PC.vhd(14) " "Inferred latch for \"addr_out\[23\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] PC.vhd(14) " "Inferred latch for \"addr_out\[24\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] PC.vhd(14) " "Inferred latch for \"addr_out\[25\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] PC.vhd(14) " "Inferred latch for \"addr_out\[26\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] PC.vhd(14) " "Inferred latch for \"addr_out\[27\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] PC.vhd(14) " "Inferred latch for \"addr_out\[28\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] PC.vhd(14) " "Inferred latch for \"addr_out\[29\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] PC.vhd(14) " "Inferred latch for \"addr_out\[30\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] PC.vhd(14) " "Inferred latch for \"addr_out\[31\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090815 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CONTROLU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CONTROLU\"" {  } { { "MultiCycle.vhd" "CONTROLU" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090825 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(75) " "VHDL Process Statement warning at controlUnit.vhd(75): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IorD controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"IorD\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRd controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemRd\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcA controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUsrcA\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcB controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUsrcB\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCsrc controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCsrc\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRwr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"IRwr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCwr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCwr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCwrCond controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCwrCond\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"RegWr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemWr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NextSt controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"NextSt\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_st controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"nxt_st\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[0\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[1\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[2\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[2\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[3\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[3\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[0\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[1\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[2\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[2\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[3\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[3\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.vhd(30) " "Inferred latch for \"MemtoReg\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr controlUnit.vhd(30) " "Inferred latch for \"MemWr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controlUnit.vhd(30) " "Inferred latch for \"RegDst\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr controlUnit.vhd(30) " "Inferred latch for \"RegWr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwrCond controlUnit.vhd(30) " "Inferred latch for \"PCwrCond\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwr controlUnit.vhd(30) " "Inferred latch for \"PCwr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRwr controlUnit.vhd(30) " "Inferred latch for \"IRwr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[0\] controlUnit.vhd(30) " "Inferred latch for \"PCsrc\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[1\] controlUnit.vhd(30) " "Inferred latch for \"PCsrc\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] controlUnit.vhd(30) " "Inferred latch for \"ALUop\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] controlUnit.vhd(30) " "Inferred latch for \"ALUop\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB\[0\] controlUnit.vhd(30) " "Inferred latch for \"ALUsrcB\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB\[1\] controlUnit.vhd(30) " "Inferred latch for \"ALUsrcB\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090829 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcA controlUnit.vhd(30) " "Inferred latch for \"ALUsrcA\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090835 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRd controlUnit.vhd(30) " "Inferred latch for \"MemRd\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090835 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD controlUnit.vhd(30) " "Inferred latch for \"IorD\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540684090835 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCONTRL " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCONTRL\"" {  } { { "MultiCycle.vhd" "ALUCONTRL" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewState NewState:NEWST " "Elaborating entity \"NewState\" for hierarchy \"NewState:NEWST\"" {  } { { "MultiCycle.vhd" "NEWST" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit reg32bit:MDR " "Elaborating entity \"reg32bit\" for hierarchy \"reg32bit:MDR\"" {  } { { "MultiCycle.vhd" "MDR" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SNGEXT " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SNGEXT\"" {  } { { "MultiCycle.vhd" "SNGEXT" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_1 ShiftLeft2_1:UPSLF " "Elaborating entity \"ShiftLeft2_1\" for hierarchy \"ShiftLeft2_1:UPSLF\"" {  } { { "MultiCycle.vhd" "UPSLF" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_2 ShiftLeft2_2:DOWNSLF " "Elaborating entity \"ShiftLeft2_2\" for hierarchy \"ShiftLeft2_2:DOWNSLF\"" {  } { { "MultiCycle.vhd" "DOWNSLF" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3jump mux3jump:JUMPMUX " "Elaborating entity \"mux3jump\" for hierarchy \"mux3jump:JUMPMUX\"" {  } { { "MultiCycle.vhd" "JUMPMUX" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684090859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux3jump.vhd(20) " "VHDL Process Statement warning at mux3jump.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090859 "|MultiCycle|mux3jump:JUMPMUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux3jump.vhd(22) " "VHDL Process Statement warning at mux3jump.vhd(22): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090865 "|MultiCycle|mux3jump:JUMPMUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c mux3jump.vhd(24) " "VHDL Process Statement warning at mux3jump.vhd(24): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1540684090865 "|MultiCycle|mux3jump:JUMPMUX"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[1\] IR:INSTREG\|func_out\[1\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|func_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[1\] IR:INSTREG\|func_out\[1\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|func_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|func_out\[0\] IR:INSTREG\|imm_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|func_out\[0\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[0\] IR:INSTREG\|imm_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[0\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[2\] IR:INSTREG\|func_out\[2\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[2\]\" merged with LATCH primitive \"IR:INSTREG\|func_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[2\] IR:INSTREG\|func_out\[2\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[2\]\" merged with LATCH primitive \"IR:INSTREG\|func_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[5\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[5\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[5\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[5\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[17\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[17\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r2_out\[1\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|r2_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[14\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[14\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r3_out\[3\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|r3_out\[3\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[12\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[12\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[12\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[12\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r3_out\[1\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|r3_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[11\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[11\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[11\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[11\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r3_out\[0\] IR:INSTREG\|imm_out\[14\] " "Duplicate LATCH primitive \"IR:INSTREG\|r3_out\[0\]\" merged with LATCH primitive \"IR:INSTREG\|imm_out\[14\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[19\] IR:INSTREG\|r2_out\[3\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[19\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[24\] IR:INSTREG\|r2_out\[3\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[24\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r1_out\[3\] IR:INSTREG\|r2_out\[3\] " "Duplicate LATCH primitive \"IR:INSTREG\|r1_out\[3\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTROLU\|nxt_st\[2\] controlUnit:CONTROLU\|nxt_st\[1\] " "Duplicate LATCH primitive \"controlUnit:CONTROLU\|nxt_st\[2\]\" merged with LATCH primitive \"controlUnit:CONTROLU\|nxt_st\[1\]\"" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684091729 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1540684091729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[0\] " "Latch controlUnit:CONTROLU\|NextSt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE NewState:NEWST\|CS\[1\] " "Ports ENA and PRE on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540684091729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[1\] " "Latch controlUnit:CONTROLU\|NextSt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR NewState:NEWST\|CS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540684091729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[2\] " "Latch controlUnit:CONTROLU\|NextSt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR NewState:NEWST\|CS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540684091729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[3\] " "Latch controlUnit:CONTROLU\|NextSt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR NewState:NEWST\|CS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1540684091729 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1540684091729 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTROLU\|NextSt\[2\] controlUnit:CONTROLU\|NextSt\[1\] " "Duplicate LATCH primitive \"controlUnit:CONTROLU\|NextSt\[2\]\" merged with LATCH primitive \"controlUnit:CONTROLU\|NextSt\[1\]\"" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540684092059 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1540684092059 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wrReg\[2\] GND " "Pin \"wrReg\[2\]\" is stuck at GND" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540684092085 "|MultiCycle|wrReg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wrReg\[4\] GND " "Pin \"wrReg\[4\]\" is stuck at GND" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1540684092085 "|MultiCycle|wrReg[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1540684092085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540684092739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540684092739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "566 " "Implemented 566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540684092785 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540684092785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540684092785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540684092785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540684092819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:48:12 2018 " "Processing ended: Sat Oct 27 18:48:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540684092819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540684092819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540684092819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540684092819 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 86 s " "Quartus II Flow was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540684093445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540684093916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540684093916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:48:13 2018 " "Processing started: Sat Oct 27 18:48:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540684093916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540684093916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540684093916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540684093999 ""}
{ "Info" "0" "" "Project  = MultiCycle" {  } {  } 0 0 "Project  = MultiCycle" 0 0 "Fitter" 0 0 1540684093999 ""}
{ "Info" "0" "" "Revision = MultiCycle" {  } {  } 0 0 "Revision = MultiCycle" 0 0 "Fitter" 0 0 1540684093999 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540684094099 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiCycle EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MultiCycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540684094110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540684094136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540684094136 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540684094200 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540684094210 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540684094579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540684094579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540684094579 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540684094579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540684094579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540684094579 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540684094579 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540684094579 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[0\] " "Pin Res\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[0] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[1\] " "Pin Res\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[1] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[2\] " "Pin Res\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[2] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[3\] " "Pin Res\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[3] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[4\] " "Pin Res\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[4] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[5\] " "Pin Res\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[5] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[6\] " "Pin Res\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[6] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[7\] " "Pin Res\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[7] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[8\] " "Pin Res\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[8] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[9\] " "Pin Res\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[9] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[10\] " "Pin Res\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[10] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[11\] " "Pin Res\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[11] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[12\] " "Pin Res\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[12] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[13\] " "Pin Res\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[13] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[14\] " "Pin Res\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[14] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[15\] " "Pin Res\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[15] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[16\] " "Pin Res\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[16] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[17\] " "Pin Res\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[17] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[18\] " "Pin Res\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[18] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[19\] " "Pin Res\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[19] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[20\] " "Pin Res\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[20] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[21\] " "Pin Res\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[21] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[22\] " "Pin Res\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[22] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[23\] " "Pin Res\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[23] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[24\] " "Pin Res\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[24] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[25\] " "Pin Res\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[25] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[26\] " "Pin Res\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[26] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[27\] " "Pin Res\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[27] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[28\] " "Pin Res\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[28] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[29\] " "Pin Res\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[29] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[30\] " "Pin Res\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[30] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Res\[31\] " "Pin Res\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Res[31] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Res[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrReg\[0\] " "Pin wrReg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrReg[0] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrReg\[1\] " "Pin wrReg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrReg[1] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrReg\[2\] " "Pin wrReg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrReg[2] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrReg\[3\] " "Pin wrReg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrReg[3] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrReg\[4\] " "Pin wrReg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrReg[4] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[0\] " "Pin wrData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[0] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[1\] " "Pin wrData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[1] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[2\] " "Pin wrData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[2] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[3\] " "Pin wrData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[3] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[4\] " "Pin wrData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[4] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[5\] " "Pin wrData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[5] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[6\] " "Pin wrData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[6] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[7\] " "Pin wrData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[7] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[8\] " "Pin wrData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[8] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[9\] " "Pin wrData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[9] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[10\] " "Pin wrData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[10] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[11\] " "Pin wrData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[11] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[12\] " "Pin wrData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[12] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[13\] " "Pin wrData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[13] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[14\] " "Pin wrData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[14] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[15\] " "Pin wrData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[15] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[16\] " "Pin wrData\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[16] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[17\] " "Pin wrData\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[17] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[18\] " "Pin wrData\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[18] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[19\] " "Pin wrData\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[19] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[20\] " "Pin wrData\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[20] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[21\] " "Pin wrData\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[21] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[22\] " "Pin wrData\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[22] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[23\] " "Pin wrData\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[23] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[24\] " "Pin wrData\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[24] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[25\] " "Pin wrData\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[25] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[26\] " "Pin wrData\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[26] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[27\] " "Pin wrData\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[27] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[28\] " "Pin wrData\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[28] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[29\] " "Pin wrData\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[29] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[30\] " "Pin wrData\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[30] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrData\[31\] " "Pin wrData\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wrData[31] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wrData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[0\] " "Pin nextIns\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[0] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[1\] " "Pin nextIns\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[1] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[2\] " "Pin nextIns\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[2] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[3\] " "Pin nextIns\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[3] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[4\] " "Pin nextIns\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[4] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[5\] " "Pin nextIns\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[5] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[6\] " "Pin nextIns\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[6] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[7\] " "Pin nextIns\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[7] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[8\] " "Pin nextIns\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[8] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[9\] " "Pin nextIns\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[9] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[10\] " "Pin nextIns\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[10] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[11\] " "Pin nextIns\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[11] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[12\] " "Pin nextIns\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[12] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[13\] " "Pin nextIns\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[13] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[14\] " "Pin nextIns\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[14] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[15\] " "Pin nextIns\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[15] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[16\] " "Pin nextIns\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[16] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[17\] " "Pin nextIns\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[17] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[18\] " "Pin nextIns\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[18] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[19\] " "Pin nextIns\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[19] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[20\] " "Pin nextIns\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[20] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[21\] " "Pin nextIns\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[21] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[22\] " "Pin nextIns\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[22] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[23\] " "Pin nextIns\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[23] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[24\] " "Pin nextIns\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[24] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[25\] " "Pin nextIns\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[25] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[26\] " "Pin nextIns\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[26] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[27\] " "Pin nextIns\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[27] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[28\] " "Pin nextIns\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[28] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[29\] " "Pin nextIns\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[29] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[30\] " "Pin nextIns\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[30] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nextIns\[31\] " "Pin nextIns\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nextIns[31] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nextIns[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[0\] " "Pin sts\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[0] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[1\] " "Pin sts\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[1] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[2\] " "Pin sts\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[2] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sts\[3\] " "Pin sts\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sts[3] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sts[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[0\] " "Pin MemDir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[0] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[29\] " "Pin MemDir\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[29] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[30\] " "Pin MemDir\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[30] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[31\] " "Pin MemDir\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[31] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[22\] " "Pin MemDir\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[22] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[23\] " "Pin MemDir\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[23] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[24\] " "Pin MemDir\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[24] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[25\] " "Pin MemDir\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[25] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[26\] " "Pin MemDir\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[26] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[27\] " "Pin MemDir\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[27] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[28\] " "Pin MemDir\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[28] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[16\] " "Pin MemDir\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[16] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[15\] " "Pin MemDir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[15] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[17\] " "Pin MemDir\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[17] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[18\] " "Pin MemDir\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[18] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[19\] " "Pin MemDir\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[19] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[20\] " "Pin MemDir\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[20] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[21\] " "Pin MemDir\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[21] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[14\] " "Pin MemDir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[14] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[13\] " "Pin MemDir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[13] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[11\] " "Pin MemDir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[11] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[12\] " "Pin MemDir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[12] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[9\] " "Pin MemDir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[9] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[10\] " "Pin MemDir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[10] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[8\] " "Pin MemDir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[8] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[6\] " "Pin MemDir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[6] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[7\] " "Pin MemDir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[7] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[5\] " "Pin MemDir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[5] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[4\] " "Pin MemDir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[4] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[1\] " "Pin MemDir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[1] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[2\] " "Pin MemDir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[2] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDir\[3\] " "Pin MemDir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemDir[3] } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540684094657 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540684094657 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "TimeQuest Timing Analyzer is analyzing 56 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1540684094806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiCycle.sdc " "Synopsys Design Constraints File file not found: 'MultiCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540684094806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540684094806 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~16  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~19  from: cin  to: combout " "Cell: ALUCOMP\|Add0~19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~19  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~21  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~21  from: datad  to: combout " "Cell: ALUCOMP\|Add0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~22  from: cin  to: combout " "Cell: ALUCOMP\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~22  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~24  from: datad  to: combout " "Cell: ALUCOMP\|Add0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~25  from: cin  to: combout " "Cell: ALUCOMP\|Add0~25  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~25  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~27  from: cin  to: combout " "Cell: ALUCOMP\|Add0~27  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~27  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~29  from: cin  to: combout " "Cell: ALUCOMP\|Add0~29  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~29  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~31  from: cin  to: combout " "Cell: ALUCOMP\|Add0~31  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~31  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~33  from: cin  to: combout " "Cell: ALUCOMP\|Add0~33  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~33  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~35  from: cin  to: combout " "Cell: ALUCOMP\|Add0~35  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~35  from: datab  to: combout " "Cell: ALUCOMP\|Add0~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~37  from: cin  to: combout " "Cell: ALUCOMP\|Add0~37  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~37  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~39  from: cin  to: combout " "Cell: ALUCOMP\|Add0~39  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~39  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~41  from: cin  to: combout " "Cell: ALUCOMP\|Add0~41  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~41  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~43  from: cin  to: combout " "Cell: ALUCOMP\|Add0~43  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~43  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~45  from: cin  to: combout " "Cell: ALUCOMP\|Add0~45  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~45  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~47  from: cin  to: combout " "Cell: ALUCOMP\|Add0~47  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~47  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~47  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~49  from: cin  to: combout " "Cell: ALUCOMP\|Add0~49  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~49  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~49  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~51  from: cin  to: combout " "Cell: ALUCOMP\|Add0~51  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~51  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~53  from: cin  to: combout " "Cell: ALUCOMP\|Add0~53  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~53  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~53  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~55  from: cin  to: combout " "Cell: ALUCOMP\|Add0~55  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~55  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~57  from: cin  to: combout " "Cell: ALUCOMP\|Add0~57  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~57  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~57  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~59  from: cin  to: combout " "Cell: ALUCOMP\|Add0~59  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~59  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~59  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~61  from: cin  to: combout " "Cell: ALUCOMP\|Add0~61  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~61  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~61  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~63  from: cin  to: combout " "Cell: ALUCOMP\|Add0~63  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~63  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~63  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~65  from: cin  to: combout " "Cell: ALUCOMP\|Add0~65  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~65  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~67  from: cin  to: combout " "Cell: ALUCOMP\|Add0~67  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~67  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~67  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~69  from: cin  to: combout " "Cell: ALUCOMP\|Add0~69  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~69  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~69  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~71  from: cin  to: combout " "Cell: ALUCOMP\|Add0~71  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~71  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~71  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~73  from: cin  to: combout " "Cell: ALUCOMP\|Add0~73  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~73  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~73  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~75  from: cin  to: combout " "Cell: ALUCOMP\|Add0~75  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~75  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~77  from: cin  to: combout " "Cell: ALUCOMP\|Add0~77  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~77  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~79  from: cin  to: combout " "Cell: ALUCOMP\|Add0~79  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~79  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~79  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~81  from: cin  to: combout " "Cell: ALUCOMP\|Add0~81  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~81  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~83  from: cin  to: combout " "Cell: ALUCOMP\|Add0~83  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~83  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~83  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~85  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~85  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~85  from: datad  to: combout " "Cell: ALUCOMP\|Add0~85  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~86  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~87  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~88  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~89  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~89  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~90  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~91  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Add0~92  from: dataa  to: combout " "Cell: ALUCOMP\|Add0~92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|LessThan0~30  from: datad  to: combout " "Cell: ALUCOMP\|LessThan0~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux0~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux0~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux0~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux10~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux10~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux10~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux10~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux10~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux10~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux11~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux11~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux11~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux11~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux11~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux12~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux12~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux12~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux12~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux12~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux12~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux13~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux13~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux13~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux13~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux14~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux14~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux14~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux14~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux14~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux15~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux15~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux15~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux15~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux15~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux16~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux16~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux16~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux16~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux17~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux17~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux17~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux18~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux18~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux18~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux18~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux19~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux19~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux19~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux1~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux1~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux1~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux1~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux20~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux20~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux20~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux20~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux21~1  from: datab  to: combout " "Cell: ALUCOMP\|Mux21~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux21~4  from: dataa  to: combout " "Cell: ALUCOMP\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux21~4  from: datac  to: combout " "Cell: ALUCOMP\|Mux21~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux21~4  from: datad  to: combout " "Cell: ALUCOMP\|Mux21~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux22~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux22~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux22~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux22~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux23~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux23~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux23~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux23~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux24~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux24~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux24~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux24~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux24~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux25~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux25~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux25~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux25~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux26~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux26~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux26~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux26~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux26~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux27~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux27~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux27~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux28~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux28~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux28~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux28~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux29~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux29~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux29~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux29~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux2~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux2~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux2~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux30~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux30~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux30~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux30~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux30~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux31~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux31~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux31~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux31~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux31~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux3~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux3~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux3~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux3~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux4~0  from: datac  to: combout " "Cell: ALUCOMP\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux4~1  from: datac  to: combout " "Cell: ALUCOMP\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux5~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux5~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux5~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux5~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux6~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux6~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux6~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux7~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux7~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux7~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux7~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux8~3  from: dataa  to: combout " "Cell: ALUCOMP\|Mux8~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux8~3  from: datac  to: combout " "Cell: ALUCOMP\|Mux8~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux8~3  from: datad  to: combout " "Cell: ALUCOMP\|Mux8~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux9~2  from: dataa  to: combout " "Cell: ALUCOMP\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux9~2  from: datac  to: combout " "Cell: ALUCOMP\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALUCOMP\|Mux9~2  from: datad  to: combout " "Cell: ALUCOMP\|Mux9~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~3  from: datab  to: combout " "Cell: comb~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1540684094816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1540684094816 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540684094826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NewState:NEWST\|CS\[1\] " "Destination node NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NewState:NEWST|CS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NewState:NEWST\|CS\[3\] " "Destination node NewState:NEWST\|CS\[3\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NewState:NEWST|CS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32bit:regB\|dt_out\[0\] " "Destination node reg32bit:regB\|dt_out\[0\]" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32bit:regB|dt_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32bit:regB\|dt_out\[7\] " "Destination node reg32bit:regB\|dt_out\[7\]" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32bit:regB|dt_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32bit:regB\|dt_out\[8\] " "Destination node reg32bit:regB\|dt_out\[8\]" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32bit:regB|dt_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540684094865 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540684094865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~11  " "Automatically promoted node comb~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540684094865 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540684094865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:CONTROLU\|IRwr  " "Automatically promoted node controlUnit:CONTROLU\|IRwr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:INSTREG\|imm_out\[0\] " "Destination node IR:INSTREG\|imm_out\[0\]" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:INSTREG|imm_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:INSTREG\|func_out\[2\] " "Destination node IR:INSTREG\|func_out\[2\]" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:INSTREG|func_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:INSTREG\|imm_out\[14\] " "Destination node IR:INSTREG\|imm_out\[14\]" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:INSTREG|imm_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTROLU\|IRwr " "Destination node controlUnit:CONTROLU\|IRwr" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|IRwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540684094870 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|IRwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540684094870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:CONTROLU\|comb~9  " "Automatically promoted node controlUnit:CONTROLU\|comb~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTROLU\|IRwr " "Destination node controlUnit:CONTROLU\|IRwr" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|IRwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540684094870 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|comb~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540684094870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:CONTROLU\|Equal1~0  " "Automatically promoted node controlUnit:CONTROLU\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTROLU\|ALUsrcB\[1\] " "Destination node controlUnit:CONTROLU\|ALUsrcB\[1\]" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|ALUsrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540684094870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540684094870 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTROLU|Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540684094870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540684094965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540684094965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540684094965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540684094976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540684094976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540684094976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540684094976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540684094976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540684094976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1540684094976 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540684094976 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 3.3V 32 105 0 " "Number of I/O pins in group: 137 (unused VREF, 3.3V VCCIO, 32 input, 105 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540684094976 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540684094976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540684094976 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540684094976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540684094976 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540684094976 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684095058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540684096046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684096236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540684096256 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540684098065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684098065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540684098186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Miscelanea/Documentos/MultiCycle_Lab/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540684099265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540684099265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684101985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540684101988 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540684101988 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540684101995 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540684102005 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[0\] 0 " "Pin \"Res\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[1\] 0 " "Pin \"Res\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[2\] 0 " "Pin \"Res\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[3\] 0 " "Pin \"Res\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[4\] 0 " "Pin \"Res\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[5\] 0 " "Pin \"Res\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[6\] 0 " "Pin \"Res\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[7\] 0 " "Pin \"Res\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[8\] 0 " "Pin \"Res\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[9\] 0 " "Pin \"Res\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[10\] 0 " "Pin \"Res\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[11\] 0 " "Pin \"Res\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[12\] 0 " "Pin \"Res\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[13\] 0 " "Pin \"Res\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[14\] 0 " "Pin \"Res\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[15\] 0 " "Pin \"Res\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[16\] 0 " "Pin \"Res\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[17\] 0 " "Pin \"Res\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[18\] 0 " "Pin \"Res\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[19\] 0 " "Pin \"Res\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[20\] 0 " "Pin \"Res\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[21\] 0 " "Pin \"Res\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[22\] 0 " "Pin \"Res\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[23\] 0 " "Pin \"Res\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[24\] 0 " "Pin \"Res\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[25\] 0 " "Pin \"Res\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[26\] 0 " "Pin \"Res\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[27\] 0 " "Pin \"Res\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[28\] 0 " "Pin \"Res\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[29\] 0 " "Pin \"Res\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[30\] 0 " "Pin \"Res\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Res\[31\] 0 " "Pin \"Res\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrReg\[0\] 0 " "Pin \"wrReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrReg\[1\] 0 " "Pin \"wrReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrReg\[2\] 0 " "Pin \"wrReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrReg\[3\] 0 " "Pin \"wrReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrReg\[4\] 0 " "Pin \"wrReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[0\] 0 " "Pin \"wrData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[1\] 0 " "Pin \"wrData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[2\] 0 " "Pin \"wrData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[3\] 0 " "Pin \"wrData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[4\] 0 " "Pin \"wrData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[5\] 0 " "Pin \"wrData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[6\] 0 " "Pin \"wrData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[7\] 0 " "Pin \"wrData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[8\] 0 " "Pin \"wrData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[9\] 0 " "Pin \"wrData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[10\] 0 " "Pin \"wrData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[11\] 0 " "Pin \"wrData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[12\] 0 " "Pin \"wrData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[13\] 0 " "Pin \"wrData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[14\] 0 " "Pin \"wrData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[15\] 0 " "Pin \"wrData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[16\] 0 " "Pin \"wrData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[17\] 0 " "Pin \"wrData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[18\] 0 " "Pin \"wrData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[19\] 0 " "Pin \"wrData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[20\] 0 " "Pin \"wrData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[21\] 0 " "Pin \"wrData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[22\] 0 " "Pin \"wrData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[23\] 0 " "Pin \"wrData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[24\] 0 " "Pin \"wrData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[25\] 0 " "Pin \"wrData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[26\] 0 " "Pin \"wrData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[27\] 0 " "Pin \"wrData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[28\] 0 " "Pin \"wrData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[29\] 0 " "Pin \"wrData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[30\] 0 " "Pin \"wrData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrData\[31\] 0 " "Pin \"wrData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[0\] 0 " "Pin \"nextIns\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[1\] 0 " "Pin \"nextIns\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[2\] 0 " "Pin \"nextIns\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[3\] 0 " "Pin \"nextIns\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[4\] 0 " "Pin \"nextIns\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[5\] 0 " "Pin \"nextIns\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[6\] 0 " "Pin \"nextIns\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[7\] 0 " "Pin \"nextIns\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[8\] 0 " "Pin \"nextIns\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[9\] 0 " "Pin \"nextIns\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[10\] 0 " "Pin \"nextIns\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[11\] 0 " "Pin \"nextIns\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[12\] 0 " "Pin \"nextIns\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[13\] 0 " "Pin \"nextIns\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[14\] 0 " "Pin \"nextIns\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[15\] 0 " "Pin \"nextIns\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[16\] 0 " "Pin \"nextIns\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[17\] 0 " "Pin \"nextIns\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[18\] 0 " "Pin \"nextIns\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[19\] 0 " "Pin \"nextIns\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[20\] 0 " "Pin \"nextIns\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[21\] 0 " "Pin \"nextIns\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[22\] 0 " "Pin \"nextIns\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[23\] 0 " "Pin \"nextIns\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[24\] 0 " "Pin \"nextIns\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[25\] 0 " "Pin \"nextIns\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[26\] 0 " "Pin \"nextIns\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[27\] 0 " "Pin \"nextIns\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[28\] 0 " "Pin \"nextIns\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[29\] 0 " "Pin \"nextIns\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[30\] 0 " "Pin \"nextIns\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nextIns\[31\] 0 " "Pin \"nextIns\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[0\] 0 " "Pin \"sts\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[1\] 0 " "Pin \"sts\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[2\] 0 " "Pin \"sts\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sts\[3\] 0 " "Pin \"sts\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540684102020 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1540684102020 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540684102259 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540684102300 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540684102526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684102760 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540684102868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Miscelanea/Documentos/MultiCycle_Lab/output_files/MultiCycle.fit.smsg " "Generated suppressed messages file D:/Miscelanea/Documentos/MultiCycle_Lab/output_files/MultiCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540684103016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540684103206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:48:23 2018 " "Processing ended: Sat Oct 27 18:48:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540684103206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540684103206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540684103206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540684103206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 93 s " "Quartus II Flow was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540684103845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540684104156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540684104156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:48:23 2018 " "Processing started: Sat Oct 27 18:48:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540684104156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540684104156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540684104156 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MultiCycle.vho\", \"MultiCycle_fast.vho MultiCycle_vhd.sdo MultiCycle_vhd_fast.sdo D:/Miscelanea/Documentos/MultiCycle_Lab/simulation/modelsim/ simulation " "Generated files \"MultiCycle.vho\", \"MultiCycle_fast.vho\", \"MultiCycle_vhd.sdo\" and \"MultiCycle_vhd_fast.sdo\" in directory \"D:/Miscelanea/Documentos/MultiCycle_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1540684104746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540684104789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:48:24 2018 " "Processing ended: Sat Oct 27 18:48:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540684104789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540684104789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540684104789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540684104789 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 93 s " "Quartus II Flow was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540684105395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540684105715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540684105715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:48:25 2018 " "Processing started: Sat Oct 27 18:48:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540684105715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540684105715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MultiCycle MultiCycle " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MultiCycle MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540684105715 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MultiCycle MultiCycle " "Quartus(args): --block_on_gui MultiCycle MultiCycle" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1540684105715 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1540684105799 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1540684105885 ""}
{ "Warning" "0" "" "Warning: File MultiCycle_run_msim_gate_vhdl.do already exists - backing up current file as MultiCycle_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File MultiCycle_run_msim_gate_vhdl.do already exists - backing up current file as MultiCycle_run_msim_gate_vhdl.do.bak11" 0 0 "Quartus II" 0 0 1540684105935 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Miscelanea/Documentos/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" {  } { { "D:/Miscelanea/Documentos/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" "0" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Miscelanea/Documentos/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1540684105935 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1540684300674 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1540684300674 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do MultiCycle_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do MultiCycle_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{MultiCycle.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{MultiCycle.vho\}" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_components" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity MultiCycle" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity MultiCycle" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of MultiCycle" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of MultiCycle" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.multicycle" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.multicycle" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.multicycle " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.multicycle " 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1540684300684 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.multicycle(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.multicycle(structure)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_and1(altvital)" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity." 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" {  } {  } 0 0 "ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected." 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/MemDir \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/MemDir \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/clk \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/clk \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/Res \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/Res \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/wrReg \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/wrReg \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/wrData \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/wrData \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/nextIns \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/nextIns \\" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/multicycle/sts" {  } {  } 0 0 "ModelSim-Altera Info: sim:/multicycle/sts" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/MemDir 00000000000000000000000000010000 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/MemDir 00000000000000000000000000010000 0" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/multicycle/clk 1 0, 0 \{50 ps\} -r 100" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/multicycle/clk 1 0, 0 \{50 ps\} -r 100" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1540684300688 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1540684300794 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" {  } { { "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" "0" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1540684300794 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 96 s " "Quartus II Flow was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540684301398 ""}
