@W: CG532 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":62:0:62:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":61:8:61:8|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":144:28:144:42|Removing wire write_data_word, as there is no assignment to it.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":301:0:301:5|Pruning unused bits 3 to 0 of miss_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":204:0:204:5|Pruning unused bits 3 to 0 of read_buf_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":224:0:224:5|Pruning register bits 3 to 1 of source_sel[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1682:0:1682:5|Pruning unused bits 27 to 26 of saved_current_instruction[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1682:0:1682:5|Pruning unused bits 27 to 26 of pre_fetch_instruction[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1682:0:1682:5|Pruning unused bits 27 to 26 of hold_instruction[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning unused bits 27 to 26 of fetch_instruction_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning unused bits 6 to 5 of load_rd_d1[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning register bits 3 to 2 of iaddress_sel_r[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning register bit 3 of daddress_sel_r[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning register bit 1 of o_byte_enable_sel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning register bit 0 of o_barrel_shift_data_sel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":360:0:360:5|Pruning unused bits 3 to 0 of miss_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/amber.v":175:26:175:38|Removing wire icache_wb_adr, as there is no assignment to it.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":23:25:23:26|Input port bits 7 to 5 of sw[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL157 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|*Output led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL249 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":230:0:230:5|Initial value is not supported on state machine c_state
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":92:36:92:48|Input port bits 31 to 12 of i_address_nxt[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":92:36:92:48|Input port bits 3 to 0 of i_address_nxt[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_multiply.v":186:0:186:5|Pruning register bit 67 of product[67:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning register bit 2 of pc_sel_r[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":1610:0:1610:5|Pruning register bit 2 of o_alu_function[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v":57:28:57:48|Input port bits 25 to 2 of i_execute_status_bits[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL249 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":224:0:224:5|Initial value is not supported on state machine c_state
@W: CD638 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/basicrsa.vhd":111:15:111:19|Signal sqrgo is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL279 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/modmult.vhd":134:2:134:3|Pruning register bits 33 to 32 of modreg1(33 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/modmult.vhd":134:2:134:3|Pruning register bit 33 of modreg2(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/modmult.vhd":134:2:134:3|Pruning register bit 0 of modreg2(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/basicrsa.vhd":157:2:157:3|Optimizing register bit count(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/hdl/basicrsa.vhd":157:2:157:3|Pruning register bit 31 of count(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

