Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:29:16 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_40/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0                 2897        0.009        0.000                      0                 2897        2.025        0.000                       0                  2898  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.300}        4.600           217.391         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.005        0.000                      0                 2897        0.009        0.000                      0                 2897        2.025        0.000                       0                  2898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 demux/sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (vclock rise@4.600ns - vclock rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 2.003ns (44.610%)  route 2.487ns (55.390%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 7.014 - 4.600 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 1.064ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.967ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.975     2.936    demux/CLK
    SLICE_X122Y477       FDRE                                         r  demux/sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y477       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.015 r  demux/sel_reg[5]/Q
                         net (fo=86, routed)          0.271     3.286    demux/sel[5]
    SLICE_X123Y474       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.442 r  demux/sel_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026     3.468    demux/sel_reg[8]_i_6_n_0
    SLICE_X123Y475       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.520 r  demux/sel_reg[8]_i_20/CO[0]
                         net (fo=39, routed)          0.339     3.859    p_1_in[9]
    SLICE_X126Y472       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.983 r  sel[8]_i_211/O
                         net (fo=1, routed)           0.009     3.992    demux/sel[8]_i_198[1]
    SLICE_X126Y472       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     4.187 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.251     4.438    demux_n_10
    SLICE_X124Y473       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     4.571 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.235     4.806    sel[8]_i_138_n_0
    SLICE_X124Y473       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     4.857 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.007     4.864    demux/sel[8]_i_73_0[3]
    SLICE_X124Y473       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.017 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     5.043    demux/sel_reg[8]_i_81_n_0
    SLICE_X124Y474       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.125 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.224     5.349    demux_n_87
    SLICE_X125Y474       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     5.461 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.161     5.622    sel[8]_i_30_n_0
    SLICE_X125Y474       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.723 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.015     5.738    demux/sel[8]_i_25_0[7]
    SLICE_X125Y474       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.855 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.881    demux/sel_reg[8]_i_19_n_0
    SLICE_X125Y475       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.937 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.319     6.256    demux_n_104
    SLICE_X125Y476       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.496 r  sel_reg[8]_i_18/O[5]
                         net (fo=1, routed)           0.201     6.697    sel_reg[8]_i_18_n_10
    SLICE_X123Y477       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     6.787 r  sel[8]_i_17/O
                         net (fo=1, routed)           0.013     6.800    demux/sel_reg[5]_1[0]
    SLICE_X123Y477       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.865 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.250     7.115    demux/sel_reg[8]_i_5_n_15
    SLICE_X124Y477       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     7.166 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.064     7.230    demux/sel[3]_i_2_n_0
    SLICE_X124Y477       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     7.376 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.050     7.426    demux/sel20_in[2]
    SLICE_X124Y477       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.600     4.600 r  
    AR14                                              0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.959 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.959    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.959 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.246    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.270 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.744     7.014    demux/CLK
    SLICE_X124Y477       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.427     7.441    
                         clock uncertainty           -0.035     7.406    
    SLICE_X124Y477       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.431    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[98].z_reg[98][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.300ns period=4.600ns})
  Destination:            genblk1[98].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.300ns period=4.600ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Net Delay (Source):      1.706ns (routing 0.967ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.944ns (routing 1.064ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.706     2.376    demux/CLK
    SLICE_X124Y407       FDRE                                         r  demux/genblk1[98].z_reg[98][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y407       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.436 r  demux/genblk1[98].z_reg[98][3]/Q
                         net (fo=1, routed)           0.066     2.502    genblk1[98].reg_in/D[3]
    SLICE_X124Y405       FDRE                                         r  genblk1[98].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.944     2.905    genblk1[98].reg_in/CLK
    SLICE_X124Y405       FDRE                                         r  genblk1[98].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.474     2.431    
    SLICE_X124Y405       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.493    genblk1[98].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.300 }
Period(ns):         4.600
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.600       3.310      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.300       2.025      SLICE_X133Y457  demux/genblk1[329].z_reg[329][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.300       2.025      SLICE_X123Y468  demux/genblk1[317].z_reg[317][4]/C



