{"Source Block": ["hdl/library/common/ad_axis_inf_rx.v@145:206@HdlStmProcess", "    end\n  end\n\n  // read interface\n\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      rcnt <= 'd0;\n      inf_valid <= 'd0;\n      inf_last <= 'b0;\n      inf_data <= 'd0;\n    end else if ((inf_ready == 1'b1) || (inf_valid == 1'b0)) begin\n      if (rcnt == wcnt) begin\n        rcnt <= rcnt;\n        inf_valid <= 1'd0;\n        inf_last <= 1'b0;\n        inf_data <= 'd0;\n      end else begin\n        rcnt <= rcnt + 1'b1;\n        inf_valid <= 1'b1;\n        case (rcnt)\n          3'd0: begin\n            inf_last <= wlast_0;\n            inf_data <= wdata_0;\n          end\n          3'd1: begin\n            inf_last <= wlast_1;\n            inf_data <= wdata_1;\n          end\n          3'd2: begin\n            inf_last <= wlast_2;\n            inf_data <= wdata_2;\n          end\n          3'd3: begin\n            inf_last <= wlast_3;\n            inf_data <= wdata_3;\n          end\n          3'd4: begin\n            inf_last <= wlast_4;\n            inf_data <= wdata_4;\n          end\n          3'd5: begin\n            inf_last <= wlast_5;\n            inf_data <= wdata_5;\n          end\n          3'd6: begin\n            inf_last <= wlast_6;\n            inf_data <= wdata_6;\n          end\n          default: begin\n            inf_last <= wlast_7;\n            inf_data <= wdata_7;\n          end\n        endcase\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[156, "    end else if ((inf_ready == 1'b1) || (inf_valid == 1'b0)) begin\n"]], "Add": [[156, "    end else if (inf_ready_s == 1'b1) begin\n"]]}}