TRACE::2022-11-08.19:31:51::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:51::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:51::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:51::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:51::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:51::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.19:31:55::SCWPlatform::Opened new HwDB with name int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-11-08.19:31:55::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4"
		}]
}
TRACE::2022-11-08.19:31:55::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-11-08.19:31:55::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.19:31:55::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.19:31:55::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.19:31:55::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:55::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:55::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:55::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:55::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2022-11-08.19:31:55::SCWPlatform::Generating the sources  .
TRACE::2022-11-08.19:31:55::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-08.19:31:55::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:55::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:55::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:55::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:55::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.19:31:55::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:55::SCWMssOS::mss does not exists at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:55::SCWMssOS::Creating sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:56::SCWMssOS::Adding the swdes entry, created swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:56::SCWMssOS::updating the scw layer changes to swdes at   /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:56::SCWMssOS::Writing mss at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:56::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-11-08.19:31:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.19:31:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.19:31:56::SCWBDomain::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-11-08.19:31:57::SCWPlatform::Generating sources Done.
TRACE::2022-11-08.19:31:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.19:31:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.19:31:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.19:31:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.19:31:57::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:57::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:57::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:57::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:57::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2022-11-08.19:31:57::SCWPlatform::Generating the sources  .
TRACE::2022-11-08.19:31:57::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-08.19:31:57::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2022-11-08.19:31:57::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:57::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:57::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:57::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:57::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:57::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.19:31:57::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::mss does not exists at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::Creating sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::Adding the swdes entry, created swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::updating the scw layer changes to swdes at   /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::Writing mss at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:57::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-11-08.19:31:57::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.19:31:57::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.19:31:57::SCWBDomain::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-11-08.19:31:58::SCWPlatform::Generating sources Done.
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.19:31:58::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.19:31:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.19:31:58::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:31:58::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-11-08.19:31:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.19:31:58::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:58::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:58::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:58::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.19:31:58::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.19:31:58::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.19:31:58::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:58::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:58::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:58::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:58::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::mss does not exists at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Creating sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Adding the swdes entry, created swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::updating the scw layer changes to swdes at   /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Writing mss at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:58::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.19:31:58::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.19:31:58::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.19:31:58::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.19:31:58::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-11-08.19:31:59::SCWMssOS::Writing the mss file completed /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"b40a022c799819ffd2caa2b4a621a202",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.19:31:59::SCWPlatform::Started generating the artifacts platform int_test_plat_v4
TRACE::2022-11-08.19:31:59::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.19:31:59::SCWPlatform::Started generating the artifacts for system configuration int_test_plat_v4
LOG::2022-11-08.19:31:59::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-11-08.19:31:59::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-11-08.19:31:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.19:31:59::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2022-11-08.19:31:59::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-11-08.19:31:59::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-11-08.19:31:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.19:31:59::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2022-11-08.19:31:59::SCWSystem::Checking the domain standalone_domain
LOG::2022-11-08.19:31:59::SCWSystem::Not a boot domain 
LOG::2022-11-08.19:31:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-11-08.19:31:59::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.19:31:59::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.19:31:59::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/qemu/
TRACE::2022-11-08.19:31:59::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/qemu/
TRACE::2022-11-08.19:31:59::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/standalone_domain/qemu/
TRACE::2022-11-08.19:31:59::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/standalone_domain/qemu/
TRACE::2022-11-08.19:31:59::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.19:31:59::SCWMssOS::Mss edits present, copying mssfile into export location /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.19:31:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.19:31:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-11-08.19:31:59::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-08.19:31:59::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.19:31:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.19:31:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-08.19:31:59::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-08.19:31:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-11-08.19:31:59::SCWSystem::Completed Processing the sysconfig int_test_plat_v4
LOG::2022-11-08.19:31:59::SCWPlatform::Completed generating the artifacts for system configuration int_test_plat_v4
TRACE::2022-11-08.19:31:59::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.19:31:59::SCWSystem::Writing the bif file for system config int_test_plat_v4
TRACE::2022-11-08.19:31:59::SCWSystem::dir created 
TRACE::2022-11-08.19:31:59::SCWSystem::Writing the bif 
TRACE::2022-11-08.19:31:59::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.19:31:59::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.19:31:59::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"b40a022c799819ffd2caa2b4a621a202",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.19:31:59::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"b40a022c799819ffd2caa2b4a621a202",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"b40a022c799819ffd2caa2b4a621a202",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:31:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:31:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:31:59::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:31:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:31:59::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Opened existing hwdb int_design_wrapper_4
TRACE::2022-11-08.19:31:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:31:59::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:31:59::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:31:59::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"b40a022c799819ffd2caa2b4a621a202",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.19:32:00::SCWPlatform::Clearing the existing platform
TRACE::2022-11-08.19:32:00::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-08.19:32:00::SCWBDomain::clearing the fsbl build
TRACE::2022-11-08.19:32:00::SCWMssOS::Removing the swdes entry for  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:00::SCWBDomain::clearing the pmufw build
TRACE::2022-11-08.19:32:00::SCWMssOS::Removing the swdes entry for  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:00::SCWMssOS::Removing the swdes entry for  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:00::SCWSystem::Clearing the domains completed.
TRACE::2022-11-08.19:32:00::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-08.19:32:00::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform:: Platform location is /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:00::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:00::SCWPlatform::Removing the HwDB with name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:00::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:00::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened new HwDB with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWReader::Active system found as  int_test_plat_v4
TRACE::2022-11-08.19:32:06::SCWReader::Handling sysconfig int_test_plat_v4
TRACE::2022-11-08.19:32:06::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.19:32:06::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.19:32:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.19:32:06::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS:: library already available in sw design:  xilsecure:4.6
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS:: library already available in sw design:  xilpm:3.5
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:32:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.19:32:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWReader::No isolation master present  
TRACE::2022-11-08.19:32:06::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.19:32:06::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-11-08.19:32:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.19:32:06::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS:: library already available in sw design:  xilfpga:6.1
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS:: library already available in sw design:  xilsecure:4.6
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS:: library already available in sw design:  xilskey:7.2
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:32:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.19:32:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWReader::No isolation master present  
TRACE::2022-11-08.19:32:06::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.19:32:06::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-11-08.19:32:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.19:32:06::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:32:06::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:32:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.19:32:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:32:06::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:32:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:32:06::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:32:06::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:32:06::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:32:06::SCWReader::No isolation master present  
LOG::2022-11-08.19:33:00::SCWPlatform::Started generating the artifacts platform int_test_plat_v4
TRACE::2022-11-08.19:33:00::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.19:33:00::SCWPlatform::Started generating the artifacts for system configuration int_test_plat_v4
LOG::2022-11-08.19:33:00::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-11-08.19:33:00::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-11-08.19:33:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.19:33:00::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2022-11-08.19:33:00::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:00::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:00::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:00::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:00::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:00::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:00::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:00::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:00::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:33:00::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:00::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:33:00::SCWBDomain::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-11-08.19:33:00::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.19:33:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.19:33:00::SCWBDomain::System Command Ran  cd  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2022-11-08.19:33:00::SCWBDomain::make: Entering directory '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqm
TRACE::2022-11-08.19:33:00::SCWBDomain::p_fsbl_bsp'

TRACE::2022-11-08.19:33:00::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-11-08.19:33:00::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2022-11-08.19:33:00::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:00::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2022-11-08.19:33:00::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:00::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:00::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2022-11-08.19:33:00::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:00::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_6/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:00::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:00::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:00::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-11-08.19:33:00::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:00::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:00::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:00::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:00::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:00::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2022-11-08.19:33:00::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_6/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:00::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_5/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Include files for this library have already been copied.

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_6/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-11-08.19:33:00::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:00::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:00::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:00::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:00::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:00::SCWBDomain::Compiling dppsu

TRACE::2022-11-08.19:33:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:01::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:01::SCWBDomain::Compiling avbuf

TRACE::2022-11-08.19:33:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_5/src

TRACE::2022-11-08.19:33:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:01::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:01::SCWBDomain::Compiling xilpm library

TRACE::2022-11-08.19:33:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_6/src

TRACE::2022-11-08.19:33:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:01::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:01::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:01::SCWBDomain::Compiling XilSecure Library

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:03::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:03::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Compiling dpdma

TRACE::2022-11-08.19:33:03::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-11-08.19:33:03::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-11-08.19:33:03::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2022-11-08.19:33:03::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:03::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2022-11-08.19:33:03::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:03::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:03::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2022-11-08.19:33:03::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:03::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_6/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:03::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:03::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:03::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-11-08.19:33:03::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:03::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:03::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:03::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:03::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:03::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2022-11-08.19:33:03::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_6/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:03::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:03::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_5/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_6/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-11-08.19:33:03::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:03::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Include files for this library have already been copied.

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:03::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:03::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2022-11-08.19:33:03::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2022-11-08.19:33:03::SCWBDomain::stribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:03::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:03::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2022-11-08.19:33:03::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:03::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2022-11-08.19:33:03::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2022-11-08.19:33:03::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:03::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:03::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:03::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_6/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2022-11-08.19:33:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:04::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:04::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:04::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:04::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:04::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:04::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:04::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:04::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2022-11-08.19:33:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:04::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2022-11-08.19:33:04::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:04::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:04::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:04::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:04::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_6/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2022-11-08.19:33:04::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:04::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2022-11-08.19:33:04::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:04::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-11-08.19:33:04::SCWBDomain::make --no-print-directory archive

TRACE::2022-11-08.19:33:04::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa5
TRACE::2022-11-08.19:33:04::SCWBDomain::3_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/
TRACE::2022-11-08.19:33:04::SCWBDomain::_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_c
TRACE::2022-11-08.19:33:04::SCWBDomain::ortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o
TRACE::2022-11-08.19:33:04::SCWBDomain:: psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53
TRACE::2022-11-08.19:33:04::SCWBDomain::_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2022-11-08.19:33:04::SCWBDomain::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2022-11-08.19:33:04::SCWBDomain::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_selftest
TRACE::2022-11-08.19:33:04::SCWBDomain::.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xcan
TRACE::2022-11-08.19:33:04::SCWBDomain::ps_intr.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cortexa53_0
TRACE::2022-11-08.19:33:04::SCWBDomain::/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2022-11-08.19:33:04::SCWBDomain::ckps_g.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/l
TRACE::2022-11-08.19:33:04::SCWBDomain::ib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o ps
TRACE::2022-11-08.19:33:04::SCWBDomain::u_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xema
TRACE::2022-11-08.19:33:04::SCWBDomain::cps_bdring.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa
TRACE::2022-11-08.19:33:04::SCWBDomain::53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpiops_g.o psu_c
TRACE::2022-11-08.19:33:04::SCWBDomain::ortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_selfte
TRACE::2022-11-08.19:33:04::SCWBDomain::st.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xii
TRACE::2022-11-08.19:33:04::SCWBDomain::cps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_
TRACE::2022-11-08.19:33:04::SCWBDomain::0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o
TRACE::2022-11-08.19:33:04::SCWBDomain:: psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil-cr
TRACE::2022-11-08.19:33:04::SCWBDomain::t0.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_pr
TRACE::2022-11-08.19:33:04::SCWBDomain::intf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0
TRACE::2022-11-08.19:33:04::SCWBDomain::/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_
TRACE::2022-11-08.19:33:04::SCWBDomain::cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu.o psu_
TRACE::2022-11-08.19:33:04::SCWBDomain::cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib
TRACE::2022-11-08.19:33:04::SCWBDomain::/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_options.o psu_corte
TRACE::2022-11-08.19:33:04::SCWBDomain::xa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_sinit.
TRACE::2022-11-08.19:33:04::SCWBDomain::o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_
TRACE::2022-11-08.19:33:04::SCWBDomain::selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0
TRACE::2022-11-08.19:33:04::SCWBDomain::/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o ps
TRACE::2022-11-08.19:33:04::SCWBDomain::u_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps.o psu_c
TRACE::2022-11-08.19:33:04::SCWBDomain::ortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmon
TRACE::2022-11-08.19:33:04::SCWBDomain::psu_intr.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2022-11-08.19:33:04::SCWBDomain::u_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_options.o ps
TRACE::2022-11-08.19:33:04::SCWBDomain::u_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuar
TRACE::2022-11-08.19:33:04::SCWBDomain::tps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0
TRACE::2022-11-08.19:33:04::SCWBDomain::/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_c
TRACE::2022-11-08.19:33:04::SCWBDomain::ontroltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0ha
TRACE::2022-11-08.19:33:04::SCWBDomain::ndler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa
TRACE::2022-11-08.19:33:04::SCWBDomain::53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_sin
TRACE::2022-11-08.19:33:04::SCWBDomain::it.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvid
TRACE::2022-11-08.19:33:04::SCWBDomain::c_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps.o psu_cortex
TRACE::2022-11-08.19:33:04::SCWBDomain::a53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o p
TRACE::2022-11-08.19:33:04::SCWBDomain::su_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2022-11-08.19:33:04::SCWBDomain::Finished building libraries

TRACE::2022-11-08.19:33:04::SCWBDomain::make: Leaving directory '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp
TRACE::2022-11-08.19:33:04::SCWBDomain::_fsbl_bsp'

TRACE::2022-11-08.19:33:04::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2022-11-08.19:33:04::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:04::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2022-11-08.19:33:04::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2022-11-08.19:33:05::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2022-11-08.19:33:05::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2022-11-08.19:33:05::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2022-11-08.19:33:05::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2022-11-08.19:33:05::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2022-11-08.19:33:05::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:05::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2022-11-08.19:33:05::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:06::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2022-11-08.19:33:06::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:06::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2022-11-08.19:33:06::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:06::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2022-11-08.19:33:06::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:06::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2022-11-08.19:33:06::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:06::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2022-11-08.19:33:06::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:06::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2022-11-08.19:33:06::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:07::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2022-11-08.19:33:07::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:07::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2022-11-08.19:33:07::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:07::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2022-11-08.19:33:07::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:07::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2022-11-08.19:33:07::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2022-11-08.19:33:08::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2022-11-08.19:33:08::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2022-11-08.19:33:08::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2022-11-08.19:33:08::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2022-11-08.19:33:08::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2022-11-08.19:33:08::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2022-11-08.19:33:08::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2022-11-08.19:33:08::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2022-11-08.19:33:08::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2022-11-08.19:33:08::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2022-11-08.19:33:08::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2022-11-08.19:33:08::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2022-11-08.19:33:08::SCWBDomain::                                                                                       -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/
TRACE::2022-11-08.19:33:08::SCWBDomain::psu_cortexa53_0/lib -Tlscript.ld

LOG::2022-11-08.19:33:10::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-11-08.19:33:10::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-11-08.19:33:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.19:33:10::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2022-11-08.19:33:10::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:10::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:10::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:10::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:10::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:10::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:10::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:10::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:10::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:33:10::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:10::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:33:10::SCWBDomain::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-11-08.19:33:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.19:33:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.19:33:10::SCWBDomain::System Command Ran  cd  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2022-11-08.19:33:10::SCWBDomain::make: Entering directory '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynq
TRACE::2022-11-08.19:33:10::SCWBDomain::mp_pmufw_bsp'

TRACE::2022-11-08.19:33:10::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_14/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:10::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:10::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:10::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:10::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:10::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:10::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-11-08.19:33:10::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2022-11-08.19:33:10::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-11-08.19:33:10::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-11-08.19:33:10::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-11-08.19:33:10::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-11-08.19:33:10::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:10::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:10::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-11-08.19:33:10::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2022-11-08.19:33:10::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v6_1/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_6/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-11-08.19:33:10::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-11-08.19:33:10::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_2/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:10::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:10::SCWBDomain::Compiling dppsu

TRACE::2022-11-08.19:33:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_2/src

TRACE::2022-11-08.19:33:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:11::SCWBDomain::Compiling Xilskey Library

TRACE::2022-11-08.19:33:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:12::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:12::SCWBDomain::Compiling avbuf

TRACE::2022-11-08.19:33:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_6/src

TRACE::2022-11-08.19:33:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:12::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:12::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:12::SCWBDomain::Compiling XilSecure Library

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:13::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:13::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Compiling dpdma

TRACE::2022-11-08.19:33:13::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-11-08.19:33:13::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:13::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:13::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:13::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:13::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-11-08.19:33:13::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2022-11-08.19:33:13::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-11-08.19:33:13::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-11-08.19:33:13::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-11-08.19:33:13::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-11-08.19:33:13::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:13::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:13::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2022-11-08.19:33:13::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2022-11-08.19:33:13::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v6_1/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_6/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-11-08.19:33:13::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2022-11-08.19:33:13::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_2/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:13::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:13::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-11-08.19:33:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2022-11-08.19:33:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.19:33:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-11-08.19:33:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.19:33:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-11-08.19:33:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-11-08.19:33:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2022-11-08.19:33:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:13::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:14::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:14::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-11-08.19:33:14::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2022-11-08.19:33:14::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-11-08.19:33:14::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2022-11-08.19:33:14::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-11-08.19:33:14::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2022-11-08.19:33:14::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:14::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:14::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:14::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:14::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-11-08.19:33:14::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2022-11-08.19:33:14::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:14::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:14::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_1/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-11-08.19:33:14::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2022-11-08.19:33:14::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:14::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_13/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-11-08.19:33:14::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2022-11-08.19:33:14::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2022-11-08.19:33:14::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2022-11-08.19:33:14::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-11-08.19:33:14::SCWBDomain::make --no-print-directory archive

TRACE::2022-11-08.19:33:14::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/errno.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2022-11-08.19:33:14::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2022-11-08.19:33:14::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2022-11-08.19:33:14::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2022-11-08.19:33:14::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2022-11-08.19:33:14::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2022-11-08.19:33:14::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2022-11-08.19:33:14::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2022-11-08.19:33:14::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2022-11-08.19:33:14::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2022-11-08.19:33:14::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2022-11-08.19:33:14::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_
TRACE::2022-11-08.19:33:14::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xcanps_g.o psu_pmu_0/lib/xcanps_hw.o psu_pmu_0/lib/xcanps_intr.o psu_pm
TRACE::2022-11-08.19:33:14::SCWBDomain::u_0/lib/xcanps.o psu_pmu_0/lib/xcanps_selftest.o psu_pmu_0/lib/xcanps_sinit.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xc
TRACE::2022-11-08.19:33:14::SCWBDomain::lockps_fixedfactor.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclock
TRACE::2022-11-08.19:33:14::SCWBDomain::ps.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu
TRACE::2022-11-08.19:33:14::SCWBDomain::_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xe
TRACE::2022-11-08.19:33:14::SCWBDomain::macps_control.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xemacps_hw.o psu_pmu_0/lib/xemacps_intr.o psu_pmu_0/lib/xemacps.o psu_p
TRACE::2022-11-08.19:33:14::SCWBDomain::mu_0/lib/xemacps_sinit.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiop
TRACE::2022-11-08.19:33:14::SCWBDomain::s.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0
TRACE::2022-11-08.19:33:14::SCWBDomain::/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xiicps_sel
TRACE::2022-11-08.19:33:14::SCWBDomain::ftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xil_assert.o psu_pm
TRACE::2022-11-08.19:33:14::SCWBDomain::u_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_p
TRACE::2022-11-08.19:33:14::SCWBDomain::sreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.
TRACE::2022-11-08.19:33:14::SCWBDomain::o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.
TRACE::2022-11-08.19:33:14::SCWBDomain::o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu
TRACE::2022-11-08.19:33:14::SCWBDomain::_0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/xqspips
TRACE::2022-11-08.19:33:14::SCWBDomain::u_sinit.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_
TRACE::2022-11-08.19:33:14::SCWBDomain::0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps
TRACE::2022-11-08.19:33:14::SCWBDomain::_card.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xs
TRACE::2022-11-08.19:33:14::SCWBDomain::dps_sinit.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_se
TRACE::2022-11-08.19:33:14::SCWBDomain::lftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_options.o psu_pm
TRACE::2022-11-08.19:33:14::SCWBDomain::u_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuart
TRACE::2022-11-08.19:33:14::SCWBDomain::ps_intr.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.
TRACE::2022-11-08.19:33:14::SCWBDomain::o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xusbpsu
TRACE::2022-11-08.19:33:14::SCWBDomain::_endpoint.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xu
TRACE::2022-11-08.19:33:14::SCWBDomain::sbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_sinit.
TRACE::2022-11-08.19:33:14::SCWBDomain::o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/li
TRACE::2022-11-08.19:33:14::SCWBDomain::b/xvidc_timings_table.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_si
TRACE::2022-11-08.19:33:14::SCWBDomain::nit.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzd
TRACE::2022-11-08.19:33:14::SCWBDomain::ma_sinit.o

TRACE::2022-11-08.19:33:14::SCWBDomain::Finished building libraries

TRACE::2022-11-08.19:33:14::SCWBDomain::make: Leaving directory '/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqm
TRACE::2022-11-08.19:33:14::SCWBDomain::p_pmufw_bsp'

TRACE::2022-11-08.19:33:14::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:14::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2022-11-08.19:33:14::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:14::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:14::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2022-11-08.19:33:14::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:14::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:14::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2022-11-08.19:33:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:15::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2022-11-08.19:33:15::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2022-11-08.19:33:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:15::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2022-11-08.19:33:15::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:15::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:15::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2022-11-08.19:33:15::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:16::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:16::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:16::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:16::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:16::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:16::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:16::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:16::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:16::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:16::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:16::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2022-11-08.19:33:16::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:16::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:16::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2022-11-08.19:33:16::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2022-11-08.19:33:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2022-11-08.19:33:17::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:17::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2022-11-08.19:33:17::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2022-11-08.19:33:17::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:17::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:17::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:17::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2022-11-08.19:33:17::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2022-11-08.19:33:18::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2022-11-08.19:33:18::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:18::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:18::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2022-11-08.19:33:18::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:18::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:18::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2022-11-08.19:33:18::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:19::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:19::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:19::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:19::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:19::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:19::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:19::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2022-11-08.19:33:19::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:19::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:19::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2022-11-08.19:33:19::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2022-11-08.19:33:20::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2022-11-08.19:33:20::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:20::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2022-11-08.19:33:20::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2022-11-08.19:33:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2022-11-08.19:33:21::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2022-11-08.19:33:21::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2022-11-08.19:33:21::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2022-11-08.19:33:21::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2022-11-08.19:33:22::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2022-11-08.19:33:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2022-11-08.19:33:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2022-11-08.19:33:22::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2022-11-08.19:33:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2022-11-08.19:33:22::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2022-11-08.19:33:23::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2022-11-08.19:33:23::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2022-11-08.19:33:23::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2022-11-08.19:33:23::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2022-11-08.19:33:23::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2022-11-08.19:33:24::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2022-11-08.19:33:24::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2022-11-08.19:33:24::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2022-11-08.19:33:24::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2022-11-08.19:33:24::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2022-11-08.19:33:25::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2022-11-08.19:33:25::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2022-11-08.19:33:25::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2022-11-08.19:33:25::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2022-11-08.19:33:25::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2022-11-08.19:33:25::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2022-11-08.19:33:25::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2022-11-08.19:33:25::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2022-11-08.19:33:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2022-11-08.19:33:25::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2022-11-08.19:33:25::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2022-11-08.19:33:25::SCWBDomain::                             -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2022-11-08.19:33:26::SCWSystem::Checking the domain standalone_domain
LOG::2022-11-08.19:33:26::SCWSystem::Not a boot domain 
LOG::2022-11-08.19:33:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-11-08.19:33:26::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.19:33:26::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.19:33:26::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/qemu/
TRACE::2022-11-08.19:33:26::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/qemu/
TRACE::2022-11-08.19:33:26::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/standalone_domain/qemu/
TRACE::2022-11-08.19:33:26::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/export/int_test_plat_v4/sw/int_test_plat_v4/standalone_domain/qemu/
TRACE::2022-11-08.19:33:26::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.19:33:26::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:26::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:26::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:26::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:26::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:26::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:26::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:26::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:26::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:26::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:26::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:26::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.19:33:26::SCWMssOS::Mss edits present, copying mssfile into export location /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.19:33:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.19:33:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-11-08.19:33:26::SCWMssOS::doing bsp build ... 
TRACE::2022-11-08.19:33:26::SCWMssOS::System Command Ran  cd  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-11-08.19:33:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-11-08.19:33:26::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-
TRACE::2022-11-08.19:33:26::SCWMssOS::loop-distribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:26::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2022-11-08.19:33:26::SCWMssOS::op-distribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:26::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:26::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:26::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:26::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2022-11-08.19:33:26::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2022-11-08.19:33:26::SCWMssOS::stribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_6/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:26::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:26::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:26::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2022-11-08.19:33:26::SCWMssOS::distribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-11-08.19:33:26::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2022-11-08.19:33:26::SCWMssOS::istribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:26::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:26::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:26::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:26::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2022-11-08.19:33:26::SCWMssOS::op-distribute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:26::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:26::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:26::SCWMssOS::Compiling dppsu

TRACE::2022-11-08.19:33:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:28::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:28::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:28::SCWMssOS::Compiling avbuf

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:29::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Compiling dpdma

TRACE::2022-11-08.19:33:29::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-11-08.19:33:29::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2022-11-08.19:33:29::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-
TRACE::2022-11-08.19:33:29::SCWMssOS::loop-distribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:29::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2022-11-08.19:33:29::SCWMssOS::op-distribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_5/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:29::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:29::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2022-11-08.19:33:29::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2022-11-08.19:33:29::SCWMssOS::stribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_6/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:29::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:29::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2022-11-08.19:33:29::SCWMssOS::distribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2022-11-08.19:33:29::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2022-11-08.19:33:29::SCWMssOS::istribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:29::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:29::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2022-11-08.19:33:29::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2022-11-08.19:33:29::SCWMssOS::op-distribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:29::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/canps_v3_6/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:29::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:29::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2022-11-08.19:33:29::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2022-11-08.19:33:29::SCWMssOS::p-distribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:29::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2022-11-08.19:33:29::SCWMssOS::distribute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_10/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:29::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_15/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:29::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:29::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:29::SCWMssOS::ute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_14/src

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_10/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:29::SCWMssOS::ute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:29::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_14/src

TRACE::2022-11-08.19:33:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2022-11-08.19:33:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2022-11-08.19:33:29::SCWMssOS::ibute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:30::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:30::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_6/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:30::SCWMssOS::ute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_13/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:30::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_6/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2022-11-08.19:33:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2022-11-08.19:33:30::SCWMssOS::tribute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2022-11-08.19:33:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2022-11-08.19:33:30::SCWMssOS::ribute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_14/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2022-11-08.19:33:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2022-11-08.19:33:30::SCWMssOS::ute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:30::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_10/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2022-11-08.19:33:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2022-11-08.19:33:30::SCWMssOS::bute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_12/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2022-11-08.19:33:30::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2022-11-08.19:33:30::SCWMssOS::distribute-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:30::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_13/src

TRACE::2022-11-08.19:33:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2022-11-08.19:33:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2022-11-08.19:33:30::SCWMssOS::te-patterns"

TRACE::2022-11-08.19:33:30::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-11-08.19:33:30::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-08.19:33:30::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa5
TRACE::2022-11-08.19:33:30::SCWMssOS::3_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/
TRACE::2022-11-08.19:33:30::SCWMssOS::_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_c
TRACE::2022-11-08.19:33:30::SCWMssOS::ortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o
TRACE::2022-11-08.19:33:30::SCWMssOS:: psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53
TRACE::2022-11-08.19:33:30::SCWMssOS::_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2022-11-08.19:33:30::SCWMssOS::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2022-11-08.19:33:30::SCWMssOS::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_selftest
TRACE::2022-11-08.19:33:30::SCWMssOS::.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0/lib/xcan
TRACE::2022-11-08.19:33:30::SCWMssOS::ps_intr.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cortexa53_0
TRACE::2022-11-08.19:33:30::SCWMssOS::/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2022-11-08.19:33:30::SCWMssOS::ckps_g.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/l
TRACE::2022-11-08.19:33:30::SCWMssOS::ib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o ps
TRACE::2022-11-08.19:33:30::SCWMssOS::u_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xema
TRACE::2022-11-08.19:33:30::SCWMssOS::cps_bdring.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa
TRACE::2022-11-08.19:33:30::SCWMssOS::53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpiops_g.o psu_c
TRACE::2022-11-08.19:33:30::SCWMssOS::ortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_selfte
TRACE::2022-11-08.19:33:30::SCWMssOS::st.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xii
TRACE::2022-11-08.19:33:30::SCWMssOS::cps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_
TRACE::2022-11-08.19:33:30::SCWMssOS::0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o
TRACE::2022-11-08.19:33:30::SCWMssOS:: psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil-cr
TRACE::2022-11-08.19:33:30::SCWMssOS::t0.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_pr
TRACE::2022-11-08.19:33:30::SCWMssOS::intf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0
TRACE::2022-11-08.19:33:30::SCWMssOS::/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_
TRACE::2022-11-08.19:33:30::SCWMssOS::cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu.o psu_
TRACE::2022-11-08.19:33:30::SCWMssOS::cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib
TRACE::2022-11-08.19:33:30::SCWMssOS::/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_options.o psu_corte
TRACE::2022-11-08.19:33:30::SCWMssOS::xa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_sinit.
TRACE::2022-11-08.19:33:30::SCWMssOS::o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_
TRACE::2022-11-08.19:33:30::SCWMssOS::selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0
TRACE::2022-11-08.19:33:30::SCWMssOS::/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o ps
TRACE::2022-11-08.19:33:30::SCWMssOS::u_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps.o psu_c
TRACE::2022-11-08.19:33:30::SCWMssOS::ortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmon
TRACE::2022-11-08.19:33:30::SCWMssOS::psu_intr.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2022-11-08.19:33:30::SCWMssOS::u_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_options.o ps
TRACE::2022-11-08.19:33:30::SCWMssOS::u_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuar
TRACE::2022-11-08.19:33:30::SCWMssOS::tps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0
TRACE::2022-11-08.19:33:30::SCWMssOS::/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_c
TRACE::2022-11-08.19:33:30::SCWMssOS::ontroltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0ha
TRACE::2022-11-08.19:33:30::SCWMssOS::ndler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa
TRACE::2022-11-08.19:33:30::SCWMssOS::53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_sin
TRACE::2022-11-08.19:33:30::SCWMssOS::it.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvid
TRACE::2022-11-08.19:33:30::SCWMssOS::c_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps.o psu_cortex
TRACE::2022-11-08.19:33:30::SCWMssOS::a53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o p
TRACE::2022-11-08.19:33:30::SCWMssOS::su_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2022-11-08.19:33:30::SCWMssOS::Finished building libraries

TRACE::2022-11-08.19:33:31::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.19:33:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.19:33:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-08.19:33:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-11-08.19:33:31::SCWSystem::Completed Processing the sysconfig int_test_plat_v4
LOG::2022-11-08.19:33:31::SCWPlatform::Completed generating the artifacts for system configuration int_test_plat_v4
TRACE::2022-11-08.19:33:31::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.19:33:31::SCWSystem::Writing the bif file for system config int_test_plat_v4
TRACE::2022-11-08.19:33:31::SCWSystem::dir created 
TRACE::2022-11-08.19:33:31::SCWSystem::Writing the bif 
TRACE::2022-11-08.19:33:31::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.19:33:31::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.19:33:31::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.19:33:31::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:33:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:33:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:33:31::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:33:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:33:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:33:31::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.19:33:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.19:33:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:31::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:31::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:31::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:31::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:31::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:31::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:31::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:31::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:31::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWWriter::formatted JSON is {
	"platformName":	"int_test_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"int_test_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_plat_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"int_test_plat_v4",
	"systems":	[{
			"systemName":	"int_test_plat_v4",
			"systemDesc":	"int_test_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"int_test_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"8f9831b94d2b3ab8ad865db4785f74f9",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c36a6992166aa8361a8e5ba149d34763",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"b40a022c799819ffd2caa2b4a621a202",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.19:33:31::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw
TRACE::2022-11-08.19:33:31::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.19:33:31::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.19:33:31::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Opened existing hwdb int_design_wrapper_5
TRACE::2022-11-08.19:33:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.19:33:31::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.19:33:31::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.19:33:31::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/int_test_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
