<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › exynos › exynos_dp_reg.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>exynos_dp_reg.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Samsung DP (Display port) register interface driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> * Author: Jingoo Han &lt;jg1.han@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;video/exynos_dp.h&gt;</span>

<span class="cp">#include &quot;exynos_dp_core.h&quot;</span>
<span class="cp">#include &quot;exynos_dp_reg.h&quot;</span>

<span class="cp">#define COMMON_INT_MASK_1 (0)</span>
<span class="cp">#define COMMON_INT_MASK_2 (0)</span>
<span class="cp">#define COMMON_INT_MASK_3 (0)</span>
<span class="cp">#define COMMON_INT_MASK_4 (0)</span>
<span class="cp">#define INT_STA_MASK (0)</span>

<span class="kt">void</span> <span class="nf">exynos_dp_enable_video_mute</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">HDCP_VIDEO_MUTE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HDCP_VIDEO_MUTE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_stop_video</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VIDEO_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_lane_swap</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">LANE3_MAP_LOGIC_LANE_0</span> <span class="o">|</span> <span class="n">LANE2_MAP_LOGIC_LANE_1</span> <span class="o">|</span>
			<span class="n">LANE1_MAP_LOGIC_LANE_2</span> <span class="o">|</span> <span class="n">LANE0_MAP_LOGIC_LANE_3</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">LANE3_MAP_LOGIC_LANE_3</span> <span class="o">|</span> <span class="n">LANE2_MAP_LOGIC_LANE_2</span> <span class="o">|</span>
			<span class="n">LANE1_MAP_LOGIC_LANE_1</span> <span class="o">|</span> <span class="n">LANE0_MAP_LOGIC_LANE_0</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LANE_MAP</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_init_analog_param</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TX_TERMINAL_CTRL_50_OHM</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_ANALOG_CTL_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">SEL_24M</span> <span class="o">|</span> <span class="n">TX_DVDD_BIT_1_0625V</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_ANALOG_CTL_2</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">DRIVE_DVDD_BIT_1_0625V</span> <span class="o">|</span> <span class="n">VCO_BIT_600_MICRO</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_ANALOG_CTL_3</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">PD_RING_OSC</span> <span class="o">|</span> <span class="n">AUX_TERMINAL_CTRL_50_OHM</span> <span class="o">|</span>
		<span class="n">TX_CUR1_2X</span> <span class="o">|</span> <span class="n">TX_CUR_8_MA</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PLL_FILTER_CTL_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">CH3_AMP_400_MV</span> <span class="o">|</span> <span class="n">CH2_AMP_400_MV</span> <span class="o">|</span>
		<span class="n">CH1_AMP_400_MV</span> <span class="o">|</span> <span class="n">CH0_AMP_400_MV</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TX_AMP_TUNING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_init_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Set interrupt pin assertion polarity as high */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">INT_POL</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_CTL</span><span class="p">);</span>

	<span class="cm">/* Clear pending regisers */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x4f</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_3</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xe7</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_4</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x63</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>

	<span class="cm">/* 0:mask,1: unmask */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_3</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_4</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">exynos_dp_stop_video</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_video_mute</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">MASTER_VID_FUNC_EN_N</span> <span class="o">|</span> <span class="n">SLAVE_VID_FUNC_EN_N</span> <span class="o">|</span>
		<span class="n">AUD_FIFO_FUNC_EN_N</span> <span class="o">|</span> <span class="n">AUD_FUNC_EN_N</span> <span class="o">|</span>
		<span class="n">HDCP_FUNC_EN_N</span> <span class="o">|</span> <span class="n">SW_FUNC_EN_N</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">SSC_FUNC_EN_N</span> <span class="o">|</span> <span class="n">AUX_FUNC_EN_N</span> <span class="o">|</span>
		<span class="n">SERDES_FIFO_FUNC_EN_N</span> <span class="o">|</span>
		<span class="n">LS_CLK_DOMAIN_FUNC_EN_N</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>

	<span class="n">exynos_dp_lane_swap</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x40</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PKT_SEND_CTL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_HDCP_CTL</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x5e</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_HPD_DEGLITCH_L</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x1a</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_HPD_DEGLITCH_H</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LINK_DEBUG_CTL</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_TEST</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_FIFO_THRD</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUDIO_MARGIN</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x4</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_M_VID_GEN_FILTER_TH</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x2</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_M_AUD_GEN_FILTER_TH</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mh">0x00000101</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SOC_GENERAL_CTL</span><span class="p">);</span>

	<span class="n">exynos_dp_init_analog_param</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_init_interrupt</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_swreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">RESET_DP_TX</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TX_SW_RESET</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_config_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* 0: mask, 1: unmask */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">COMMON_INT_MASK_1</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">COMMON_INT_MASK_2</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_2</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">COMMON_INT_MASK_3</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_3</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">COMMON_INT_MASK_4</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_MASK_4</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">INT_STA_MASK</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">exynos_dp_get_pll_lock_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_DEBUG_CTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">PLL_LOCK</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PLL_LOCKED</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">PLL_UNLOCKED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_pll_power_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PLL_CTL</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">DP_PLL_PD</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PLL_CTL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PLL_CTL</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DP_PLL_PD</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PLL_CTL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_analog_power_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="k">enum</span> <span class="n">analog_power_block</span> <span class="n">block</span><span class="p">,</span>
				<span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">block</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AUX_BLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">AUX_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AUX_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CH0_BLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">CH0_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CH0_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CH1_BLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">CH1_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CH1_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CH2_BLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">CH2_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CH2_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CH3_BLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">CH3_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CH3_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANALOG_TOTAL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">DP_PHY_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DP_PHY_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">POWER_ALL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">DP_PHY_PD</span> <span class="o">|</span> <span class="n">AUX_PD</span> <span class="o">|</span> <span class="n">CH3_PD</span> <span class="o">|</span> <span class="n">CH2_PD</span> <span class="o">|</span>
				<span class="n">CH1_PD</span> <span class="o">|</span> <span class="n">CH0_PD</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_PD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_init_analog_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout_loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">exynos_dp_set_analog_power_down</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">POWER_ALL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">PLL_LOCK_CHG</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_DEBUG_CTL</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">F_PLL_LOCK</span> <span class="o">|</span> <span class="n">PLL_LOCK_CTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_DEBUG_CTL</span><span class="p">);</span>

	<span class="cm">/* Power up PLL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_get_pll_lock_status</span><span class="p">(</span><span class="n">dp</span><span class="p">)</span> <span class="o">==</span> <span class="n">PLL_UNLOCKED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">exynos_dp_set_pll_power_down</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">exynos_dp_get_pll_lock_status</span><span class="p">(</span><span class="n">dp</span><span class="p">)</span> <span class="o">==</span> <span class="n">PLL_UNLOCKED</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">timeout_loop</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">DP_TIMEOUT_LOOP_COUNT</span> <span class="o">&lt;</span> <span class="n">timeout_loop</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get pll lock status</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">usleep_range</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Enable Serdes FIFO function and Link symbol clock domain module */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SERDES_FIFO_FUNC_EN_N</span> <span class="o">|</span> <span class="n">LS_CLK_DOMAIN_FUNC_EN_N</span>
		<span class="o">|</span> <span class="n">AUX_FUNC_EN_N</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_init_hpd</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">HOTPLUG_CHG</span> <span class="o">|</span> <span class="n">HPD_LOST</span> <span class="o">|</span> <span class="n">PLUG</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_4</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">INT_HPD</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">F_HPD</span> <span class="o">|</span> <span class="n">HPD_CTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_reset_aux</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* Disable AUX channel module */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">AUX_FUNC_EN_N</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_init_aux</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* Clear inerrupts related to AUX channel */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">RPLY_RECEIV</span> <span class="o">|</span> <span class="n">AUX_ERR</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>

	<span class="n">exynos_dp_reset_aux</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="cm">/* Disable AUX transaction H/W retry */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_BIT_PERIOD_EXPECTED_DELAY</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">AUX_HW_RETRY_COUNT_SEL</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">|</span>
		<span class="n">AUX_HW_RETRY_INTERVAL_600_MICROSECONDS</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_HW_RETRY_CTL</span><span class="p">)</span> <span class="p">;</span>

	<span class="cm">/* Receive AUX Channel DEFER commands equal to DEFFER_COUNT*64 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">DEFER_CTRL_EN</span> <span class="o">|</span> <span class="n">DEFER_COUNT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_DEFER_CTL</span><span class="p">);</span>

	<span class="cm">/* Enable AUX channel module */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AUX_FUNC_EN_N</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_get_plug_in_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">HPD_STATUS</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_enable_sw_function</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SW_FUNC_EN_N</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Enable AUX CH operation */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_2</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">AUX_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_2</span><span class="p">);</span>

	<span class="cm">/* Is AUX CH command reply received? */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">RPLY_RECEIV</span><span class="p">))</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>

	<span class="cm">/* Clear interrupt source for AUX CH command reply */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">RPLY_RECEIV</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>

	<span class="cm">/* Clear interrupt source for AUX CH access error */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">AUX_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">AUX_ERR</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_INT_STA</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check AUX CH error access status */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_STA</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">AUX_STATUS_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AUX CH error happens: %d</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">reg</span> <span class="o">&amp;</span> <span class="n">AUX_STATUS_MASK</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear AUX CH data buffer */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">BUF_CLR</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUFFER_DATA_CTL</span><span class="p">);</span>

		<span class="cm">/* Select DPCD device address */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_7_0</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_7_0</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_15_8</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_15_8</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_19_16</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_19_16</span><span class="p">);</span>

		<span class="cm">/* Write data buffer */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Set DisplayPort transaction and write 1 byte</span>
<span class="cm">		 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">		 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_TX_COMM_DP_TRANSACTION</span> <span class="o">|</span> <span class="n">AUX_TX_COMM_WRITE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

		<span class="cm">/* Start AUX transaction */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear AUX CH data buffer */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">BUF_CLR</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUFFER_DATA_CTL</span><span class="p">);</span>

		<span class="cm">/* Select DPCD device address */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_7_0</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_7_0</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_15_8</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_15_8</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_19_16</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_19_16</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Set DisplayPort transaction and read 1 byte</span>
<span class="cm">		 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">		 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_TX_COMM_DP_TRANSACTION</span> <span class="o">|</span> <span class="n">AUX_TX_COMM_READ</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

		<span class="cm">/* Start AUX transaction */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Read data buffer */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span><span class="p">);</span>
	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_write_bytes_to_dpcd</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">[])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_data_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_data_idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Clear AUX CH data buffer */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">BUF_CLR</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUFFER_DATA_CTL</span><span class="p">);</span>

	<span class="n">start_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start_offset</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Buffer size of AUX CH is 16 * 4bytes */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">-</span> <span class="n">start_offset</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
			<span class="n">cur_data_count</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">cur_data_count</span> <span class="o">=</span> <span class="n">count</span> <span class="o">-</span> <span class="n">start_offset</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Select DPCD device address */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_7_0</span><span class="p">(</span><span class="n">reg_addr</span> <span class="o">+</span> <span class="n">start_offset</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_7_0</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_15_8</span><span class="p">(</span><span class="n">reg_addr</span> <span class="o">+</span> <span class="n">start_offset</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_15_8</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_19_16</span><span class="p">(</span><span class="n">reg_addr</span> <span class="o">+</span> <span class="n">start_offset</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_19_16</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">cur_data_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cur_data_idx</span> <span class="o">&lt;</span> <span class="n">cur_data_count</span><span class="p">;</span>
			     <span class="n">cur_data_idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">reg</span> <span class="o">=</span> <span class="n">data</span><span class="p">[</span><span class="n">start_offset</span> <span class="o">+</span> <span class="n">cur_data_idx</span><span class="p">];</span>
				<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span>
							  <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">cur_data_idx</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="cm">/*</span>
<span class="cm">			 * Set DisplayPort transaction and write</span>
<span class="cm">			 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">			 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">			 */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_LENGTH</span><span class="p">(</span><span class="n">cur_data_count</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">AUX_TX_COMM_DP_TRANSACTION</span> <span class="o">|</span> <span class="n">AUX_TX_COMM_WRITE</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

			<span class="cm">/* Start AUX transaction */</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">start_offset</span> <span class="o">+=</span> <span class="n">cur_data_count</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_read_bytes_from_dpcd</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">[])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_data_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_data_idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Clear AUX CH data buffer */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">BUF_CLR</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUFFER_DATA_CTL</span><span class="p">);</span>

	<span class="n">start_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start_offset</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Buffer size of AUX CH is 16 * 4bytes */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">-</span> <span class="n">start_offset</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
			<span class="n">cur_data_count</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">cur_data_count</span> <span class="o">=</span> <span class="n">count</span> <span class="o">-</span> <span class="n">start_offset</span><span class="p">;</span>

		<span class="cm">/* AUX CH Request Transaction process */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Select DPCD device address */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_7_0</span><span class="p">(</span><span class="n">reg_addr</span> <span class="o">+</span> <span class="n">start_offset</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_7_0</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_15_8</span><span class="p">(</span><span class="n">reg_addr</span> <span class="o">+</span> <span class="n">start_offset</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_15_8</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_ADDR_19_16</span><span class="p">(</span><span class="n">reg_addr</span> <span class="o">+</span> <span class="n">start_offset</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_19_16</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * Set DisplayPort transaction and read</span>
<span class="cm">			 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">			 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">			 */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_LENGTH</span><span class="p">(</span><span class="n">cur_data_count</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">AUX_TX_COMM_DP_TRANSACTION</span> <span class="o">|</span> <span class="n">AUX_TX_COMM_READ</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

			<span class="cm">/* Start AUX transaction */</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">cur_data_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cur_data_idx</span> <span class="o">&lt;</span> <span class="n">cur_data_count</span><span class="p">;</span>
		    <span class="n">cur_data_idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span>
						 <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">cur_data_idx</span><span class="p">);</span>
			<span class="n">data</span><span class="p">[</span><span class="n">start_offset</span> <span class="o">+</span> <span class="n">cur_data_idx</span><span class="p">]</span> <span class="o">=</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">reg</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">start_offset</span> <span class="o">+=</span> <span class="n">cur_data_count</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_select_i2c_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/* Set EDID device address */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">device_addr</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_7_0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_15_8</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_ADDR_19_16</span><span class="p">);</span>

	<span class="cm">/* Set offset from base address of EDID device */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set I2C transaction and write address</span>
<span class="cm">	 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">	 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_TX_COMM_I2C_TRANSACTION</span> <span class="o">|</span> <span class="n">AUX_TX_COMM_MOT</span> <span class="o">|</span>
		<span class="n">AUX_TX_COMM_WRITE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

	<span class="cm">/* Start AUX transaction */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_read_byte_from_i2c</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear AUX CH data buffer */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">BUF_CLR</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUFFER_DATA_CTL</span><span class="p">);</span>

		<span class="cm">/* Select EDID device */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_select_i2c_device</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">device_addr</span><span class="p">,</span> <span class="n">reg_addr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Select EDID device fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Set I2C transaction and read data</span>
<span class="cm">		 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">		 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_TX_COMM_I2C_TRANSACTION</span> <span class="o">|</span>
			<span class="n">AUX_TX_COMM_READ</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

		<span class="cm">/* Start AUX transaction */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Read data */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_read_bytes_from_i2c</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_addr</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">edid</span><span class="p">[])</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_data_idx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">defer</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Clear AUX CH data buffer */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">BUF_CLR</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUFFER_DATA_CTL</span><span class="p">);</span>

			<span class="cm">/* Set normal AUX CH command */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_2</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ADDR_ONLY</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_CH_CTL_2</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * If Rx sends defer, Tx sends only reads</span>
<span class="cm">			 * request without sending addres</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">defer</span><span class="p">)</span>
				<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_select_i2c_device</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
						<span class="n">device_addr</span><span class="p">,</span> <span class="n">reg_addr</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">defer</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/*</span>
<span class="cm">				 * Set I2C transaction and write data</span>
<span class="cm">				 * If bit 3 is 1, DisplayPort transaction.</span>
<span class="cm">				 * If Bit 3 is 0, I2C transaction.</span>
<span class="cm">				 */</span>
				<span class="n">reg</span> <span class="o">=</span> <span class="n">AUX_LENGTH</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">AUX_TX_COMM_I2C_TRANSACTION</span> <span class="o">|</span>
					<span class="n">AUX_TX_COMM_READ</span><span class="p">;</span>
				<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span>
					<span class="n">EXYNOS_DP_AUX_CH_CTL_1</span><span class="p">);</span>

				<span class="cm">/* Start AUX transaction */</span>
				<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_start_aux_transaction</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Aux Transaction fail!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="cm">/* Check if Rx sends defer */</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_AUX_RX_COMM</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="n">AUX_RX_COMM_AUX_DEFER</span> <span class="o">||</span>
				<span class="n">reg</span> <span class="o">==</span> <span class="n">AUX_RX_COMM_I2C_DEFER</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Defer: %d</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">defer</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">cur_data_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cur_data_idx</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">cur_data_idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_BUF_DATA_0</span>
						 <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">cur_data_idx</span><span class="p">);</span>
			<span class="n">edid</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="n">cur_data_idx</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">reg</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_link_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bwtype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">bwtype</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">bwtype</span> <span class="o">==</span> <span class="n">LINK_RATE_2_70GBPS</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">bwtype</span> <span class="o">==</span> <span class="n">LINK_RATE_1_62GBPS</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LINK_BW_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_get_link_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">bwtype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LINK_BW_SET</span><span class="p">);</span>
	<span class="o">*</span><span class="n">bwtype</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LANE_COUNT_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_get_lane_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LANE_COUNT_SET</span><span class="p">);</span>
	<span class="o">*</span><span class="n">count</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_enable_enhanced_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">ENHANCED</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ENHANCED</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_training_pattern</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				 <span class="k">enum</span> <span class="n">pattern_set</span> <span class="n">pattern</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pattern</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PRBS7</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">SCRAMBLING_ENABLE</span> <span class="o">|</span> <span class="n">LINK_QUAL_PATTERN_SET_PRBS7</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">D10_2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">SCRAMBLING_ENABLE</span> <span class="o">|</span> <span class="n">LINK_QUAL_PATTERN_SET_D10_2</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TRAINING_PTN1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">SCRAMBLING_DISABLE</span> <span class="o">|</span> <span class="n">SW_TRAINING_PATTERN_SET_PTN1</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TRAINING_PTN2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">SCRAMBLING_DISABLE</span> <span class="o">|</span> <span class="n">SW_TRAINING_PATTERN_SET_PTN2</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DP_NONE</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">SCRAMBLING_ENABLE</span> <span class="o">|</span>
			<span class="n">LINK_QUAL_PATTERN_SET_DISABLE</span> <span class="o">|</span>
			<span class="n">SW_TRAINING_PATTERN_SET_NORMAL</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane0_pre_emphasis</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="n">PRE_EMPHASIS_SET_SHIFT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN0_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane1_pre_emphasis</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="n">PRE_EMPHASIS_SET_SHIFT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN1_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane2_pre_emphasis</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="n">PRE_EMPHASIS_SET_SHIFT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN2_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane3_pre_emphasis</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="n">PRE_EMPHASIS_SET_SHIFT</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN3_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane0_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">training_lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">training_lane</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN0_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane1_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">training_lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">training_lane</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN1_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane2_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">training_lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">training_lane</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN2_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_lane3_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">training_lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">training_lane</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN3_LINK_TRAINING_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">exynos_dp_get_lane0_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN0_LINK_TRAINING_CTL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">exynos_dp_get_lane1_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN1_LINK_TRAINING_CTL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">exynos_dp_get_lane2_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN2_LINK_TRAINING_CTL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">exynos_dp_get_lane3_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_LN3_LINK_TRAINING_CTL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_reset_macro</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_TEST</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">MACRO_RST</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_TEST</span><span class="p">);</span>

	<span class="cm">/* 10 us is the minimum reset time. */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MACRO_RST</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_PHY_TEST</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_init_video</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">VSYNC_DET</span> <span class="o">|</span> <span class="n">VID_FORMAT_CHG</span> <span class="o">|</span> <span class="n">VID_CLK_CHG</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_COMMON_INT_STA_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">CHA_CRI</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">CHA_CTRL</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_2</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">VID_HRES_TH</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">VID_VRES_TH</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_8</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_video_color_format</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">color_depth</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">color_space</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">dynamic_range</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">ycbcr_coeff</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* Configure the input color depth, color space, dynamic range */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">dynamic_range</span> <span class="o">&lt;&lt;</span> <span class="n">IN_D_RANGE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">color_depth</span> <span class="o">&lt;&lt;</span> <span class="n">IN_BPC_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">color_space</span> <span class="o">&lt;&lt;</span> <span class="n">IN_COLOR_F_SHIFT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_2</span><span class="p">);</span>

	<span class="cm">/* Set Input Color YCbCr Coefficients to ITU601 or ITU709 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_3</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IN_YC_COEFFI_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ycbcr_coeff</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">IN_YC_COEFFI_ITU709</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">IN_YC_COEFFI_ITU601</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_3</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_is_slave_video_stream_clock_on</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">DET_STA</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Input stream clock not detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_2</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_2</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;wait SYS_CTL_2.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">CHA_STA</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Input stream clk is changing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_video_cr_mn</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">clock_recovery_m_value_type</span> <span class="n">type</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">m_value</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">n_value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">REGISTER_M</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">FIX_M_VID</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">m_value</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_M_VID_0</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">m_value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_M_VID_1</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">m_value</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_M_VID_2</span><span class="p">);</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">n_value</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_N_VID_0</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">n_value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_N_VID_1</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">n_value</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_N_VID_2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>  <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FIX_M_VID</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_4</span><span class="p">);</span>

		<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_N_VID_0</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x80</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_N_VID_1</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_N_VID_2</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_set_video_timing_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">VIDEO_TIMING_FROM_CAPTURE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FORMAT_SEL</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">FORMAT_SEL</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_enable_video_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SOC_GENERAL_CTL</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VIDEO_MODE_MASK</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">VIDEO_MASTER_MODE_EN</span> <span class="o">|</span> <span class="n">VIDEO_MODE_MASTER_MODE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SOC_GENERAL_CTL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SOC_GENERAL_CTL</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VIDEO_MODE_MASK</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">VIDEO_MODE_SLAVE_MODE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SOC_GENERAL_CTL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_start_video</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">VIDEO_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos_dp_is_video_stream_on</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SYS_CTL_3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">STRM_VALID</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Input video stream is not detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_config_video_slave_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">video_info</span> <span class="o">*</span><span class="n">video_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_1</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MASTER_VID_FUNC_EN_N</span><span class="o">|</span><span class="n">SLAVE_VID_FUNC_EN_N</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">MASTER_VID_FUNC_EN_N</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_FUNC_EN_1</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTERACE_SCAN_CFG</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">interlaced</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VSYNC_POLARITY_CFG</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">v_sync_polarity</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">HSYNC_POLARITY_CFG</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">h_sync_polarity</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_VIDEO_CTL_10</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">AUDIO_MODE_SPDIF_MODE</span> <span class="o">|</span> <span class="n">VIDEO_MODE_SLAVE_MODE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_SOC_GENERAL_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_enable_scrambling</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SCRAMBLING_DISABLE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_dp_disable_scrambling</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">SCRAMBLING_DISABLE</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">EXYNOS_DP_TRAINING_PTN_SET</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
