$date
	Mon Oct 27 13:35:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_wtflags_tb $end
$var wire 1 ! ZF $end
$var wire 1 " SF $end
$var wire 1 # PF $end
$var wire 1 $ OF $end
$var wire 8 % C [7:0] $end
$var reg 8 & A [7:0] $end
$var reg 8 ' B [7:0] $end
$var reg 2 ( opcode [1:0] $end
$scope module dut $end
$var wire 8 ) A [7:0] $end
$var wire 8 * B [7:0] $end
$var wire 2 + opcode [1:0] $end
$var reg 8 , C [7:0] $end
$var reg 1 $ OF $end
$var reg 1 # PF $end
$var reg 1 " SF $end
$var reg 1 ! ZF $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
x$
x#
x"
x!
$end
#5000
1#
1"
0!
0$
b11111111 %
b11111111 ,
b0 (
b0 +
b11110000 '
b11110000 *
b1111 &
b1111 )
#10000
0#
0"
b11111 %
b11111 ,
b1 (
b1 +
#15000
1#
1!
b0 %
b0 ,
b10 (
b10 +
#20000
1"
0!
b11111111 %
b11111111 ,
b11 (
b11 +
#25000
b0 (
b0 +
b10101010 '
b10101010 *
b1010101 &
b1010101 )
#30000
0#
b10101011 %
b10101011 ,
b1 (
b1 +
#35000
1#
0"
1!
b0 %
b0 ,
b10 (
b10 +
#40000
1"
0!
b11111111 %
b11111111 ,
b11 (
b11 +
#45000
