# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/70cf/hdl" --include "../../../../dma_test.srcs/sources_1/bd/top/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../dma_test.srcs/sources_1/ip/ila_1/sim/ila_1.v" \
"../../../../dma_test.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../dma_test.srcs/sources_1/ip/dual_port_ram/sim/dual_port_ram.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_axis_data_fifo_0_0/sim/top_axis_data_fifo_0_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_xlconcat_0_0/sim/top_xlconcat_0_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_xlconcat_0_0/top_xlconcat_0_0_sim_netlist.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_system_ila_0_1/bd_0/sim/bd_c657.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_system_ila_0_1/bd_0/ip/ip_0/sim/bd_c657_ila_lib_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_system_ila_0_1/bd_0/ip/ip_1/bd_c657_g_inst_0_gigantic_mux.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_system_ila_0_1/bd_0/ip/ip_1/sim/bd_c657_g_inst_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_system_ila_0_1/sim/top_system_ila_0_1.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_xbar_0/sim/top_xbar_0.v" \
"../../../../dma_test.ip_user_files/bd/top/sim/top.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_axis_data_fifo_0_1/sim/top_axis_data_fifo_0_1.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_auto_us_0/sim/top_auto_us_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_auto_us_1/sim/top_auto_us_1.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_auto_pc_0/sim/top_auto_pc_0.v" \
"../../../../dma_test.ip_user_files/bd/top/ip/top_auto_pc_1/sim/top_auto_pc_1.v" \
"../../../../dma_test.srcs/sources_1/new/FFT_2D_Top.v" \
"../../../../dma_test.srcs/sources_1/new/FFT_Top_16.v" \
"../../../../dma_test.srcs/sources_1/new/FFT_Top_256.v" \
"../../../../dma_test.srcs/sources_1/bd/top/hdl/top_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
