// Seed: 2542452363
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    output supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8
);
  assign id_5 = 1;
  assign id_5 = -1'b0;
  assign module_1.type_0 = 0;
  wire id_10;
  id_11(
      .id_0(id_0),
      .id_1(id_10),
      .id_2(1'h0),
      .id_3(1),
      .id_4((~id_3)),
      .id_5(id_6),
      .id_6(-1 ? 1 : id_6),
      .id_7(1),
      .id_8(id_4),
      .id_9(-1),
      .id_10(""),
      .id_11(1),
      .id_12(id_12),
      .id_13(id_2 ? id_6 : id_4)
  ); id_13(
      .id_0(id_8 - id_4 << id_8), .id_1(id_0), .id_2(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    input wor id_7,
    input uwire id_8,
    output wire id_9,
    output wand id_10
);
  tri id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_8,
      id_8,
      id_1,
      id_5,
      id_5,
      id_7,
      id_1
  );
endmodule
