

================================================================
== Vitis HLS Report for 'decision_function_5'
================================================================
* Date:           Tue Mar 11 16:22:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1010 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1010, i18 261559" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_141 = icmp_slt  i18 %p_read11, i18 326" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_141' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_142 = icmp_slt  i18 %p_read44, i18 261543" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_142' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_143 = icmp_slt  i18 %p_read44, i18 261987" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_143' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_144 = icmp_slt  i18 %p_read22, i18 62" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_144' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_145 = icmp_slt  i18 %p_read99, i18 261665" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_145' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_146 = icmp_slt  i18 %p_read99, i18 261611" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_146' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_147 = icmp_slt  i18 %p_read66, i18 261847" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_147' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_148 = icmp_slt  i18 %p_read44, i18 96" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_148' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_149 = icmp_slt  i18 %p_read11, i18 755" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_149' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_150 = icmp_slt  i18 %p_read88, i18 260793" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_151 = icmp_slt  i18 %p_read11, i18 261776" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_151' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_152 = icmp_slt  i18 %p_read99, i18 261992" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_152' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_153 = icmp_slt  i18 %p_read44, i18 261556" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_153' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_154 = icmp_slt  i18 %p_read99, i18 142" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_154' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_155 = icmp_slt  i18 %p_read99, i18 157" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_155' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_156 = icmp_slt  i18 %p_read77, i18 1244" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_156' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_157 = icmp_slt  i18 %p_read55, i18 261615" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_157' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_158 = icmp_slt  i18 %p_read99, i18 121" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_158' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_159 = icmp_slt  i18 %p_read66, i18 2620" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_159' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_160 = icmp_slt  i18 %p_read22, i18 261881" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_160' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_161 = icmp_slt  i18 %p_read33, i18 406" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_161' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_162 = icmp_slt  i18 %p_read55, i18 301" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_162' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_163 = icmp_slt  i18 %p_read44, i18 261516" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_163' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_164 = icmp_slt  i18 %p_read22, i18 342" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_164' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_165 = icmp_slt  i18 %p_read22, i18 260116" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_165' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_166 = icmp_slt  i18 %p_read77, i18 261663" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_166' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_167 = icmp_slt  i18 %p_read99, i18 261579" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_167' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_168 = icmp_slt  i18 %p_read44, i18 262038" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_168' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_169 = icmp_slt  i18 %p_read88, i18 261261" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_169' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_141, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_136 = and i1 %icmp_ln86_142, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_29)   --->   "%xor_ln104_69 = xor i1 %icmp_ln86_142, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_29 = and i1 %xor_ln104_69, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_137 = and i1 %icmp_ln86_143, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_137' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_140 = and i1 %icmp_ln86_146, i1 %and_ln104_29" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_33)   --->   "%xor_ln104_73 = xor i1 %icmp_ln86_146, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_33 = and i1 %and_ln104_29, i1 %xor_ln104_73" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_141 = and i1 %icmp_ln86_147, i1 %and_ln102_137" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_34)   --->   "%xor_ln104_80 = xor i1 %icmp_ln86_153, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_34 = and i1 %and_ln102_140, i1 %xor_ln104_80" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_34' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_68 = xor i1 %icmp_ln86_141, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_68" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_30)   --->   "%xor_ln104_70 = xor i1 %icmp_ln86_143, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_30 = and i1 %and_ln102, i1 %xor_ln104_70" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_138 = and i1 %icmp_ln86_144, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_31)   --->   "%xor_ln104_71 = xor i1 %icmp_ln86_144, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_31 = and i1 %and_ln104, i1 %xor_ln104_71" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_138)   --->   "%xor_ln104_74 = xor i1 %icmp_ln86_147, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_142 = and i1 %icmp_ln86_148, i1 %and_ln104_30" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_142' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_147 = and i1 %icmp_ln86_153, i1 %and_ln102_140" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_147' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_136)   --->   "%and_ln102_149 = and i1 %icmp_ln86_155, i1 %and_ln102_141" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_138)   --->   "%and_ln102_164 = and i1 %icmp_ln86_156, i1 %xor_ln104_74" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_138)   --->   "%and_ln102_150 = and i1 %and_ln102_164, i1 %and_ln102_137" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_136)   --->   "%or_ln117 = or i1 %and_ln104_34, i1 %and_ln102_149" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_136)   --->   "%xor_ln117 = xor i1 %and_ln102_140, i1 1" [firmware/BDT.h:117]   --->   Operation 76 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_136)   --->   "%or_ln117_163 = or i1 %icmp_ln86_153, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_136)   --->   "%zext_ln117 = zext i1 %or_ln117_163" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_134 = or i1 %and_ln104_34, i1 %and_ln102_141" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_136)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_138)   --->   "%or_ln117_135 = or i1 %or_ln117_134, i1 %and_ln102_150" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_136 = select i1 %or_ln117_134, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_136' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_138)   --->   "%zext_ln117_16 = zext i2 %select_ln117_136" [firmware/BDT.h:117]   --->   Operation 83 'zext' 'zext_ln117_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_136 = or i1 %and_ln104_34, i1 %and_ln102_137" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_138)   --->   "%select_ln117_137 = select i1 %or_ln117_135, i3 %zext_ln117_16, i3 4" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_138 = select i1 %or_ln117_136, i3 %select_ln117_137, i3 5" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_138' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_138 = or i1 %or_ln117_136, i1 %and_ln102_142" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_140 = or i1 %and_ln104_34, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln117_148 = or i1 %and_ln104_34, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_148' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_142)   --->   "%xor_ln104_75 = xor i1 %icmp_ln86_148, i1 1" [firmware/BDT.h:104]   --->   Operation 90 'xor' 'xor_ln104_75' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%and_ln102_143 = and i1 %icmp_ln86_149, i1 %and_ln102_138" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_143' <Predicate = (or_ln117_148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln102_144 = and i1 %icmp_ln86_150, i1 %and_ln104_31" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_144' <Predicate = (or_ln117_148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_140)   --->   "%and_ln102_151 = and i1 %icmp_ln86_157, i1 %and_ln102_142" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_151' <Predicate = (or_ln117_138 & or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_142)   --->   "%and_ln102_165 = and i1 %icmp_ln86_158, i1 %xor_ln104_75" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_165' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_142)   --->   "%and_ln102_152 = and i1 %and_ln102_165, i1 %and_ln104_30" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_152' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_144)   --->   "%and_ln102_153 = and i1 %icmp_ln86_159, i1 %and_ln102_143" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_153' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_140)   --->   "%or_ln117_137 = or i1 %or_ln117_136, i1 %and_ln102_151" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_137' <Predicate = (or_ln117_138 & or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_140)   --->   "%select_ln117_139 = select i1 %or_ln117_137, i3 %select_ln117_138, i3 6" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_139' <Predicate = (or_ln117_138 & or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_142)   --->   "%or_ln117_139 = or i1 %or_ln117_138, i1 %and_ln102_152" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_139' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_140 = select i1 %or_ln117_138, i3 %select_ln117_139, i3 7" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_140' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_142)   --->   "%zext_ln117_17 = zext i3 %select_ln117_140" [firmware/BDT.h:117]   --->   Operation 101 'zext' 'zext_ln117_17' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_142)   --->   "%select_ln117_141 = select i1 %or_ln117_139, i4 %zext_ln117_17, i4 8" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_141' <Predicate = (or_ln117_140 & or_ln117_148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_144)   --->   "%or_ln117_141 = or i1 %or_ln117_140, i1 %and_ln102_153" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_141' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_142 = select i1 %or_ln117_140, i4 %select_ln117_141, i4 9" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_142' <Predicate = (or_ln117_148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_142 = or i1 %or_ln117_140, i1 %and_ln102_143" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_142' <Predicate = (or_ln117_148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_144)   --->   "%select_ln117_143 = select i1 %or_ln117_141, i4 %select_ln117_142, i4 10" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_143' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_144 = select i1 %or_ln117_142, i4 %select_ln117_143, i4 11" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_144' <Predicate = (or_ln117_148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_144 = or i1 %or_ln117_140, i1 %and_ln102_138" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_144' <Predicate = (or_ln117_148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 109 [1/1] (0.97ns)   --->   "%and_ln102_139 = and i1 %icmp_ln86_145, i1 %and_ln102_136" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_139' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_32)   --->   "%xor_ln104_72 = xor i1 %icmp_ln86_145, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_32 = and i1 %and_ln102_136, i1 %xor_ln104_72" [firmware/BDT.h:104]   --->   Operation 111 'and' 'and_ln104_32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_146)   --->   "%xor_ln104_76 = xor i1 %icmp_ln86_149, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_76' <Predicate = (or_ln117_144 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_150)   --->   "%xor_ln104_77 = xor i1 %icmp_ln86_150, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_77' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln102_145 = and i1 %icmp_ln86_151, i1 %and_ln102_139" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_146)   --->   "%and_ln102_166 = and i1 %icmp_ln86_160, i1 %xor_ln104_76" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_166' <Predicate = (or_ln117_144 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_146)   --->   "%and_ln102_154 = and i1 %and_ln102_166, i1 %and_ln102_138" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_154' <Predicate = (or_ln117_144 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_148)   --->   "%and_ln102_155 = and i1 %icmp_ln86_161, i1 %and_ln102_144" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_155' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_150)   --->   "%and_ln102_167 = and i1 %icmp_ln86_162, i1 %xor_ln104_77" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_167' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_150)   --->   "%and_ln102_156 = and i1 %and_ln102_167, i1 %and_ln104_31" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_156' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_146)   --->   "%or_ln117_143 = or i1 %or_ln117_142, i1 %and_ln102_154" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_143' <Predicate = (or_ln117_144 & or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_146)   --->   "%select_ln117_145 = select i1 %or_ln117_143, i4 %select_ln117_144, i4 12" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_145' <Predicate = (or_ln117_144 & or_ln117_148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_148)   --->   "%or_ln117_145 = or i1 %or_ln117_144, i1 %and_ln102_155" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_145' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_146 = select i1 %or_ln117_144, i4 %select_ln117_145, i4 13" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_146' <Predicate = (or_ln117_148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%or_ln117_146 = or i1 %or_ln117_144, i1 %and_ln102_144" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_146' <Predicate = (or_ln117_148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_148)   --->   "%select_ln117_147 = select i1 %or_ln117_145, i4 %select_ln117_146, i4 14" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_147' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_150)   --->   "%or_ln117_147 = or i1 %or_ln117_146, i1 %and_ln102_156" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_147' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_148 = select i1 %or_ln117_146, i4 %select_ln117_147, i4 15" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_148' <Predicate = (or_ln117_148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_150)   --->   "%zext_ln117_18 = zext i4 %select_ln117_148" [firmware/BDT.h:117]   --->   Operation 128 'zext' 'zext_ln117_18' <Predicate = (or_ln117_148)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_150)   --->   "%select_ln117_149 = select i1 %or_ln117_147, i5 %zext_ln117_18, i5 16" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_149' <Predicate = (or_ln117_148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_150 = select i1 %or_ln117_148, i5 %select_ln117_149, i5 17" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_150' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_150 = or i1 %or_ln117_148, i1 %and_ln102_145" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_150' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_154)   --->   "%xor_ln104_78 = xor i1 %icmp_ln86_151, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.97ns)   --->   "%and_ln102_146 = and i1 %icmp_ln86_152, i1 %and_ln104_32" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_146' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_152)   --->   "%and_ln102_157 = and i1 %icmp_ln86_163, i1 %and_ln102_145" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_157' <Predicate = (or_ln117_150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_154)   --->   "%and_ln102_168 = and i1 %icmp_ln86_164, i1 %xor_ln104_78" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_154)   --->   "%and_ln102_158 = and i1 %and_ln102_168, i1 %and_ln102_139" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_156)   --->   "%and_ln102_159 = and i1 %icmp_ln86_165, i1 %and_ln102_146" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_152)   --->   "%or_ln117_149 = or i1 %or_ln117_148, i1 %and_ln102_157" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_149' <Predicate = (or_ln117_150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_152)   --->   "%select_ln117_151 = select i1 %or_ln117_149, i5 %select_ln117_150, i5 18" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_151' <Predicate = (or_ln117_150)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_154)   --->   "%or_ln117_151 = or i1 %or_ln117_150, i1 %and_ln102_158" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_152 = select i1 %or_ln117_150, i5 %select_ln117_151, i5 19" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_152' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_152 = or i1 %or_ln117_148, i1 %and_ln102_139" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_152' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_154)   --->   "%select_ln117_153 = select i1 %or_ln117_151, i5 %select_ln117_152, i5 20" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_156)   --->   "%or_ln117_153 = or i1 %or_ln117_152, i1 %and_ln102_159" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_154 = select i1 %or_ln117_152, i5 %select_ln117_153, i5 21" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_154' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_154 = or i1 %or_ln117_152, i1 %and_ln102_146" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_154' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_156)   --->   "%select_ln117_155 = select i1 %or_ln117_153, i5 %select_ln117_154, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_156 = select i1 %or_ln117_154, i5 %select_ln117_155, i5 23" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_156' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_156 = or i1 %or_ln117_148, i1 %and_ln102_136" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_156' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_158)   --->   "%xor_ln104_79 = xor i1 %icmp_ln86_152, i1 1" [firmware/BDT.h:104]   --->   Operation 150 'xor' 'xor_ln104_79' <Predicate = (or_ln117_156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.97ns)   --->   "%and_ln102_148 = and i1 %icmp_ln86_154, i1 %and_ln104_33" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_148' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_158)   --->   "%and_ln102_169 = and i1 %icmp_ln86_166, i1 %xor_ln104_79" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_169' <Predicate = (or_ln117_156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_158)   --->   "%and_ln102_160 = and i1 %and_ln102_169, i1 %and_ln104_32" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_160' <Predicate = (or_ln117_156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_160)   --->   "%and_ln102_161 = and i1 %icmp_ln86_167, i1 %and_ln102_147" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_162)   --->   "%and_ln102_162 = and i1 %icmp_ln86_168, i1 %and_ln102_148" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_158)   --->   "%or_ln117_155 = or i1 %or_ln117_154, i1 %and_ln102_160" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_155' <Predicate = (or_ln117_156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_158)   --->   "%select_ln117_157 = select i1 %or_ln117_155, i5 %select_ln117_156, i5 24" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_157' <Predicate = (or_ln117_156)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_160)   --->   "%or_ln117_157 = or i1 %or_ln117_156, i1 %and_ln102_161" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_158 = select i1 %or_ln117_156, i5 %select_ln117_157, i5 25" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_158' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_158 = or i1 %or_ln117_156, i1 %and_ln102_147" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_158' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_160)   --->   "%select_ln117_159 = select i1 %or_ln117_157, i5 %select_ln117_158, i5 26" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_162)   --->   "%or_ln117_159 = or i1 %or_ln117_158, i1 %and_ln102_162" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_160 = select i1 %or_ln117_158, i5 %select_ln117_159, i5 27" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_160' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_160 = or i1 %or_ln117_158, i1 %and_ln102_148" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_162)   --->   "%select_ln117_161 = select i1 %or_ln117_159, i5 %select_ln117_160, i5 28" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_162 = select i1 %or_ln117_160, i5 %select_ln117_161, i5 29" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_162' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_81 = xor i1 %icmp_ln86_154, i1 1" [firmware/BDT.h:104]   --->   Operation 167 'xor' 'xor_ln104_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_170 = and i1 %icmp_ln86_169, i1 %xor_ln104_81" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_163 = and i1 %and_ln102_170, i1 %and_ln104_33" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_161 = or i1 %or_ln117_160, i1 %and_ln102_163" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_163 = select i1 %or_ln117_161, i5 %select_ln117_162, i5 30" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 3528, i5 1, i12 3968, i5 2, i12 119, i5 3, i12 170, i5 4, i12 26, i5 5, i12 397, i5 6, i12 136, i5 7, i12 1455, i5 8, i12 3788, i5 9, i12 45, i5 10, i12 487, i5 11, i12 6, i5 12, i12 4018, i5 13, i12 151, i5 14, i12 3352, i5 15, i12 4028, i5 16, i12 3528, i5 17, i12 19, i5 18, i12 300, i5 19, i12 4073, i5 20, i12 3987, i5 21, i12 568, i5 22, i12 3840, i5 23, i12 3762, i5 24, i12 579, i5 25, i12 3642, i5 26, i12 191, i5 27, i12 46, i5 28, i12 3754, i5 29, i12 4010, i5 30, i12 14, i12 0, i5 %select_ln117_163" [firmware/BDT.h:118]   --->   Operation 172 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 173 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_162 = or i1 %or_ln117_158, i1 %and_ln104_33" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_162, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 175 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read1010', firmware/BDT.h:86) on port 'p_read10' (firmware/BDT.h:86) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [22]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [52]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [53]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_137', firmware/BDT.h:102) [59]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_141', firmware/BDT.h:102) [71]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_134', firmware/BDT.h:117) [114]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_136', firmware/BDT.h:117) [117]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_137', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_138', firmware/BDT.h:117) [122]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_151', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_137', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_139', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_140', firmware/BDT.h:117) [126]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_141', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_142', firmware/BDT.h:117) [131]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_143', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_144', firmware/BDT.h:117) [135]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_76', firmware/BDT.h:104) [76]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_166', firmware/BDT.h:102) [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_154', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_143', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_145', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_146', firmware/BDT.h:117) [139]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_147', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_148', firmware/BDT.h:117) [143]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_149', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_150', firmware/BDT.h:117) [148]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_157', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_149', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_151', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_152', firmware/BDT.h:117) [152]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_153', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_154', firmware/BDT.h:117) [156]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_155', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_156', firmware/BDT.h:117) [160]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_79', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_169', firmware/BDT.h:102) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_160', firmware/BDT.h:102) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_155', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_157', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_158', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_159', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_160', firmware/BDT.h:117) [168]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_161', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_162', firmware/BDT.h:117) [172]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_81', firmware/BDT.h:104) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_170', firmware/BDT.h:102) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_163', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_161', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_163', firmware/BDT.h:117) [174]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [175]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_162', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [176]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
