#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Apr 29 2016 09:00:55

#File Generated:     Oct 16 2017 13:47:19

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\bin/sjplacer.exe --proj-name AYBR3000 --netlist-vh2 AYBR3000_p.vh2 --arch-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb0x0.ark --rrg-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/9/route_arch-rrg.cydata --irq-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/9/irqconn.cydata --drq-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/9/triggerconn.cydata --dsi-conn-file D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/9/dsiconn.cydata --pins-file pins_32-QFN.xml --io-pcf AYBR3000.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Apr 29 2016	08:58:44

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - AYBR3000_p.vh2
Architecture file         - D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb0x0.ark
Package                   - 
Defparam file             - 
SDC file                  - 
Output directory          - .
Timing library            - 
IO Placement file         - AYBR3000.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "AYBR3000_p.vh2"
D2065: Reading arch file : "D:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb0x0.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/0
    UDBS                        :	0/0
    IOs                         :	20/27


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 7
D2088: Phase 7, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	20

Device Utilization Summary
    Macrocells                  :	0/0
    IOs                         :	20/27


Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.0 sec.

