
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.59

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.41 fmax = 414.09

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency y[10]$_SDFFE_PP0P_/CLK ^
  -0.23 target latency y[10]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: y[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ y[9]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.32    0.54 ^ y[9]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net33 (net)
                  0.06    0.00    0.54 ^ _219_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.59 v _219_/Y (sky130_fd_sc_hd__nand2_1)
                                         _050_ (net)
                  0.03    0.00    0.59 v _220_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.65 ^ _220_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _008_ (net)
                  0.06    0.00    0.65 ^ y[9]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.65   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ y[9]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.23   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v input16/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     8    0.03    0.24    0.57    0.77 v input16/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net15 (net)
                  0.24    0.00    0.77 v _121_/B (sky130_fd_sc_hd__nor4_2)
     6    0.03    0.64    0.65    1.41 ^ _121_/Y (sky130_fd_sc_hd__nor4_2)
                                         _060_ (net)
                  0.64    0.00    1.42 ^ _124_/B (sky130_fd_sc_hd__nand4_1)
     3    0.01    0.23    0.29    1.70 v _124_/Y (sky130_fd_sc_hd__nand4_1)
                                         _063_ (net)
                  0.23    0.00    1.70 v _125_/A4 (sky130_fd_sc_hd__o41a_1)
     4    0.01    0.12    0.44    2.14 v _125_/X (sky130_fd_sc_hd__o41a_1)
                                         _064_ (net)
                  0.12    0.00    2.14 v _184_/B (sky130_fd_sc_hd__nand2b_1)
     4    0.01    0.14    0.16    2.31 ^ _184_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _019_ (net)
                  0.14    0.00    2.31 ^ _189_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.09    0.10    2.41 v _189_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _024_ (net)
                  0.09    0.00    2.41 v _190_/B1 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.12    2.53 v _190_/X (sky130_fd_sc_hd__o31a_1)
                                         _004_ (net)
                  0.05    0.00    2.53 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.53   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    5.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.11    5.11   library setup time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 v input16/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     8    0.03    0.24    0.57    0.77 v input16/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net15 (net)
                  0.24    0.00    0.77 v _121_/B (sky130_fd_sc_hd__nor4_2)
     6    0.03    0.64    0.65    1.41 ^ _121_/Y (sky130_fd_sc_hd__nor4_2)
                                         _060_ (net)
                  0.64    0.00    1.42 ^ _124_/B (sky130_fd_sc_hd__nand4_1)
     3    0.01    0.23    0.29    1.70 v _124_/Y (sky130_fd_sc_hd__nand4_1)
                                         _063_ (net)
                  0.23    0.00    1.70 v _125_/A4 (sky130_fd_sc_hd__o41a_1)
     4    0.01    0.12    0.44    2.14 v _125_/X (sky130_fd_sc_hd__o41a_1)
                                         _064_ (net)
                  0.12    0.00    2.14 v _184_/B (sky130_fd_sc_hd__nand2b_1)
     4    0.01    0.14    0.16    2.31 ^ _184_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _019_ (net)
                  0.14    0.00    2.31 ^ _189_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.09    0.10    2.41 v _189_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _024_ (net)
                  0.09    0.00    2.41 v _190_/B1 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.12    2.53 v _190_/X (sky130_fd_sc_hd__o31a_1)
                                         _004_ (net)
                  0.05    0.00    2.53 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.53   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.10 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.01    0.04    0.12    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    5.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.11    5.11   library setup time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.6603438854217529

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4443

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.014905804768204689

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7075

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[5]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.53 v y[5]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.08    0.61 ^ _161_/Y (sky130_fd_sc_hd__nand2_1)
   0.24    0.86 ^ _186_/Y (sky130_fd_sc_hd__nor4b_1)
   0.10    0.96 v _189_/Y (sky130_fd_sc_hd__a22oi_1)
   0.12    1.08 v _190_/X (sky130_fd_sc_hd__o31a_1)
   0.00    1.08 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.08   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.10    5.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    5.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.23 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.23   clock reconvergence pessimism
  -0.11    5.11   library setup time
           5.11   data required time
---------------------------------------------------------
           5.11   data required time
          -1.08   data arrival time
---------------------------------------------------------
           4.04   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[9]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.32    0.54 ^ y[9]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.59 v _219_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.65 ^ _220_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.65 ^ y[9]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.65   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[9]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.03    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2257

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2271

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.5290

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.5851

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
102.218268

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.40e-05   9.59e-07   7.33e-11   7.50e-05  36.0%
Combinational          2.51e-05   2.59e-05   2.66e-10   5.10e-05  24.5%
Clock                  5.54e-05   2.68e-05   2.28e-11   8.22e-05  39.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.54e-04   5.37e-05   3.62e-10   2.08e-04 100.0%
                          74.2%      25.8%       0.0%
