 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : system_top_dft
Version: K-2015.06
Date   : Mon Aug 26 17:40:49 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U2/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[8]/Q (SDFFRQX1M)          0.87       0.87 r
  U2/U163/Y (AOI21X2M)                     0.36       1.23 f
  U2/U161/Y (OAI2B11X2M)                   0.28       1.51 r
  U2/ALU_OUT_reg[8]/D (SDFFRQX1M)          0.00       1.51 r
  data arrival time                                   1.51

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         1.63


  Startpoint: U2/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[1]/Q (SDFFRQX1M)          0.87       0.87 r
  U2/U3/Y (AOI222X2M)                      0.35       1.22 f
  U2/U100/Y (NAND4X2M)                     0.32       1.54 r
  U2/ALU_OUT_reg[1]/D (SDFFRQX1M)          0.00       1.54 r
  data arrival time                                   1.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: U2/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[0]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[0]/Q (SDFFRQX1M)          0.87       0.87 r
  U2/U137/Y (AOI222X2M)                    0.39       1.26 f
  U2/U164/Y (NAND4X2M)                     0.32       1.58 r
  U2/ALU_OUT_reg[0]/D (SDFFRQX1M)          0.00       1.58 r
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[0]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.70


  Startpoint: U2/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[12]/Q (SDFFRQX1M)         0.86       0.86 r
  U2/U199/Y (AOI22X1M)                     0.52       1.38 f
  U2/U198/Y (NAND2X2M)                     0.34       1.72 r
  U2/ALU_OUT_reg[12]/D (SDFFRQX1M)         0.00       1.72 r
  data arrival time                                   1.72

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: U2/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[10]/Q (SDFFRQX1M)         0.86       0.86 r
  U2/U197/Y (AOI22X1M)                     0.52       1.38 f
  U2/U196/Y (NAND2X2M)                     0.34       1.72 r
  U2/ALU_OUT_reg[10]/D (SDFFRQX1M)         0.00       1.72 r
  data arrival time                                   1.72

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: U2/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[9]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U189/Y (AOI22X1M)                     0.52       1.38 f
  U2/U188/Y (NAND2X2M)                     0.34       1.72 r
  U2/ALU_OUT_reg[9]/D (SDFFRQX1M)          0.00       1.72 r
  data arrival time                                   1.72

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: U2/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[15]/Q (SDFFRQX1M)         0.86       0.86 r
  U2/U195/Y (AOI22X1M)                     0.52       1.38 f
  U2/U194/Y (NAND2X2M)                     0.34       1.72 r
  U2/ALU_OUT_reg[15]/D (SDFFRQX1M)         0.00       1.72 r
  data arrival time                                   1.72

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.85


  Startpoint: U2/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[14]/Q (SDFFRQX1M)         0.86       0.86 r
  U2/U201/Y (AOI22X1M)                     0.52       1.38 f
  U2/U200/Y (NAND2X2M)                     0.35       1.73 r
  U2/ALU_OUT_reg[14]/D (SDFFRQX1M)         0.00       1.73 r
  data arrival time                                   1.73

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         1.86


  Startpoint: U2/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[13]/Q (SDFFRQX1M)         0.86       0.86 r
  U2/U193/Y (AOI22X1M)                     0.52       1.38 f
  U2/U192/Y (NAND2X2M)                     0.36       1.75 r
  U2/ALU_OUT_reg[13]/D (SDFFRQX1M)         0.00       1.75 r
  data arrival time                                   1.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.87


  Startpoint: U2/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[11]/Q (SDFFRQX1M)         0.86       0.86 r
  U2/U191/Y (AOI22X1M)                     0.52       1.38 f
  U2/U190/Y (NAND2X2M)                     0.36       1.75 r
  U2/ALU_OUT_reg[11]/D (SDFFRQX1M)         0.00       1.75 r
  data arrival time                                   1.75

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         1.87


  Startpoint: U2/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[15]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U264/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_Valid_reg/SI (SDFFRQX2M)          0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_Valid_reg/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.88


  Startpoint: U2/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[6]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U140/Y (AOI22X1M)                     0.52       1.38 f
  U2/U104/Y (NAND4X2M)                     0.38       1.76 r
  U2/ALU_OUT_reg[6]/D (SDFFRQX1M)          0.00       1.76 r
  data arrival time                                   1.76

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[7]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U253/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[8]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[13]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U260/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[14]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[11]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U259/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[12]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[9]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U258/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[10]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[14]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[14]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U263/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[15]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[15]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[12]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[12]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U262/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[13]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[13]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[10]/CK (SDFFRQX1M)        0.00       0.00 r
  U2/ALU_OUT_reg[10]/Q (SDFFRQX1M)         0.76       0.76 f
  U2/U261/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[11]/SI (SDFFRQX1M)        0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[11]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[4]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U254/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[5]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[5]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U257/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[6]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[3]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U256/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[4]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[6]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[6]/Q (SDFFRQX1M)          0.76       0.76 f
  U2/U255/Y (DLY1X1M)                      0.82       1.58 f
  U2/ALU_OUT_reg[7]/SI (SDFFRQX1M)         0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[5]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U159/Y (AOI22X1M)                     0.52       1.38 f
  U2/U180/Y (NAND4X2M)                     0.38       1.76 r
  U2/ALU_OUT_reg[5]/D (SDFFRQX1M)          0.00       1.76 r
  data arrival time                                   1.76

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[5]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[3]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[3]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U158/Y (AOI22X1M)                     0.52       1.38 f
  U2/U172/Y (NAND4X2M)                     0.38       1.76 r
  U2/ALU_OUT_reg[3]/D (SDFFRQX1M)          0.00       1.76 r
  data arrival time                                   1.76

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[3]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[4]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U139/Y (AOI22X1M)                     0.52       1.38 f
  U2/U176/Y (NAND4X2M)                     0.38       1.76 r
  U2/ALU_OUT_reg[4]/D (SDFFRQX1M)          0.00       1.76 r
  data arrival time                                   1.76

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[4]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[7]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U160/Y (AOI22X1M)                     0.52       1.38 f
  U2/U184/Y (NAND4X2M)                     0.38       1.76 r
  U2/ALU_OUT_reg[7]/D (SDFFRQX1M)          0.00       1.76 r
  data arrival time                                   1.76

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[7]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[8]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[8]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U265/Y (DLY1X1M)                      0.82       1.59 f
  U2/ALU_OUT_reg[9]/SI (SDFFRQX1M)         0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[9]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[1]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U267/Y (DLY1X1M)                      0.82       1.59 f
  U2/ALU_OUT_reg[2]/SI (SDFFRQX1M)         0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[2]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[0]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[0]/Q (SDFFRQX1M)          0.77       0.77 f
  U2/U266/Y (DLY1X1M)                      0.82       1.59 f
  U2/ALU_OUT_reg[1]/SI (SDFFRQX1M)         0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[1]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U2/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[2]/CK (SDFFRQX1M)         0.00       0.00 r
  U2/ALU_OUT_reg[2]/Q (SDFFRQX1M)          0.86       0.86 r
  U2/U138/Y (AOI22X1M)                     0.56       1.42 f
  U2/U168/Y (NAND4X2M)                     0.38       1.80 r
  U2/ALU_OUT_reg[2]/D (SDFFRQX1M)          0.00       1.80 r
  data arrival time                                   1.80

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[2]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.23      -0.13
  data required time                                 -0.13
  -----------------------------------------------------------
  data required time                                 -0.13
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         1.93


  Startpoint: SI[0] (input port clocked by dft_clk)
  Endpoint: U8/U0/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[0] (in)                                              0.17      20.17 r
  U8/test_si2 (FIFO_DATA_WIDTH8_test_1)                   0.00      20.17 r
  U8/U0/test_si2 (FIFO_MEM_DATA_WIDTH8_test_1)            0.00      20.17 r
  U8/U0/mem_reg[1][5]/SI (SDFFRQX1M)                      0.00      20.17 r
  data arrival time                                                 20.17

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U0/mem_reg[1][5]/CK (SDFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -20.17
  --------------------------------------------------------------------------
  slack (MET)                                                       20.29


  Startpoint: SI[2] (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[2] (in)                                              0.17      20.17 r
  U0/test_si (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.17 r
  U0/ALU_OUT_reg_reg[0]/SI (SDFFRQX1M)                    0.00      20.17 r
  data arrival time                                                 20.17

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -20.17
  --------------------------------------------------------------------------
  slack (MET)                                                       20.29


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U5/Q_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  U5/test_se (RST_SYNC_NUM_STAGES2_test_0)                0.00      22.02 f
  U5/U9/Y (DLY1X1M)                                       0.85      22.87 f
  U5/Q_reg[0]/SE (SDFFRQX2M)                              0.00      22.87 f
  data arrival time                                                 22.87

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U5/Q_reg[0]/CK (SDFFRQX2M)                              0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -22.87
  --------------------------------------------------------------------------
  slack (MET)                                                       23.08


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U7/Y (BUFX2M)                                        0.47      23.56 f
  U0/current_state_reg[2]/SE (SDFFSRX2M)                  0.00      23.56 f
  data arrival time                                                 23.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/current_state_reg[2]/CK (SDFFSRX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -23.56
  --------------------------------------------------------------------------
  slack (MET)                                                       23.73


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U6/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U34/Y (DLY1X1M)                                         0.84      22.02 f
  U27/Y (DLY1X1M)                                         0.84      22.86 f
  U6/test_se (RST_SYNC_NUM_STAGES2_test_1)                0.00      22.86 f
  U6/U9/Y (DLY1X1M)                                       0.85      23.71 f
  U6/Q_reg[1]/SE (SDFFRQX1M)                              0.00      23.71 f
  data arrival time                                                 23.71

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6/Q_reg[1]/CK (SDFFRQX1M)                              0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -23.71
  --------------------------------------------------------------------------
  slack (MET)                                                       23.92


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U5/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  U5/test_se (RST_SYNC_NUM_STAGES2_test_0)                0.00      22.02 f
  U5/U9/Y (DLY1X1M)                                       0.85      22.87 f
  U5/U8/Y (DLY1X1M)                                       0.86      23.73 f
  U5/SYNC_RST_reg/SE (SDFFRQX1M)                          0.00      23.73 f
  data arrival time                                                 23.73

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U5/SYNC_RST_reg/CK (SDFFRQX1M)                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -23.73
  --------------------------------------------------------------------------
  slack (MET)                                                       23.94


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U5/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  U5/test_se (RST_SYNC_NUM_STAGES2_test_0)                0.00      22.02 f
  U5/U9/Y (DLY1X1M)                                       0.85      22.87 f
  U5/U8/Y (DLY1X1M)                                       0.86      23.73 f
  U5/Q_reg[1]/SE (SDFFRQX1M)                              0.00      23.73 f
  data arrival time                                                 23.73

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U5/Q_reg[1]/CK (SDFFRQX1M)                              0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -23.73
  --------------------------------------------------------------------------
  slack (MET)                                                       23.94


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U322/Y (DLY1X1M)                                     0.85      23.71 f
  U1/Reg_File_reg[0][4]/SE (SDFFSRX2M)                    0.00      23.71 f
  data arrival time                                                 23.71

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][4]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -23.71
  --------------------------------------------------------------------------
  slack (MET)                                                       23.96


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U8/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U12/Y (BUFX2M)                                  0.47      24.40 f
  U4/dut1/F/test_se (FSM_test_1)                          0.00      24.40 f
  U4/dut1/F/current_state_reg[0]/SE (SDFFRQX4M)           0.00      24.40 f
  data arrival time                                                 24.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/F/current_state_reg[0]/CK (SDFFRQX4M)           0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -24.40
  --------------------------------------------------------------------------
  slack (MET)                                                       24.53


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[8]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U7/Y (BUFX2M)                                        0.47      23.56 f
  U0/U199/Y (DLY1X1M)                                     0.78      24.34 f
  U0/ALU_OUT_reg_reg[8]/SE (SDFFRQX1M)                    0.00      24.34 f
  data arrival time                                                 24.34

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[8]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.34
  --------------------------------------------------------------------------
  slack (MET)                                                       24.56


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U7/Y (BUFX2M)                                        0.47      23.56 f
  U0/U199/Y (DLY1X1M)                                     0.78      24.34 f
  U0/ALU_OUT_reg_reg[6]/SE (SDFFRQX1M)                    0.00      24.34 f
  data arrival time                                                 24.34

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[6]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.34
  --------------------------------------------------------------------------
  slack (MET)                                                       24.56


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U315/Y (DLY1X1M)                                     0.85      24.55 f
  U1/Reg_File_reg[1][6]/SE (SDFFRQX2M)                    0.00      24.55 f
  data arrival time                                                 24.55

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.55
  --------------------------------------------------------------------------
  slack (MET)                                                       24.76


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U45/Y (DLY1X1M)                                      0.84      23.70 f
  du/U54/Y (DLY1X1M)                                      0.85      24.56 f
  du/sync_bus_reg[1]/SE (SDFFRQX4M)                       0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[1]/CK (SDFFRQX4M)                       0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.76


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U311/Y (DLY1X1M)                                     0.85      24.56 f
  U1/Reg_File_reg[1][5]/SE (SDFFRQX2M)                    0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.77


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/Q_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U45/Y (DLY1X1M)                                      0.84      23.70 f
  du/U54/Y (DLY1X1M)                                      0.85      24.56 f
  du/Q_reg[0]/SE (SDFFRQX1M)                              0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/Q_reg[0]/CK (SDFFRQX1M)                              0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.77


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/pulse_ff_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U45/Y (DLY1X1M)                                      0.84      23.70 f
  du/U47/Y (DLY1X1M)                                      0.85      24.56 f
  du/pulse_ff_reg/SE (SDFFRQX1M)                          0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/pulse_ff_reg/CK (SDFFRQX1M)                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.77


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U6/Q_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U34/Y (DLY1X1M)                                         0.84      22.02 f
  U27/Y (DLY1X1M)                                         0.84      22.86 f
  U6/test_se (RST_SYNC_NUM_STAGES2_test_1)                0.00      22.86 f
  U6/U9/Y (DLY1X1M)                                       0.85      23.71 f
  U6/U8/Y (DLY1X1M)                                       0.86      24.57 f
  U6/Q_reg[0]/SE (SDFFRQX1M)                              0.00      24.57 f
  data arrival time                                                 24.57

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6/Q_reg[0]/CK (SDFFRQX1M)                              0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.57
  --------------------------------------------------------------------------
  slack (MET)                                                       24.78


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U6/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U34/Y (DLY1X1M)                                         0.84      22.02 f
  U27/Y (DLY1X1M)                                         0.84      22.86 f
  U6/test_se (RST_SYNC_NUM_STAGES2_test_1)                0.00      22.86 f
  U6/U9/Y (DLY1X1M)                                       0.85      23.71 f
  U6/U8/Y (DLY1X1M)                                       0.86      24.57 f
  U6/SYNC_RST_reg/SE (SDFFRQX1M)                          0.00      24.57 f
  data arrival time                                                 24.57

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6/SYNC_RST_reg/CK (SDFFRQX1M)                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.57
  --------------------------------------------------------------------------
  slack (MET)                                                       24.78


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U316/Y (DLY1X1M)                                     0.85      24.55 f
  U1/Reg_File_reg[0][6]/SE (SDFFSRX1M)                    0.00      24.55 f
  data arrival time                                                 24.55

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][6]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.34      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                -24.55
  --------------------------------------------------------------------------
  slack (MET)                                                       24.80


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U309/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U323/Y (DLY1X1M)                                     0.85      24.55 f
  U1/Reg_File_reg[2][5]/SE (SDFFSRX1M)                    0.00      24.55 f
  data arrival time                                                 24.55

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][5]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.34      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                -24.55
  --------------------------------------------------------------------------
  slack (MET)                                                       24.80


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U45/Y (DLY1X1M)                                      0.84      23.70 f
  du/U47/Y (DLY1X1M)                                      0.85      24.56 f
  du/sync_bus_reg[5]/SE (SDFFSRX1M)                       0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[5]/CK (SDFFSRX1M)                       0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.81


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U309/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U310/Y (DLY1X1M)                                     0.85      24.56 f
  U1/Reg_File_reg[1][4]/SE (SDFFSRX1M)                    0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][4]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.81


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U311/Y (DLY1X1M)                                     0.85      24.56 f
  U1/Reg_File_reg[0][5]/SE (SDFFSRX2M)                    0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][5]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.81


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U309/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U310/Y (DLY1X1M)                                     0.85      24.56 f
  U1/Reg_File_reg[0][2]/SE (SDFFSRX2M)                    0.00      24.56 f
  data arrival time                                                 24.56

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][2]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.56
  --------------------------------------------------------------------------
  slack (MET)                                                       24.81


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/S1/STP_ERR_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U7/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U9/Y (DLY1X1M)                                  0.85      24.78 f
  U4/dut1/S1/test_se (STOP_CHECK_test_1)                  0.00      24.78 f
  U4/dut1/S1/STP_ERR_reg/SE (SDFFRHQX8M)                  0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/S1/STP_ERR_reg/CK (SDFFRHQX8M)                  0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       24.96


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U192/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U212/Y (DLY1X1M)                                     0.85      24.78 f
  U0/current_state_reg[3]/SE (SDFFRQX4M)                  0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/current_state_reg[3]/CK (SDFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       24.99


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/P/PAR_ERR_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U8/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U10/Y (DLY1X1M)                                 0.85      24.78 f
  U4/dut1/P/test_se (PARITY_CHECK_test_1)                 0.00      24.78 f
  U4/dut1/P/PAR_ERR_reg/SE (SDFFRQX4M)                    0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/P/PAR_ERR_reg/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       24.99


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U200/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U207/Y (DLY1X1M)                                     0.85      24.78 f
  U0/current_state_reg[0]/SE (SDFFRQX4M)                  0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       24.99


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/S0/STRT_GLITCH_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U7/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U11/Y (DLY1X1M)                                 0.85      24.78 f
  U4/dut1/S0/test_se (STRT_CHECK_test_1)                  0.00      24.78 f
  U4/dut1/S0/STRT_GLITCH_reg/SE (SDFFRQX1M)               0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/S0/STRT_GLITCH_reg/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       24.99


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U208/Y (DLY1X1M)                                     0.85      24.78 f
  U0/Address_reg_reg[1]/SE (SDFFRQX1M)                    0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       24.99


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U192/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U206/Y (DLY1X1M)                                     0.85      24.78 f
  U0/Address_reg_reg[0]/SE (SDFFRQX1M)                    0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       25.00


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U200/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U207/Y (DLY1X1M)                                     0.85      24.78 f
  U0/ALU_OUT_reg_reg[0]/SE (SDFFRQX1M)                    0.00      24.78 f
  data arrival time                                                 24.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -24.78
  --------------------------------------------------------------------------
  slack (MET)                                                       25.00


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U324/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U317/Y (DLY1X1M)                                     0.85      24.79 f
  U1/Reg_File_reg[0][1]/SE (SDFFSRX1M)                    0.00      24.79 f
  data arrival time                                                 24.79

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][1]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.34      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                -24.79
  --------------------------------------------------------------------------
  slack (MET)                                                       25.03


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U312/Y (DLY1X1M)                                     0.85      24.79 f
  U1/Reg_File_reg[1][1]/SE (SDFFSRX1M)                    0.00      24.79 f
  data arrival time                                                 24.79

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][1]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.79
  --------------------------------------------------------------------------
  slack (MET)                                                       25.04


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U324/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U318/Y (DLY1X1M)                                     0.85      24.79 f
  U1/Reg_File_reg[1][0]/SE (SDFFSRX1M)                    0.00      24.79 f
  data arrival time                                                 24.79

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][0]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.79
  --------------------------------------------------------------------------
  slack (MET)                                                       25.04


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U324/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U318/Y (DLY1X1M)                                     0.85      24.79 f
  U1/Reg_File_reg[2][6]/SE (SDFFSRX1M)                    0.00      24.79 f
  data arrival time                                                 24.79

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][6]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.79
  --------------------------------------------------------------------------
  slack (MET)                                                       25.04


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U312/Y (DLY1X1M)                                     0.85      24.79 f
  U1/Reg_File_reg[0][3]/SE (SDFFSRX2M)                    0.00      24.79 f
  data arrival time                                                 24.79

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][3]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -24.79
  --------------------------------------------------------------------------
  slack (MET)                                                       25.04


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U49/Y (DLY1X1M)                                      0.84      24.55 f
  du/U10/Y (BUFX2M)                                       0.47      25.02 f
  du/Q_reg[1]/SE (SDFFRQX2M)                              0.00      25.02 f
  data arrival time                                                 25.02

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/Q_reg[1]/CK (SDFFRQX2M)                              0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -25.02
  --------------------------------------------------------------------------
  slack (MET)                                                       25.15


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U49/Y (DLY1X1M)                                      0.84      24.55 f
  du/U10/Y (BUFX2M)                                       0.47      25.02 f
  du/sync_bus_reg[6]/SE (SDFFSRX1M)                       0.00      25.02 f
  data arrival time                                                 25.02

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[6]/CK (SDFFSRX1M)                       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -25.02
  --------------------------------------------------------------------------
  slack (MET)                                                       25.18


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U8/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U12/Y (BUFX2M)                                  0.47      24.40 f
  U4/dut1/F/test_se (FSM_test_1)                          0.00      24.40 f
  U4/dut1/F/U63/Y (DLY1X1M)                               0.78      25.18 f
  U4/dut1/F/current_state_reg[1]/SE (SDFFSRX1M)           0.00      25.18 f
  data arrival time                                                 25.18

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/F/current_state_reg[1]/CK (SDFFSRX1M)           0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.18
  --------------------------------------------------------------------------
  slack (MET)                                                       25.43


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U8/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U12/Y (BUFX2M)                                  0.47      24.40 f
  U4/dut1/F/test_se (FSM_test_1)                          0.00      24.40 f
  U4/dut1/F/U63/Y (DLY1X1M)                               0.78      25.18 f
  U4/dut1/F/current_state_reg[2]/SE (SDFFSRX1M)           0.00      25.18 f
  data arrival time                                                 25.18

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/F/current_state_reg[2]/CK (SDFFSRX1M)           0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.18
  --------------------------------------------------------------------------
  slack (MET)                                                       25.43


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U49/Y (DLY1X1M)                                      0.84      24.55 f
  du/U51/Y (DLY1X1M)                                      0.85      25.40 f
  du/sync_bus_reg[0]/SE (SDFFRQX4M)                       0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[0]/CK (SDFFRQX4M)                       0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.61


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U322/Y (DLY1X1M)                                     0.85      23.71 f
  U1/U371/Y (DLY1X1M)                                     0.84      24.56 f
  U1/U368/Y (DLY1X1M)                                     0.85      25.40 f
  U1/Reg_File_reg[6][1]/SE (SDFFRQX1M)                    0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[6][1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U50/Y (DLY1X1M)                                      0.84      24.55 f
  du/U46/Y (DLY1X1M)                                      0.85      25.40 f
  du/enable_pulse_reg/SE (SDFFRQX1M)                      0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/enable_pulse_reg/CK (SDFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U50/Y (DLY1X1M)                                      0.84      24.55 f
  du/U53/Y (DLY1X1M)                                      0.85      25.40 f
  du/sync_bus_reg[7]/SE (SDFFRQX1M)                       0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[7]/CK (SDFFRQX1M)                       0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.62


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U369/Y (DLY1X1M)                                     0.84      24.55 f
  U1/U380/Y (DLY1X1M)                                     0.85      25.39 f
  U1/Reg_File_reg[2][7]/SE (SDFFSQX2M)                    0.00      25.39 f
  data arrival time                                                 25.39

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][7]/CK (SDFFSQX2M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.39
  --------------------------------------------------------------------------
  slack (MET)                                                       25.64


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U50/Y (DLY1X1M)                                      0.84      24.55 f
  du/U53/Y (DLY1X1M)                                      0.85      25.40 f
  du/sync_bus_reg[2]/SE (SDFFSRX1M)                       0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[2]/CK (SDFFSRX1M)                       0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.65


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U50/Y (DLY1X1M)                                      0.84      24.55 f
  du/U46/Y (DLY1X1M)                                      0.85      25.40 f
  du/sync_bus_reg[4]/SE (SDFFSRX2M)                       0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[4]/CK (SDFFSRX2M)                       0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.65


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: du/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U26/Y (DLY1X1M)                                         0.84      22.02 f
  du/test_se (data_synchronizer_data_width8_test_1)       0.00      22.02 f
  du/U48/Y (DLY1X1M)                                      0.84      22.86 f
  du/U44/Y (DLY1X1M)                                      0.84      23.70 f
  du/U49/Y (DLY1X1M)                                      0.84      24.55 f
  du/U51/Y (DLY1X1M)                                      0.85      25.40 f
  du/sync_bus_reg[3]/SE (SDFFSRX2M)                       0.00      25.40 f
  data arrival time                                                 25.40

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/sync_bus_reg[3]/CK (SDFFSRX2M)                       0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.40
  --------------------------------------------------------------------------
  slack (MET)                                                       25.65


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U191/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U215/Y (DLY1X1M)                                     0.85      25.62 f
  U0/current_state_reg[1]/SE (SDFFRQX4M)                  0.00      25.62 f
  data arrival time                                                 25.62

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/current_state_reg[1]/CK (SDFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -25.62
  --------------------------------------------------------------------------
  slack (MET)                                                       25.82


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[13]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U191/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U205/Y (DLY1X1M)                                     0.85      25.62 f
  U0/ALU_OUT_reg_reg[13]/SE (SDFFRQX1M)                   0.00      25.62 f
  data arrival time                                                 25.62

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[13]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -25.62
  --------------------------------------------------------------------------
  slack (MET)                                                       25.83


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U377/Y (DLY1X1M)                                     0.84      24.78 f
  U1/U374/Y (DLY1X1M)                                     0.85      25.63 f
  U1/Reg_File_reg[4][5]/SE (SDFFRQX1M)                    0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[4][5]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.84


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U200/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U189/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U197/Y (DLY1X1M)                                     0.85      25.63 f
  U0/Address_reg_reg[3]/SE (SDFFRQX1M)                    0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.84


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[14]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U200/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U189/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U213/Y (DLY1X1M)                                     0.85      25.63 f
  U0/ALU_OUT_reg_reg[14]/SE (SDFFRQX1M)                   0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[14]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.84


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[11]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U200/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U189/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U213/Y (DLY1X1M)                                     0.85      25.63 f
  U0/ALU_OUT_reg_reg[11]/SE (SDFFRQX1M)                   0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[11]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.84


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U200/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U189/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U197/Y (DLY1X1M)                                     0.85      25.63 f
  U0/ALU_OUT_reg_reg[5]/SE (SDFFRQX1M)                    0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[5]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.84


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U208/Y (DLY1X1M)                                     0.85      24.78 f
  U0/U198/Y (DLY1X1M)                                     0.86      25.63 f
  U0/ALU_OUT_reg_reg[4]/SE (SDFFRQX1M)                    0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[4]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.85


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U208/Y (DLY1X1M)                                     0.85      24.78 f
  U0/U198/Y (DLY1X1M)                                     0.86      25.63 f
  U0/ALU_OUT_reg_reg[2]/SE (SDFFRQX1M)                    0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[2]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.85


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[12]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U192/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U212/Y (DLY1X1M)                                     0.85      24.78 f
  U0/U193/Y (DLY1X1M)                                     0.86      25.64 f
  U0/ALU_OUT_reg_reg[12]/SE (SDFFRQX1M)                   0.00      25.64 f
  data arrival time                                                 25.64

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[12]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.64
  --------------------------------------------------------------------------
  slack (MET)                                                       25.85


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[10]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U192/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U212/Y (DLY1X1M)                                     0.85      24.78 f
  U0/U193/Y (DLY1X1M)                                     0.86      25.64 f
  U0/ALU_OUT_reg_reg[10]/SE (SDFFRQX1M)                   0.00      25.64 f
  data arrival time                                                 25.64

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[10]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.64
  --------------------------------------------------------------------------
  slack (MET)                                                       25.85


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U192/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U206/Y (DLY1X1M)                                     0.85      24.78 f
  U0/U196/Y (DLY1X1M)                                     0.86      25.64 f
  U0/ALU_OUT_reg_reg[7]/SE (SDFFRQX1M)                    0.00      25.64 f
  data arrival time                                                 25.64

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[7]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.64
  --------------------------------------------------------------------------
  slack (MET)                                                       25.85


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U211/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U192/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U206/Y (DLY1X1M)                                     0.85      24.78 f
  U0/U196/Y (DLY1X1M)                                     0.86      25.64 f
  U0/ALU_OUT_reg_reg[1]/SE (SDFFRQX1M)                    0.00      25.64 f
  data arrival time                                                 25.64

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -25.64
  --------------------------------------------------------------------------
  slack (MET)                                                       25.85


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D0/sample1_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U7/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U11/Y (DLY1X1M)                                 0.85      24.78 f
  U4/dut1/D0/test_se (data_sampling_test_1)               0.00      24.78 f
  U4/dut1/D0/U36/Y (DLY1X1M)                              0.85      25.63 f
  U4/dut1/D0/sample1_reg/SE (SDFFSRX2M)                   0.00      25.63 f
  data arrival time                                                 25.63

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample1_reg/CK (SDFFSRX2M)                   0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -25.63
  --------------------------------------------------------------------------
  slack (MET)                                                       25.88


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U369/Y (DLY1X1M)                                     0.84      24.55 f
  U1/U330/Y (DLY1X1M)                                     0.84      25.39 f
  U1/U340/Y (DLY1X1M)                                     0.85      26.23 f
  U1/Reg_File_reg[1][3]/SE (SDFFRQX4M)                    0.00      26.23 f
  data arrival time                                                 26.23

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][3]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -26.23
  --------------------------------------------------------------------------
  slack (MET)                                                       26.44


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U369/Y (DLY1X1M)                                     0.84      24.55 f
  U1/U330/Y (DLY1X1M)                                     0.84      25.39 f
  U1/U370/Y (DLY1X1M)                                     0.85      26.23 f
  U1/Reg_File_reg[6][6]/SE (SDFFRQX1M)                    0.00      26.23 f
  data arrival time                                                 26.23

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[6][6]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.23
  --------------------------------------------------------------------------
  slack (MET)                                                       26.45


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U309/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U323/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U366/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U367/Y (DLY1X1M)                                     0.85      26.24 f
  U1/Reg_File_reg[2][4]/SE (SDFFRQX4M)                    0.00      26.24 f
  data arrival time                                                 26.24

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][4]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -26.24
  --------------------------------------------------------------------------
  slack (MET)                                                       26.45


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U316/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U364/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U365/Y (DLY1X1M)                                     0.85      26.24 f
  U1/Reg_File_reg[3][7]/SE (SDFFRQX4M)                    0.00      26.24 f
  data arrival time                                                 26.24

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][7]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -26.24
  --------------------------------------------------------------------------
  slack (MET)                                                       26.45


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U316/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U364/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U335/Y (DLY1X1M)                                     0.85      26.24 f
  U1/Reg_File_reg[3][3]/SE (SDFFRQX4M)                    0.00      26.24 f
  data arrival time                                                 26.24

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][3]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -26.24
  --------------------------------------------------------------------------
  slack (MET)                                                       26.45


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U315/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U362/Y (DLY1X1M)                                     0.84      25.39 f
  U1/U363/Y (DLY1X1M)                                     0.85      26.24 f
  U1/Reg_File_reg[3][0]/SE (SDFFRQX2M)                    0.00      26.24 f
  data arrival time                                                 26.24

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.24
  --------------------------------------------------------------------------
  slack (MET)                                                       26.45


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U322/Y (DLY1X1M)                                     0.85      23.71 f
  U1/U371/Y (DLY1X1M)                                     0.84      24.56 f
  U1/U331/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U372/Y (DLY1X1M)                                     0.85      26.24 f
  U1/Reg_File_reg[7][3]/SE (SDFFRQX1M)                    0.00      26.24 f
  data arrival time                                                 26.24

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[7][3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.24
  --------------------------------------------------------------------------
  slack (MET)                                                       26.46


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U322/Y (DLY1X1M)                                     0.85      23.71 f
  U1/U371/Y (DLY1X1M)                                     0.84      24.56 f
  U1/U331/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U341/Y (DLY1X1M)                                     0.85      26.24 f
  U1/Reg_File_reg[6][0]/SE (SDFFRQX1M)                    0.00      26.24 f
  data arrival time                                                 26.24

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[6][0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.24
  --------------------------------------------------------------------------
  slack (MET)                                                       26.46


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U322/Y (DLY1X1M)                                     0.85      23.71 f
  U1/U371/Y (DLY1X1M)                                     0.84      24.56 f
  U1/U368/Y (DLY1X1M)                                     0.85      25.40 f
  U1/U352/Y (DLY1X1M)                                     0.86      26.26 f
  U1/Reg_File_reg[6][3]/SE (SDFFRQX1M)                    0.00      26.26 f
  data arrival time                                                 26.26

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[6][3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.26
  --------------------------------------------------------------------------
  slack (MET)                                                       26.47


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U322/Y (DLY1X1M)                                     0.85      23.71 f
  U1/U371/Y (DLY1X1M)                                     0.84      24.56 f
  U1/U368/Y (DLY1X1M)                                     0.85      25.40 f
  U1/U352/Y (DLY1X1M)                                     0.86      26.26 f
  U1/Reg_File_reg[6][2]/SE (SDFFRQX1M)                    0.00      26.26 f
  data arrival time                                                 26.26

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[6][2]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.26
  --------------------------------------------------------------------------
  slack (MET)                                                       26.47


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U369/Y (DLY1X1M)                                     0.84      24.55 f
  U1/U380/Y (DLY1X1M)                                     0.85      25.39 f
  U1/U361/Y (DLY1X1M)                                     0.86      26.25 f
  U1/Reg_File_reg[2][0]/SE (SDFFSQX4M)                    0.00      26.25 f
  data arrival time                                                 26.25

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][0]/CK (SDFFSQX4M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -26.25
  --------------------------------------------------------------------------
  slack (MET)                                                       26.50


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U325/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U369/Y (DLY1X1M)                                     0.84      24.55 f
  U1/U380/Y (DLY1X1M)                                     0.85      25.39 f
  U1/U361/Y (DLY1X1M)                                     0.86      26.25 f
  U1/Reg_File_reg[3][5]/SE (SDFFSQX4M)                    0.00      26.25 f
  data arrival time                                                 26.25

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][5]/CK (SDFFSQX4M)                    0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -26.25
  --------------------------------------------------------------------------
  slack (MET)                                                       26.50


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U8/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U10/Y (DLY1X1M)                                 0.85      24.78 f
  U4/dut1/E/test_se (edge_bit_counter_test_1)             0.00      24.78 f
  U4/dut1/E/U91/Y (DLY1X1M)                               0.84      25.62 f
  U4/dut1/E/U92/Y (DLY1X1M)                               0.85      26.47 f
  U4/dut1/E/BIT_CNT_reg[1]/SE (SDFFRQX4M)                 0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[1]/CK (SDFFRQX4M)                 0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.68


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U377/Y (DLY1X1M)                                     0.84      24.78 f
  U1/U333/Y (DLY1X1M)                                     0.84      25.62 f
  U1/U378/Y (DLY1X1M)                                     0.85      26.47 f
  U1/Reg_File_reg[5][7]/SE (SDFFRQX1M)                    0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[5][7]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.68


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U377/Y (DLY1X1M)                                     0.84      24.78 f
  U1/U333/Y (DLY1X1M)                                     0.84      25.62 f
  U1/U345/Y (DLY1X1M)                                     0.85      26.47 f
  U1/Reg_File_reg[4][4]/SE (SDFFRQX1M)                    0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[4][4]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.68


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U324/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U317/Y (DLY1X1M)                                     0.85      24.79 f
  U1/U375/Y (DLY1X1M)                                     0.84      25.63 f
  U1/U373/Y (DLY1X1M)                                     0.85      26.48 f
  U1/Reg_File_reg[4][0]/SE (SDFFRQX1M)                    0.00      26.48 f
  data arrival time                                                 26.48

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[4][0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -26.48
  --------------------------------------------------------------------------
  slack (MET)                                                       26.69


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[15]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U191/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U215/Y (DLY1X1M)                                     0.85      25.62 f
  U0/U194/Y (DLY1X1M)                                     0.86      26.47 f
  U0/ALU_OUT_reg_reg[15]/SE (SDFFRQX1M)                   0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[15]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.69


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[9]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U191/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U215/Y (DLY1X1M)                                     0.85      25.62 f
  U0/U194/Y (DLY1X1M)                                     0.86      26.47 f
  U0/ALU_OUT_reg_reg[9]/SE (SDFFRQX1M)                    0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[9]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.69


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U191/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U205/Y (DLY1X1M)                                     0.85      25.62 f
  U0/U195/Y (DLY1X1M)                                     0.86      26.47 f
  U0/Address_reg_reg[2]/SE (SDFFRQX1M)                    0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[2]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.69


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U0/test_se (SYS_CTRL_data_width8_addr4_out_width16_test_1)
                                                          0.00      20.36 f
  U0/U187/Y (INVXLM)                                      0.60      20.96 r
  U0/U188/Y (INVXLM)                                      0.48      21.44 f
  U0/U209/Y (DLY1X1M)                                     0.81      22.25 f
  U0/U190/Y (DLY1X1M)                                     0.84      23.09 f
  U0/U210/Y (DLY1X1M)                                     0.84      23.93 f
  U0/U191/Y (DLY1X1M)                                     0.84      24.77 f
  U0/U205/Y (DLY1X1M)                                     0.85      25.62 f
  U0/U195/Y (DLY1X1M)                                     0.86      26.47 f
  U0/ALU_OUT_reg_reg[3]/SE (SDFFRQX1M)                    0.00      26.47 f
  data arrival time                                                 26.47

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.47
  --------------------------------------------------------------------------
  slack (MET)                                                       26.69


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U377/Y (DLY1X1M)                                     0.84      24.78 f
  U1/U374/Y (DLY1X1M)                                     0.85      25.63 f
  U1/U356/Y (DLY1X1M)                                     0.86      26.48 f
  U1/Reg_File_reg[4][7]/SE (SDFFRQX1M)                    0.00      26.48 f
  data arrival time                                                 26.48

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[4][7]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.48
  --------------------------------------------------------------------------
  slack (MET)                                                       26.70


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U313/Y (INVXLM)                                      0.62      21.80 r
  U1/U314/Y (INVXLM)                                      0.48      22.29 f
  U1/U319/Y (DLY1X1M)                                     0.81      23.10 f
  U1/U326/Y (DLY1X1M)                                     0.84      23.94 f
  U1/U377/Y (DLY1X1M)                                     0.84      24.78 f
  U1/U374/Y (DLY1X1M)                                     0.85      25.63 f
  U1/U356/Y (DLY1X1M)                                     0.86      26.48 f
  U1/Reg_File_reg[4][6]/SE (SDFFRQX1M)                    0.00      26.48 f
  data arrival time                                                 26.48

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[4][6]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.48
  --------------------------------------------------------------------------
  slack (MET)                                                       26.70


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D0/sample3_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U7/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U11/Y (DLY1X1M)                                 0.85      24.78 f
  U4/dut1/D0/test_se (data_sampling_test_1)               0.00      24.78 f
  U4/dut1/D0/U36/Y (DLY1X1M)                              0.85      25.63 f
  U4/dut1/D0/U35/Y (DLY1X1M)                              0.86      26.49 f
  U4/dut1/D0/sample3_reg/SE (SDFFRQX1M)                   0.00      26.49 f
  data arrival time                                                 26.49

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample3_reg/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -26.49
  --------------------------------------------------------------------------
  slack (MET)                                                       26.70


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U4/dut1/D0/sample2_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U4/test_se (UART_width8_test_1)                         0.00      20.36 f
  U4/U2/Y (INVXLM)                                        0.60      20.96 r
  U4/U3/Y (INVXLM)                                        0.48      21.44 f
  U4/U4/Y (DLY1X1M)                                       0.81      22.25 f
  U4/dut1/test_se (UART_RX_width8_test_1)                 0.00      22.25 f
  U4/dut1/U6/Y (DLY1X1M)                                  0.84      23.09 f
  U4/dut1/U7/Y (DLY1X1M)                                  0.84      23.93 f
  U4/dut1/U11/Y (DLY1X1M)                                 0.85      24.78 f
  U4/dut1/D0/test_se (data_sampling_test_1)               0.00      24.78 f
  U4/dut1/D0/U36/Y (DLY1X1M)                              0.85      25.63 f
  U4/dut1/D0/U35/Y (DLY1X1M)                              0.86      26.49 f
  U4/dut1/D0/sample2_reg/SE (SDFFSRX2M)                   0.00      26.49 f
  data arrival time                                                 26.49

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample2_reg/CK (SDFFSRX2M)                   0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                -26.49
  --------------------------------------------------------------------------
  slack (MET)                                                       26.74


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U8/U1/W_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U33/Y (DLY1X1M)                                         0.83      21.18 f
  U34/Y (DLY1X1M)                                         0.84      22.02 f
  U35/Y (DLY1X1M)                                         0.84      22.86 f
  U32/Y (DLY1X1M)                                         0.84      23.70 f
  U8/test_se (FIFO_DATA_WIDTH8_test_1)                    0.00      23.70 f
  U8/U10/Y (DLY1X1M)                                      0.84      24.55 f
  U8/U12/Y (DLY1X1M)                                      0.84      25.39 f
  U8/U15/Y (DLY1X1M)                                      0.84      26.23 f
  U8/U1/test_se (FIFO_WR_test_1)                          0.00      26.23 f
  U8/U1/U8/Y (BUFX2M)                                     0.47      26.70 f
  U8/U1/W_PTR_reg[1]/SE (SDFFRQX4M)                       0.00      26.70 f
  data arrival time                                                 26.70

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U1/W_PTR_reg[1]/CK (SDFFRQX4M)                       0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -26.70
  --------------------------------------------------------------------------
  slack (MET)                                                       26.82


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U11/test_se (Clock_Divider_test_1)       0.00      24.55 f
  U11/U92/Y (DLY1X1M)                      0.84      25.39 f
  U11/U93/Y (DLY1X1M)                      0.84      26.23 f
  U11/U96/Y (DLY1X1M)                      0.85      27.07 f
  U11/counter_reg[3]/SE (SDFFRQX2M)        0.00      27.07 f
  data arrival time                                  27.07

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                 -27.07
  -----------------------------------------------------------
  slack (MET)                                        27.28


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U11/test_se (Clock_Divider_test_1)       0.00      24.55 f
  U11/U92/Y (DLY1X1M)                      0.84      25.39 f
  U11/U94/Y (DLY1X1M)                      0.84      26.23 f
  U11/U95/Y (DLY1X1M)                      0.85      27.07 f
  U11/counter_reg[2]/SE (SDFFRQX2M)        0.00      27.07 f
  data arrival time                                  27.07

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                 -27.07
  -----------------------------------------------------------
  slack (MET)                                        27.28


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U315/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U362/Y (DLY1X1M)                                     0.84      25.39 f
  U1/U328/Y (DLY1X1M)                                     0.84      26.23 f
  U1/U349/Y (DLY1X1M)                                     0.85      27.08 f
  U1/Reg_File_reg[0][0]/SE (SDFFRQX2M)                    0.00      27.08 f
  data arrival time                                                 27.08

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -27.08
  --------------------------------------------------------------------------
  slack (MET)                                                       27.29


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U11/test_se (Clock_Divider_test_1)       0.00      24.55 f
  U11/U92/Y (DLY1X1M)                      0.84      25.39 f
  U11/U93/Y (DLY1X1M)                      0.84      26.23 f
  U11/U98/Y (DLY1X1M)                      0.85      27.08 f
  U11/counter_reg[5]/SE (SDFFRQX2M)        0.00      27.08 f
  data arrival time                                  27.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[5]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                 -27.08
  -----------------------------------------------------------
  slack (MET)                                        27.29


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/flag_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U11/test_se (Clock_Divider_test_1)       0.00      24.55 f
  U11/U92/Y (DLY1X1M)                      0.84      25.39 f
  U11/U94/Y (DLY1X1M)                      0.84      26.23 f
  U11/U97/Y (DLY1X1M)                      0.85      27.08 f
  U11/flag_reg/SE (SDFFRQX2M)              0.00      27.08 f
  data arrival time                                  27.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/flag_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                 -27.08
  -----------------------------------------------------------
  slack (MET)                                        27.29


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U11/test_se (Clock_Divider_test_1)       0.00      24.55 f
  U11/U92/Y (DLY1X1M)                      0.84      25.39 f
  U11/U94/Y (DLY1X1M)                      0.84      26.23 f
  U11/U97/Y (DLY1X1M)                      0.85      27.08 f
  U11/counter_reg[4]/SE (SDFFRQX2M)        0.00      27.08 f
  data arrival time                                  27.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[4]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                 -27.08
  -----------------------------------------------------------
  slack (MET)                                        27.29


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U320/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U327/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U315/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U362/Y (DLY1X1M)                                     0.84      25.39 f
  U1/U328/Y (DLY1X1M)                                     0.84      26.23 f
  U1/U379/Y (DLY1X1M)                                     0.85      27.08 f
  U1/RdData_reg[4]/SE (SDFFRQX1M)                         0.00      27.08 f
  data arrival time                                                 27.08

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/RdData_reg[4]/CK (SDFFRQX1M)                         0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -27.08
  --------------------------------------------------------------------------
  slack (MET)                                                       27.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U11/counter_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U11/test_se (Clock_Divider_test_1)       0.00      24.55 f
  U11/U92/Y (DLY1X1M)                      0.84      25.39 f
  U11/U93/Y (DLY1X1M)                      0.84      26.23 f
  U11/U98/Y (DLY1X1M)                      0.85      27.08 f
  U11/counter_reg[0]/SE (SDFFRQX1M)        0.00      27.08 f
  data arrival time                                  27.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[0]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.32      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                 -27.08
  -----------------------------------------------------------
  slack (MET)                                        27.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U309/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U323/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U366/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U329/Y (DLY1X1M)                                     0.84      26.24 f
  U1/U336/Y (DLY1X1M)                                     0.85      27.09 f
  U1/Reg_File_reg[2][3]/SE (SDFFRQX4M)                    0.00      27.09 f
  data arrival time                                                 27.09

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][3]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -27.09
  --------------------------------------------------------------------------
  slack (MET)                                                       27.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.36      20.36 f
  U1/test_se (Register_File_addr4_width8_test_1)          0.00      20.36 f
  U1/U307/Y (DLY1X1M)                                     0.83      21.18 f
  U1/U308/Y (DLY1X1M)                                     0.84      22.02 f
  U1/U321/Y (DLY1X1M)                                     0.84      22.86 f
  U1/U309/Y (DLY1X1M)                                     0.84      23.70 f
  U1/U323/Y (DLY1X1M)                                     0.85      24.55 f
  U1/U366/Y (DLY1X1M)                                     0.84      25.40 f
  U1/U329/Y (DLY1X1M)                                     0.84      26.24 f
  U1/U336/Y (DLY1X1M)                                     0.85      27.09 f
  U1/Reg_File_reg[3][6]/SE (SDFFRQX4M)                    0.00      27.09 f
  data arrival time                                                 27.09

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][6]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -27.09
  --------------------------------------------------------------------------
  slack (MET)                                                       27.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U10/counter_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U10/test_se (Clock_Divider_test_0)       0.00      24.55 f
  U10/U98/Y (DLY1X1M)                      0.84      25.39 f
  U10/U99/Y (DLY1X1M)                      0.84      26.23 f
  U10/U104/Y (DLY1X1M)                     0.85      27.08 f
  U10/counter_reg[5]/SE (SDFFRQX1M)        0.00      27.08 f
  data arrival time                                  27.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[5]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.32      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                 -27.08
  -----------------------------------------------------------
  slack (MET)                                        27.30


  Startpoint: SE (input port clocked by dft_clk)
  Endpoint: U10/counter_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.36      20.36 f
  U33/Y (DLY1X1M)                          0.83      21.18 f
  U34/Y (DLY1X1M)                          0.84      22.02 f
  U35/Y (DLY1X1M)                          0.84      22.86 f
  U32/Y (DLY1X1M)                          0.84      23.70 f
  U25/Y (DLY1X1M)                          0.84      24.55 f
  U10/test_se (Clock_Divider_test_0)       0.00      24.55 f
  U10/U98/Y (DLY1X1M)                      0.84      25.39 f
  U10/U100/Y (DLY1X1M)                     0.84      26.23 f
  U10/U103/Y (DLY1X1M)                     0.85      27.08 f
  U10/counter_reg[0]/SE (SDFFRQX1M)        0.00      27.08 f
  data arrival time                                  27.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[0]/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                       -0.32      -0.22
  data required time                                 -0.22
  -----------------------------------------------------------
  data required time                                 -0.22
  data arrival time                                 -27.08
  -----------------------------------------------------------
  slack (MET)                                        27.30


  Startpoint: U4/dut1/S1/STP_ERR_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: SO[1] (output port clocked by dft_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/S1/STP_ERR_reg/CK (SDFFRHQX8M)                  0.00       0.00 r
  U4/dut1/S1/STP_ERR_reg/Q (SDFFRHQX8M)                   0.58       0.58 f
  U4/dut1/S1/STP_ERR (STOP_CHECK_test_1)                  0.00       0.58 f
  U4/dut1/STP_ERR (UART_RX_width8_test_1)                 0.00       0.58 f
  U4/STP_ERR (UART_width8_test_1)                         0.00       0.58 f
  SO[1] (out)                                             0.00       0.58 f
  data arrival time                                                  0.58

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                       20.48


  Startpoint: du/sync_bus_reg[7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: SO[0] (output port clocked by dft_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  du/sync_bus_reg[7]/CK (SDFFRQX1M)                       0.00       0.00 r
  du/sync_bus_reg[7]/Q (SDFFRQX1M)                        0.76       0.76 f
  du/U3/Y (CLKBUFX2M)                                     0.58       1.34 f
  du/sync_bus[7] (data_synchronizer_data_width8_test_1)
                                                          0.00       1.34 f
  U29/Y (BUFX2M)                                          0.64       1.98 f
  SO[0] (out)                                             0.00       1.98 f
  data arrival time                                                  1.98

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                       21.88


  Startpoint: U4/dut0/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/TX_OUT_reg/CK (SDFFRX1M)                        0.00       0.00 r
  U4/dut0/TX_OUT_reg/Q (SDFFRX1M)                         0.60       0.60 f
  U4/dut0/U3/Y (INVXLM)                                   0.53       1.14 r
  U4/dut0/U4/Y (INVX2M)                                   0.67       1.80 f
  U4/dut0/TX_OUT (UART_TX_width8_test_1)                  0.00       1.80 f
  U4/TX_OUT (UART_width8_test_1)                          0.00       1.80 f
  TX_OUT (out)                                            0.00       1.80 f
  data arrival time                                                  1.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                       55.96


  Startpoint: U4/dut0/P/PAR_BIT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)                     0.00       0.00 r
  U4/dut0/P/PAR_BIT_reg/QN (SDFFRX1M)                     0.51       0.51 r
  U4/dut0/P/test_so (parity_calc_data_width8_test_1)      0.00       0.51 r
  U4/dut0/S/test_si (serializer_data_width8_test_1)       0.00       0.51 r
  U4/dut0/S/counter_reg[0]/SI (SDFFRX2M)                  0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U4/dut0/S/mem_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[4]/QN (SDFFRX1M)       0.51       0.51 r
  U4/dut0/S/mem_reg[5]/SI (SDFFRX1M)       0.00       0.51 r
  data arrival time                                   0.51

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: U4/dut0/S/mem_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[0]/QN (SDFFRX1M)       0.51       0.51 r
  U4/dut0/S/mem_reg[1]/SI (SDFFRX1M)       0.00       0.51 r
  data arrival time                                   0.51

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: U4/dut0/S/ser_data_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00       0.00 r
  U4/dut0/S/ser_data_reg/QN (SDFFRX1M)                    0.51       0.51 r
  U4/dut0/S/test_so (serializer_data_width8_test_1)       0.00       0.51 r
  U4/dut0/TX_OUT_reg/SI (SDFFRX1M)                        0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/TX_OUT_reg/CK (SDFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U4/dut0/F/busy_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/busy_reg/CK (SDFFRX1M)                        0.00       0.00 r
  U4/dut0/F/busy_reg/QN (SDFFRX1M)                        0.51       0.51 r
  U4/dut0/F/current_state_reg[0]/SI (SDFFSRX2M)           0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U4/dut0/S/mem_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/ser_data_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)                      0.00       0.00 r
  U4/dut0/S/mem_reg[7]/Q (SDFFRX1M)                       0.64       0.64 r
  U4/dut0/S/ser_data_reg/SI (SDFFRX1M)                    0.00       0.64 r
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U4/dut0/S/mem_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[3]/Q (SDFFRX1M)        0.64       0.64 r
  U4/dut0/S/mem_reg[4]/SI (SDFFRX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: U4/dut0/S/mem_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[5]/Q (SDFFRX1M)        0.64       0.64 r
  U4/dut0/S/mem_reg[6]/SI (SDFFRX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: U4/dut0/S/mem_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[1]/Q (SDFFRX1M)        0.64       0.64 r
  U4/dut0/S/mem_reg[2]/SI (SDFFRX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: U4/dut0/S/mem_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[6]/Q (SDFFRX1M)        0.64       0.64 r
  U4/dut0/S/mem_reg[7]/SI (SDFFRX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: U4/dut0/S/mem_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[2]/Q (SDFFRX1M)        0.64       0.64 r
  U4/dut0/S/mem_reg[3]/SI (SDFFRX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: U4/dut0/S/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut0/S/counter_reg[2]/QN (SDFFSRX2M)                 0.88       0.88 r
  U4/dut0/S/counter_reg[3]/SI (SDFFSQX1M)                 0.00       0.88 r
  data arrival time                                                  0.88

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[3]/CK (SDFFSQX1M)                 0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U4/dut0/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00       0.00 r
  U4/dut0/F/current_state_reg[0]/Q (SDFFSRX2M)            0.93       0.93 f
  U4/dut0/F/current_state_reg[1]/SI (SDFFRX1M)            0.00       0.93 f
  data arrival time                                                  0.93

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U4/dut0/S/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut0/S/counter_reg[2]/QN (SDFFSRX2M)                 0.88       0.88 r
  U4/dut0/S/U54/Y (OAI32X2M)                              0.33       1.21 f
  U4/dut0/S/counter_reg[2]/D (SDFFSRX2M)                  0.00       1.21 f
  data arrival time                                                  1.21

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/Q (SDFFRX1M)             0.92       0.92 r
  U4/dut0/F/U26/Y (OAI32X2M)                              0.35       1.27 f
  U4/dut0/F/current_state_reg[0]/D (SDFFSRX2M)            0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U4/dut0/S/mem_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[5]/QN (SDFFRX1M)       0.60       0.60 f
  U4/dut0/S/U66/Y (OAI2BB2X1M)             0.72       1.32 r
  U4/dut0/S/mem_reg[5]/D (SDFFRX1M)        0.00       1.32 r
  data arrival time                                   1.32

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[5]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: U4/dut0/S/mem_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[1]/QN (SDFFRX1M)       0.60       0.60 f
  U4/dut0/S/U63/Y (OAI2BB2X1M)             0.72       1.32 r
  U4/dut0/S/mem_reg[1]/D (SDFFRX1M)        0.00       1.32 r
  data arrival time                                   1.32

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[1]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: U4/dut0/S/mem_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[6]/QN (SDFFRX1M)       0.60       0.60 f
  U4/dut0/S/U67/Y (OAI2BB2X1M)             0.72       1.32 r
  U4/dut0/S/mem_reg[6]/D (SDFFRX1M)        0.00       1.32 r
  data arrival time                                   1.32

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[6]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: U4/dut0/S/mem_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[2]/QN (SDFFRX1M)       0.60       0.60 f
  U4/dut0/S/U64/Y (OAI2BB2X1M)             0.72       1.32 r
  U4/dut0/S/mem_reg[2]/D (SDFFRX1M)        0.00       1.32 r
  data arrival time                                   1.32

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[2]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: U4/dut0/S/mem_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[3]/QN (SDFFRX1M)       0.60       0.60 f
  U4/dut0/S/U65/Y (OAI2BB2X1M)             0.73       1.33 r
  U4/dut0/S/mem_reg[3]/D (SDFFRX1M)        0.00       1.33 r
  data arrival time                                   1.33

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[3]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: U4/dut0/S/mem_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[7]/QN (SDFFRX1M)       0.60       0.60 f
  U4/dut0/S/U68/Y (OAI2BB2X1M)             0.73       1.33 r
  U4/dut0/S/mem_reg[7]/D (SDFFRX1M)        0.00       1.33 r
  data arrival time                                   1.33

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[7]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: U4/dut0/S/mem_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[4]/Q (SDFFRX1M)        0.89       0.89 r
  U4/dut0/S/U70/Y (AO22X1M)                0.45       1.34 r
  U4/dut0/S/mem_reg[4]/D (SDFFRX1M)        0.00       1.34 r
  data arrival time                                   1.34

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[4]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.48


  Startpoint: U4/dut0/S/mem_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)       0.00       0.00 r
  U4/dut0/S/mem_reg[0]/Q (SDFFRX1M)        0.89       0.89 r
  U4/dut0/S/U69/Y (AO22X1M)                0.45       1.34 r
  U4/dut0/S/mem_reg[0]/D (SDFFRX1M)        0.00       1.34 r
  data arrival time                                   1.34

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.48


  Startpoint: U4/dut0/S/ser_data_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/ser_data_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00       0.00 r
  U4/dut0/S/ser_data_reg/Q (SDFFRX1M)                     0.90       0.90 r
  U4/dut0/S/U59/Y (OAI2BB2X1M)                            0.45       1.35 r
  U4/dut0/S/ser_data_reg/D (SDFFRX1M)                     0.00       1.35 r
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: U4/dut0/P/PAR_BIT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/P/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)      0.00       0.00 r
  U4/dut0/P/PAR_BIT_reg/Q (SDFFRX1M)       0.90       0.90 r
  U4/dut0/P/U9/Y (OAI2BB2X1M)              0.45       1.35 r
  U4/dut0/P/PAR_BIT_reg/D (SDFFRX1M)       0.00       1.35 r
  data arrival time                                   1.35

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)      0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         1.49


  Startpoint: U4/dut0/S/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[0]/QN (SDFFRX2M)                  0.63       0.63 f
  U4/dut0/S/U58/Y (OAI22X1M)                              0.76       1.40 r
  U4/dut0/S/counter_reg[0]/D (SDFFRX2M)                   0.00       1.40 r
  data arrival time                                                  1.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U4/dut0/S/ser_data_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/ser_data_reg/CK (SDFFRX1M)                    0.00       0.00 r
  U4/dut0/S/ser_data_reg/Q (SDFFRX1M)                     0.77       0.77 f
  U4/dut0/S/ser_data (serializer_data_width8_test_1)      0.00       0.77 f
  U4/dut0/U11/Y (NAND3X2M)                                0.40       1.17 r
  U4/dut0/U9/Y (OAI21X2M)                                 0.23       1.40 f
  U4/dut0/TX_OUT_reg/D (SDFFRX1M)                         0.00       1.40 f
  data arrival time                                                  1.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/TX_OUT_reg/CK (SDFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/QN (SDFFRX1M)            0.60       0.60 f
  U4/dut0/F/U25/Y (NAND3X2M)                              0.58       1.18 r
  U4/dut0/F/U22/Y (OAI21X2M)                              0.29       1.47 f
  U4/dut0/F/current_state_reg[1]/D (SDFFRX1M)             0.00       1.47 f
  data arrival time                                                  1.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: U4/dut0/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/busy_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00       0.00 r
  U4/dut0/F/current_state_reg[0]/QN (SDFFSRX2M)           0.92       0.92 f
  U4/dut0/F/U31/Y (OAI211X2M)                             0.64       1.56 r
  U4/dut0/F/busy_reg/D (SDFFRX1M)                         0.00       1.56 r
  data arrival time                                                  1.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/busy_reg/CK (SDFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: U4/dut0/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[1]/QN (SDFFRX1M)            0.60       0.60 f
  U4/dut0/F/U37/Y (DLY1X1M)                               0.83       1.43 f
  U4/dut0/F/current_state_reg[2]/SI (SDFFRX1M)            0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U4/dut0/S/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[0]/Q (SDFFRX2M)                   0.54       0.54 r
  U4/dut0/S/U5/Y (INVXLM)                                 0.42       0.96 f
  U4/dut0/S/U6/Y (INVX4M)                                 0.77       1.73 r
  U4/dut0/S/counter_reg[1]/SI (SDFFRX1M)                  0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U4/dut0/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[0]/CK (SDFFSRX2M)           0.00       0.00 r
  U4/dut0/F/current_state_reg[0]/Q (SDFFSRX2M)            0.93       0.93 f
  U4/dut0/F/U30/Y (AOI2B1X1M)                             0.60       1.53 r
  U4/dut0/F/U29/Y (NOR2X2M)                               0.27       1.79 f
  U4/dut0/F/current_state_reg[2]/D (SDFFRX1M)             0.00       1.79 f
  data arrival time                                                  1.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U4/dut0/S/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[0]/QN (SDFFRX2M)                  0.63       0.63 f
  U4/dut0/S/U51/Y (NAND2X4M)                              0.69       1.32 r
  U4/dut0/S/U52/Y (OAI22X1M)                              0.44       1.77 f
  U4/dut0/S/counter_reg[1]/D (SDFFRX1M)                   0.00       1.77 f
  data arrival time                                                  1.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U4/dut0/S/counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[3]/CK (SDFFSQX1M)                 0.00       0.00 r
  U4/dut0/S/counter_reg[3]/Q (SDFFSQX1M)                  0.84       0.84 f
  U4/dut0/S/U88/Y (DLY1X1M)                               0.84       1.68 f
  U4/dut0/S/mem_reg[0]/SI (SDFFRX1M)                      0.00       1.68 f
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[0]/CK (SDFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/P/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (SDFFRX1M)             0.60       0.60 f
  U4/dut0/F/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/F/U4/Y (INVX2M)                                 0.59       1.72 f
  U4/dut0/F/test_so (fsm_test_1)                          0.00       1.72 f
  U4/dut0/P/test_si (parity_calc_data_width8_test_1)      0.00       1.72 f
  U4/dut0/P/PAR_BIT_reg/SI (SDFFRX1M)                     0.00       1.72 f
  data arrival time                                                  1.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/P/PAR_BIT_reg/CK (SDFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: U4/dut0/S/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[1]/CK (SDFFRX1M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[1]/Q (SDFFRX1M)                   0.60       0.60 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.53       1.14 r
  U4/dut0/S/U4/Y (INVX2M)                                 0.59       1.73 f
  U4/dut0/S/counter_reg[2]/SI (SDFFSRX2M)                 0.00       1.73 f
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: U4/dut0/S/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[2]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut0/S/counter_reg[2]/Q (SDFFSRX2M)                  0.96       0.96 f
  U4/dut0/S/U57/Y (NOR2X2M)                               0.56       1.53 r
  U4/dut0/S/U56/Y (OAI2B2X1M)                             0.40       1.93 f
  U4/dut0/S/counter_reg[3]/D (SDFFSQX1M)                  0.00       1.93 f
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[3]/CK (SDFFSQX1M)                 0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: U4/dut0/F/busy_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U7/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U4/dut0/F/busy_reg/CK (SDFFRX1M)                        0.00    8680.56 r
  U4/dut0/F/busy_reg/Q (SDFFRX1M)                         0.60    8681.16 f
  U4/dut0/F/busy (fsm_test_1)                             0.00    8681.16 f
  U4/dut0/busy (UART_TX_width8_test_1)                    0.00    8681.16 f
  U4/busy (UART_width8_test_1)                            0.00    8681.16 f
  U7/LVL_SIG (Pulse_Gen_test_1)                           0.00    8681.16 f
  U7/Q_reg[0]/D (SDFFRQX1M)                               0.00    8681.16 f
  data arrival time                                               8681.16

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  U7/Q_reg[0]/CK (SDFFRQX1M)                              0.00    8680.66 r
  library hold time                                      -0.26    8680.39
  data required time                                              8680.39
  --------------------------------------------------------------------------
  data required time                                              8680.39
  data arrival time                                              -8681.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U8/D1/Q_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[3]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[3]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[3]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: U8/D1/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[2]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[2]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[2]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: U8/D1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[1]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[1]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: U8/D1/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[0]/Q (SDFFRQX2M)             0.63       0.63 f
  U8/D1/OUT_reg[0]/D (SDFFRQX1M)           0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[0]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: U8/D1/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[2]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[2]/Q (SDFFRQX2M)             0.68       0.68 r
  U8/D1/Q_reg[3]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                   0.68

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/Q_reg[3]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: U8/D1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[1]/Q (SDFFRQX2M)             0.68       0.68 r
  U8/D1/Q_reg[2]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                   0.68

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/Q_reg[2]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: U8/D1/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  U8/D1/Q_reg[0]/Q (SDFFRQX2M)             0.68       0.68 r
  U8/D1/Q_reg[1]/SI (SDFFRQX2M)            0.00       0.68 r
  data arrival time                                   0.68

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/Q_reg[1]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: U8/D1/OUT_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[3]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/Q_reg[0]/SI (SDFFRQX2M)            0.00       0.86 r
  data arrival time                                   0.86

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/Q_reg[0]/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                       -0.26      -0.16
  data required time                                 -0.16
  -----------------------------------------------------------
  data required time                                 -0.16
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (SDFFRQX2M)                        0.82       0.82 f
  U8/U2/r_gray_out_reg[3]/D (SDFFRQX1M)                   0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[3]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U8/D1/OUT_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[2]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT_reg[3]/SI (SDFFRQX1M)          0.00       0.86 r
  data arrival time                                   0.86

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: U8/D1/OUT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[1]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT_reg[2]/SI (SDFFRQX1M)          0.00       0.86 r
  data arrival time                                   0.86

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: U8/D1/OUT_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/OUT_reg[0]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D1/OUT_reg[0]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D1/OUT_reg[1]/SI (SDFFRQX1M)          0.00       0.86 r
  data arrival time                                   0.86

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (SDFFRQX4M)         0.89       0.89 r
  U8/U2/R_PTR_reg[2]/SI (SDFFSRX1M)        0.00       0.89 r
  data arrival time                                   0.89

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00       0.10 r
  library hold time                       -0.30      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (SDFFRQX4M)                        0.79       0.79 f
  U8/U2/U44/Y (XNOR2X2M)                                  0.35       1.14 f
  U8/U2/r_gray_out_reg[0]/D (SDFFRQX1M)                   0.00       1.14 f
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[0]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (SDFFRQX4M)         0.79       0.79 f
  U8/U2/U31/Y (CLKXOR2X2M)                 0.45       1.23 r
  U8/U2/R_PTR_reg[1]/D (SDFFRQX4M)         0.00       1.23 r
  data arrival time                                   1.23

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (SDFFRQX4M)                        0.79       0.79 f
  U8/U2/U32/Y (XNOR2X2M)                                  0.40       1.19 f
  U8/U2/r_gray_out_reg[1]/D (SDFFRQX1M)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)        0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (SDFFSRX1M)         0.88       0.88 f
  U8/U2/U34/Y (XNOR2X2M)                   0.38       1.26 f
  U8/U2/R_PTR_reg[0]/D (SDFFSRX1M)         0.00       1.26 f
  data arrival time                                   1.26

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)        0.00       0.10 r
  library hold time                       -0.30      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (SDFFRQX2M)                        0.82       0.82 f
  U8/U2/U35/Y (OAI21X2M)                                  0.60       1.41 r
  U8/U2/r_gray_out_reg[2]/D (SDFFRQX1M)                   0.00       1.41 r
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)                       0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (SDFFRQX2M)                        0.82       0.82 f
  U8/U2/U42/Y (INVX2M)                                    0.70       1.51 r
  U8/U2/r_gray_out_reg[0]/SI (SDFFRQX1M)                  0.00       1.51 r
  data arrival time                                                  1.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[0]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (SDFFSRX1M)        0.69       0.69 r
  U8/U2/U12/Y (INVX6M)                     0.50       1.19 f
  U8/U2/U33/Y (XNOR2X2M)                   0.37       1.56 f
  U8/U2/R_PTR_reg[2]/D (SDFFSRX1M)         0.00       1.56 f
  data arrival time                                   1.56

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00       0.10 r
  library hold time                       -0.30      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         1.76


  Startpoint: U7/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U7/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U7/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U7/Q_reg[0]/Q (SDFFRQX1M)                0.76       0.76 f
  U7/U8/Y (DLY1X1M)                        0.82       1.58 f
  U7/Q_reg[1]/D (SDFFRQX1M)                0.00       1.58 f
  data arrival time                                   1.58

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U7/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                       -0.33      -0.23
  data required time                                 -0.23
  -----------------------------------------------------------
  data required time                                 -0.23
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.81


  Startpoint: U7/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U7/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U7/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U7/Q_reg[0]/Q (SDFFRQX1M)                0.76       0.76 f
  U7/U8/Y (DLY1X1M)                        0.82       1.58 f
  U7/Q_reg[1]/SI (SDFFRQX1M)               0.00       1.58 f
  data arrival time                                   1.58

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U7/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                       -0.40      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.88


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (SDFFSRX1M)        0.00       0.00 r
  U8/U2/R_PTR_reg[0]/QN (SDFFSRX1M)        0.62       0.62 r
  U8/U2/U3/Y (INVXLM)                      0.43       1.05 f
  U8/U2/U4/Y (INVX2M)                      0.67       1.72 r
  U8/U2/R_PTR_reg[1]/SI (SDFFRQX4M)        0.00       1.72 r
  data arrival time                                   1.72

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[1]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.26      -0.16
  data required time                                 -0.16
  -----------------------------------------------------------
  data required time                                 -0.16
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.88


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (SDFFRQX2M)         0.82       0.82 f
  U8/U2/U37/Y (NAND2X2M)                   0.56       1.38 r
  U8/U2/U40/Y (OAI211X2M)                  0.34       1.72 f
  U8/U2/R_PTR_reg[3]/D (SDFFRQX2M)         0.00       1.72 f
  data arrival time                                   1.72

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         1.89


  Startpoint: U8/U2/r_gray_out_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00       0.00 r
  U8/U2/r_gray_out_reg[2]/Q (SDFFRQX1M)                   0.77       0.77 f
  U8/U2/U53/Y (DLY1X1M)                                   0.82       1.59 f
  U8/U2/r_gray_out_reg[3]/SI (SDFFRQX1M)                  0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[3]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U8/U2/r_gray_out_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[0]/CK (SDFFRQX1M)                  0.00       0.00 r
  U8/U2/r_gray_out_reg[0]/Q (SDFFRQX1M)                   0.77       0.77 f
  U8/U2/U55/Y (DLY1X1M)                                   0.82       1.59 f
  U8/U2/r_gray_out_reg[1]/SI (SDFFRQX1M)                  0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U8/U2/r_gray_out_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/r_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00       0.00 r
  U8/U2/r_gray_out_reg[1]/Q (SDFFRQX1M)                   0.77       0.77 f
  U8/U2/U54/Y (DLY1X1M)                                   0.82       1.59 f
  U8/U2/r_gray_out_reg[2]/SI (SDFFRQX1M)                  0.00       1.59 f
  data arrival time                                                  1.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (SDFFSRX1M)        0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (SDFFSRX1M)        0.69       0.69 r
  U8/U2/U12/Y (INVX6M)                     0.50       1.19 f
  U8/U2/U30/Y (INVX2M)                     0.84       2.03 r
  U8/U2/R_PTR_reg[3]/SI (SDFFRQX2M)        0.00       2.03 r
  data arrival time                                   2.03

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         2.21


  Startpoint: U5/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U5/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U5/Q_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U5/Q_reg[0]/Q (SDFFRQX2M)                0.63       0.63 f
  U5/Q_reg[1]/D (SDFFRQX1M)                0.00       0.63 f
  data arrival time                                   0.63

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U5/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: U5/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U5/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U5/Q_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U5/Q_reg[0]/Q (SDFFRQX2M)                0.68       0.68 r
  U5/Q_reg[1]/SI (SDFFRQX1M)               0.00       0.68 r
  data arrival time                                   0.68

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U5/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: du/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/pulse_ff_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/Q_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  du/Q_reg[1]/Q (SDFFRQX2M)                0.72       0.72 f
  du/pulse_ff_reg/D (SDFFRQX1M)            0.00       0.72 f
  data arrival time                                   0.72

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/pulse_ff_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.30      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: du/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  du/Q_reg[0]/Q (SDFFRQX1M)                0.76       0.76 f
  du/Q_reg[1]/D (SDFFRQX2M)                0.00       0.76 f
  data arrival time                                   0.76

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/Q_reg[1]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: U5/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U5/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U5/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.00 r
  U5/Q_reg[1]/Q (SDFFRQX1M)                0.76       0.76 f
  U5/SYNC_RST_reg/D (SDFFRQX1M)            0.00       0.76 f
  data arrival time                                   0.76

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U5/SYNC_RST_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: U6/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U6/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U6/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.00 r
  U6/Q_reg[1]/Q (SDFFRQX1M)                0.76       0.76 f
  U6/SYNC_RST_reg/D (SDFFRQX1M)            0.00       0.76 f
  data arrival time                                   0.76

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U6/SYNC_RST_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: U6/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U6/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U6/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U6/Q_reg[0]/Q (SDFFRQX1M)                0.76       0.76 f
  U6/Q_reg[1]/D (SDFFRQX1M)                0.00       0.76 f
  data arrival time                                   0.76

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U6/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: du/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  du/Q_reg[0]/Q (SDFFRQX1M)                0.85       0.85 r
  du/Q_reg[1]/SI (SDFFRQX2M)               0.00       0.85 r
  data arrival time                                   0.85

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/Q_reg[1]/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                       -0.26      -0.16
  data required time                                 -0.16
  -----------------------------------------------------------
  data required time                                 -0.16
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: U0/Address_reg_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/Address_reg_reg[3]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/Address_reg_reg[3]/Q (SDFFRQX1M)                     0.85       0.85 r
  U0/current_state_reg[0]/SI (SDFFRQX4M)                  0.00       0.85 r
  data arrival time                                                  0.85

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: du/pulse_ff_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/pulse_ff_reg/CK (SDFFRQX1M)           0.00       0.00 r
  du/pulse_ff_reg/Q (SDFFRQX1M)            0.85       0.85 r
  du/sync_bus_reg[0]/SI (SDFFRQX4M)        0.00       0.85 r
  data arrival time                                   0.85

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/sync_bus_reg[0]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.26      -0.16
  data required time                                 -0.16
  -----------------------------------------------------------
  data required time                                 -0.16
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: U5/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U5/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U5/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.00 r
  U5/Q_reg[1]/Q (SDFFRQX1M)                0.85       0.85 r
  U5/SYNC_RST_reg/SI (SDFFRQX1M)           0.00       0.85 r
  data arrival time                                   0.85

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U5/SYNC_RST_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: U6/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U6/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U6/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.00 r
  U6/Q_reg[1]/Q (SDFFRQX1M)                0.85       0.85 r
  U6/SYNC_RST_reg/SI (SDFFRQX1M)           0.00       0.85 r
  data arrival time                                   0.85

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U6/SYNC_RST_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: U6/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U6/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U6/Q_reg[0]/CK (SDFFRQX1M)               0.00       0.00 r
  U6/Q_reg[0]/Q (SDFFRQX1M)                0.85       0.85 r
  U6/Q_reg[1]/SI (SDFFRQX1M)               0.00       0.85 r
  data arrival time                                   0.85

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U6/Q_reg[1]/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: U0/Address_reg_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/Address_reg_reg[2]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/Address_reg_reg[2]/Q (SDFFRQX1M)                     0.85       0.85 r
  U0/Address_reg_reg[3]/SI (SDFFRQX1M)                    0.00       0.85 r
  data arrival time                                                  0.85

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U0/ALU_OUT_reg_reg[7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[8]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[7]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[7]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[8]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[8]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[6]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[6]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[6]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[7]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[7]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[5]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[5]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[5]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[6]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[6]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[4]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[4]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[4]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[5]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[5]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[3]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[3]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[4]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[4]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[2]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[2]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[3]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[3]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[1]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[2]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[2]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[0]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[1]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[15]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[15]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0/ALU_OUT_reg_reg[15]/Q (SDFFRQX1M)                    0.86       0.86 r
  U0/Address_reg_reg[0]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[14]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[15]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[14]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0/ALU_OUT_reg_reg[14]/Q (SDFFRQX1M)                    0.86       0.86 r
  U0/ALU_OUT_reg_reg[15]/SI (SDFFRQX1M)                   0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[15]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[13]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[14]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[13]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0/ALU_OUT_reg_reg[13]/Q (SDFFRQX1M)                    0.86       0.86 r
  U0/ALU_OUT_reg_reg[14]/SI (SDFFRQX1M)                   0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[14]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[12]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[13]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[12]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0/ALU_OUT_reg_reg[12]/Q (SDFFRQX1M)                    0.86       0.86 r
  U0/ALU_OUT_reg_reg[13]/SI (SDFFRQX1M)                   0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[13]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[11]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[12]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[11]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0/ALU_OUT_reg_reg[11]/Q (SDFFRQX1M)                    0.86       0.86 r
  U0/ALU_OUT_reg_reg[12]/SI (SDFFRQX1M)                   0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[12]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[10]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[11]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[10]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0/ALU_OUT_reg_reg[10]/Q (SDFFRQX1M)                    0.86       0.86 r
  U0/ALU_OUT_reg_reg[11]/SI (SDFFRQX1M)                   0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[11]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[9]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[10]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[9]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[9]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[10]/SI (SDFFRQX1M)                   0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[10]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U0/ALU_OUT_reg_reg[8]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/ALU_OUT_reg_reg[9]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/ALU_OUT_reg_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/ALU_OUT_reg_reg[8]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/ALU_OUT_reg_reg[9]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[9]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U5/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U6/Q_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U5/SYNC_RST_reg/CK (SDFFRQX1M)                          0.00       0.00 r
  U5/SYNC_RST_reg/Q (SDFFRQX1M)                           0.86       0.86 r
  U5/SYNC_RST (RST_SYNC_NUM_STAGES2_test_0)               0.00       0.86 r
  U6/test_si (RST_SYNC_NUM_STAGES2_test_1)                0.00       0.86 r
  U6/Q_reg[0]/SI (SDFFRQX1M)                              0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6/Q_reg[0]/CK (SDFFRQX1M)                              0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U0/Address_reg_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/Address_reg_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/Address_reg_reg[0]/Q (SDFFRQX1M)                     0.86       0.86 r
  U0/Address_reg_reg[1]/SI (SDFFRQX1M)                    0.00       0.86 r
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: du/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/pulse_ff_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/enable_pulse_reg/CK (SDFFRQX1M)       0.00       0.00 r
  du/enable_pulse_reg/Q (SDFFRQX1M)        0.86       0.86 r
  du/pulse_ff_reg/SI (SDFFRQX1M)           0.00       0.86 r
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/pulse_ff_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: U8/D0/OUT_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D0/OUT_reg[1]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D0/OUT_reg[2]/SI (SDFFRQX1M)          0.00       0.86 r
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: U8/D0/OUT_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/OUT_reg[0]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D0/OUT_reg[0]/Q (SDFFRQX1M)           0.86       0.86 r
  U8/D0/OUT_reg[1]/SI (SDFFRQX1M)          0.00       0.86 r
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.04


  Startpoint: U8/D0/OUT_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D0/OUT_reg[2]/Q (SDFFRQX1M)           0.87       0.87 r
  U8/D0/OUT_reg[3]/SI (SDFFRQX1M)          0.00       0.87 r
  data arrival time                                   0.87

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: U0/Address_reg_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/Address_reg_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/Address_reg_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0/Address_reg_reg[1]/Q (SDFFRQX1M)                     0.88       0.88 r
  U0/Address_reg_reg[2]/SI (SDFFRQX1M)                    0.00       0.88 r
  data arrival time                                                  0.88

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[2]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U8/D0/OUT_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.00 r
  U8/D0/OUT_reg[3]/Q (SDFFRQX1M)           0.87       0.87 r
  U8/D0/Q_reg[0]/SI (SDFFSRX1M)            0.00       0.87 r
  data arrival time                                   0.87

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/Q_reg[0]/CK (SDFFSRX1M)            0.00       0.10 r
  library hold time                       -0.30      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U8/D0/Q_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[3]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[3]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/OUT_reg[3]/D (SDFFRQX1M)           0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[3]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U8/D0/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[0]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[0]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/OUT_reg[0]/D (SDFFRQX1M)           0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[0]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U8/D0/Q_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[2]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[2]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/OUT_reg[2]/D (SDFFRQX1M)           0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[2]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U8/D0/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[1]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[1]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/OUT_reg[1]/D (SDFFRQX1M)           0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[1]/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                       -0.31      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: U1/Reg_File_reg[3][5]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][5]/CK (SDFFSQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][5]/Q (SDFFSQX4M)                     0.81       0.81 f
  U1/Reg_File_reg[3][6]/SI (SDFFRQX4M)                    0.00       0.81 f
  data arrival time                                                  0.81

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][6]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: du/sync_bus_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/sync_bus_reg[1]/CK (SDFFRQX4M)        0.00       0.00 r
  du/sync_bus_reg[1]/Q (SDFFRQX4M)         0.88       0.88 r
  du/sync_bus_reg[2]/SI (SDFFSRX1M)        0.00       0.88 r
  data arrival time                                   0.88

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/sync_bus_reg[2]/CK (SDFFSRX1M)        0.00       0.10 r
  library hold time                       -0.30      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         1.08


  Startpoint: U1/Reg_File_reg[3][3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][3]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][3]/Q (SDFFRQX4M)                     0.82       0.82 f
  U1/Reg_File_reg[3][4]/SI (SDFFRQX4M)                    0.00       0.82 f
  data arrival time                                                  0.82

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][4]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: du/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/sync_bus_reg[0]/CK (SDFFRQX4M)        0.00       0.00 r
  du/sync_bus_reg[0]/Q (SDFFRQX4M)         0.83       0.83 f
  du/sync_bus_reg[1]/SI (SDFFRQX4M)        0.00       0.83 f
  data arrival time                                   0.83

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/sync_bus_reg[1]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.37      -0.27
  data required time                                 -0.27
  -----------------------------------------------------------
  data required time                                 -0.27
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         1.10


  Startpoint: U1/Reg_File_reg[3][4]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][4]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][4]/Q (SDFFRQX4M)                     0.96       0.96 r
  U1/Reg_File_reg[3][5]/SI (SDFFSQX4M)                    0.00       0.96 r
  data arrival time                                                  0.96

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][5]/CK (SDFFSQX4M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U4/dut1/D1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[1]/CK (SDFFSX2M)                 0.00       0.00 r
  U4/dut1/D1/counter_reg[1]/Q (SDFFSX2M)                  0.77       0.77 f
  U4/dut1/D1/counter_reg[2]/SI (SDFFSQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[2]/CK (SDFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.42      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U11/flag_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/Q_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11/flag_reg/CK (SDFFRQX2M)                             0.00       0.00 r
  U11/flag_reg/Q (SDFFRQX2M)                              0.81       0.81 f
  U11/test_so (Clock_Divider_test_1)                      0.00       0.81 f
  du/test_si (data_synchronizer_data_width8_test_1)       0.00       0.81 f
  du/Q_reg[0]/SI (SDFFRQX1M)                              0.00       0.81 f
  data arrival time                                                  0.81

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  du/Q_reg[0]/CK (SDFFRQX1M)                              0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U4/dut1/D1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[0]/CK (SDFFSX2M)                 0.00       0.00 r
  U4/dut1/D1/counter_reg[0]/Q (SDFFSX2M)                  0.78       0.78 f
  U4/dut1/D1/counter_reg[1]/SI (SDFFSX2M)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[1]/CK (SDFFSX2M)                 0.00       0.10 r
  library hold time                                      -0.43      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U1/Reg_File_reg[3][7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][7]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][7]/Q (SDFFRQX4M)                     0.83       0.83 f
  U1/Reg_File_reg[4][0]/SI (SDFFRQX1M)                    0.00       0.83 f
  data arrival time                                                  0.83

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[4][0]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U1/Reg_File_reg[3][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][2]/Q (SDFFRQX4M)                     0.86       0.86 f
  U1/Reg_File_reg[3][3]/SI (SDFFRQX4M)                    0.00       0.86 f
  data arrival time                                                  0.86

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][3]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U1/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[1][6]/Q (SDFFRQX2M)                     0.81       0.81 f
  U1/Reg_File_reg[1][7]/SI (SDFFSRX1M)                    0.00       0.81 f
  data arrival time                                                  0.81

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][7]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U1/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][1]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][1]/Q (SDFFRQX4M)                     0.87       0.87 f
  U1/Reg_File_reg[3][2]/SI (SDFFRQX4M)                    0.00       0.87 f
  data arrival time                                                  0.87

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][2]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U8/U1/W_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/U1/W_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[0]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U1/W_PTR_reg[0]/Q (SDFFRQX4M)         0.87       0.87 f
  U8/U1/W_PTR_reg[1]/SI (SDFFRQX4M)        0.00       0.87 f
  data arrival time                                   0.87

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/W_PTR_reg[1]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.38      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: U1/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[0][0]/Q (SDFFRQX2M)                     0.81       0.81 f
  U1/Reg_File_reg[0][1]/SI (SDFFSRX1M)                    0.00       0.81 f
  data arrival time                                                  0.81

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][1]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U1/Reg_File_reg[3][6]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[3][7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[3][6]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[3][6]/Q (SDFFRQX4M)                     0.87       0.87 f
  U1/Reg_File_reg[3][7]/SI (SDFFRQX4M)                    0.00       0.87 f
  data arrival time                                                  0.87

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[3][7]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U4/dut1/P/PAR_ERR_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/S0/STRT_GLITCH_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/P/PAR_ERR_reg/CK (SDFFRQX4M)                    0.00       0.00 r
  U4/dut1/P/PAR_ERR_reg/Q (SDFFRQX4M)                     0.87       0.87 f
  U4/dut1/P/PAR_ERR (PARITY_CHECK_test_1)                 0.00       0.87 f
  U4/dut1/S0/test_si (STRT_CHECK_test_1)                  0.00       0.87 f
  U4/dut1/S0/STRT_GLITCH_reg/SI (SDFFRQX1M)               0.00       0.87 f
  data arrival time                                                  0.87

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/S0/STRT_GLITCH_reg/CK (SDFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U4/dut1/E/BIT_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[1]/CK (SDFFRQX4M)                 0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[1]/Q (SDFFRQX4M)                  0.88       0.88 f
  U4/dut1/E/BIT_CNT_reg[2]/SI (SDFFRQX4M)                 0.00       0.88 f
  data arrival time                                                  0.88

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[2]/CK (SDFFRQX4M)                 0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U8/U1/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/U1/W_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[2]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U1/W_PTR_reg[2]/Q (SDFFRQX4M)         0.84       0.84 f
  U8/U1/W_PTR_reg[3]/SI (SDFFSRX1M)        0.00       0.84 f
  data arrival time                                   0.84

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/W_PTR_reg[3]/CK (SDFFSRX1M)        0.00       0.10 r
  library hold time                       -0.44      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: U4/dut1/E/BIT_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[2]/Q (SDFFRQX4M)                  0.89       0.89 f
  U4/dut1/E/BIT_CNT_reg[3]/SI (SDFFRQX4M)                 0.00       0.89 f
  data arrival time                                                  0.89

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[3]/CK (SDFFRQX4M)                 0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U4/dut1/D1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[2]/CK (SDFFSQX2M)                0.00       0.00 r
  U4/dut1/D1/counter_reg[2]/Q (SDFFSQX2M)                 0.83       0.83 f
  U4/dut1/D1/test_so (deserializer_test_1)                0.00       0.83 f
  U4/dut1/E/test_si (edge_bit_counter_test_1)             0.00       0.83 f
  U4/dut1/E/BIT_CNT_reg[0]/SI (SDFFSRX1M)                 0.00       0.83 f
  data arrival time                                                  0.83

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[0]/CK (SDFFSRX1M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U8/D0/Q_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[2]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[2]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/Q_reg[3]/SI (SDFFSRX1M)            0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/Q_reg[3]/CK (SDFFSRX1M)            0.00       0.10 r
  library hold time                       -0.43      -0.33
  data required time                                 -0.33
  -----------------------------------------------------------
  data required time                                 -0.33
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: U8/D0/Q_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[1]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[1]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/Q_reg[2]/SI (SDFFSRX1M)            0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/Q_reg[2]/CK (SDFFSRX1M)            0.00       0.10 r
  library hold time                       -0.43      -0.33
  data required time                                 -0.33
  -----------------------------------------------------------
  data required time                                 -0.33
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: U8/D0/Q_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/D0/Q_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[0]/CK (SDFFSRX1M)            0.00       0.00 r
  U8/D0/Q_reg[0]/Q (SDFFSRX1M)             0.86       0.86 f
  U8/D0/Q_reg[1]/SI (SDFFSRX1M)            0.00       0.86 f
  data arrival time                                   0.86

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/Q_reg[1]/CK (SDFFSRX1M)            0.00       0.10 r
  library hold time                       -0.43      -0.33
  data required time                                 -0.33
  -----------------------------------------------------------
  data required time                                 -0.33
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[0]/CK (SDFFRQX4M)                  0.00       0.00 r
  U0/current_state_reg[0]/Q (SDFFRQX4M)                   0.90       0.90 f
  U0/current_state_reg[1]/SI (SDFFRQX4M)                  0.00       0.90 f
  data arrival time                                                  0.90

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/current_state_reg[1]/CK (SDFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U1/Reg_File_reg[2][0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][0]/CK (SDFFSQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][0]/Q (SDFFSQX4M)                     0.85       0.85 f
  U1/Reg_File_reg[2][1]/SI (SDFFSRX1M)                    0.00       0.85 f
  data arrival time                                                  0.85

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][1]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U1/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][3]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][3]/Q (SDFFRQX4M)                     0.91       0.91 f
  U1/Reg_File_reg[2][4]/SI (SDFFRQX4M)                    0.00       0.91 f
  data arrival time                                                  0.91

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][4]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U4/dut1/E/EDGE_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[1]/CK (SDFFRQX4M)                0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[1]/Q (SDFFRQX4M)                 0.91       0.91 f
  U4/dut1/E/EDGE_CNT_reg[2]/SI (SDFFRQX4M)                0.00       0.91 f
  data arrival time                                                  0.91

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[2]/CK (SDFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U4/dut1/E/EDGE_CNT_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[2]/CK (SDFFRQX4M)                0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[2]/Q (SDFFRQX4M)                 0.91       0.91 f
  U4/dut1/E/EDGE_CNT_reg[3]/SI (SDFFRQX4M)                0.00       0.91 f
  data arrival time                                                  0.91

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[3]/CK (SDFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U4/dut1/D0/sample2_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D0/sample3_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D0/sample2_reg/CK (SDFFSRX2M)                   0.00       0.00 r
  U4/dut1/D0/sample2_reg/Q (SDFFSRX2M)                    0.93       0.93 f
  U4/dut1/D0/sample3_reg/SI (SDFFRQX1M)                   0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample3_reg/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U1/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][2]/Q (SDFFRQX4M)                     0.92       0.92 f
  U1/Reg_File_reg[2][3]/SI (SDFFRQX4M)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][3]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U1/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][2]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][2]/Q (SDFFRQX4M)                     0.92       0.92 f
  U1/Reg_File_reg[1][3]/SI (SDFFRQX4M)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][3]/CK (SDFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U4/dut1/E/EDGE_CNT_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[3]/CK (SDFFRQX4M)                0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[3]/Q (SDFFRQX4M)                 0.92       0.92 f
  U4/dut1/E/EDGE_CNT_reg[4]/SI (SDFFRQX1M)                0.00       0.92 f
  data arrival time                                                  0.92

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[4]/CK (SDFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U4/dut1/D1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[0]/CK (SDFFSX2M)                 0.00       0.00 r
  U4/dut1/D1/counter_reg[0]/QN (SDFFSX2M)                 0.69       0.69 f
  U4/dut1/D1/U30/Y (XNOR2X2M)                             0.36       1.05 f
  U4/dut1/D1/counter_reg[0]/D (SDFFSX2M)                  0.00       1.05 f
  data arrival time                                                  1.05

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[0]/CK (SDFFSX2M)                 0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U1/Reg_File_reg[0][5]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][5]/CK (SDFFSRX2M)                    0.00       0.00 r
  U1/Reg_File_reg[0][5]/Q (SDFFSRX2M)                     0.93       0.93 f
  U1/Reg_File_reg[0][6]/SI (SDFFSRX1M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][6]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.44      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: du/sync_bus_reg[4]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/sync_bus_reg[4]/CK (SDFFSRX2M)        0.00       0.00 r
  du/sync_bus_reg[4]/Q (SDFFSRX2M)         0.93       0.93 f
  du/sync_bus_reg[5]/SI (SDFFSRX1M)        0.00       0.93 f
  data arrival time                                   0.93

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/sync_bus_reg[5]/CK (SDFFSRX1M)        0.00       0.10 r
  library hold time                       -0.44      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         1.27


  Startpoint: U1/Reg_File_reg[0][3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][3]/CK (SDFFSRX2M)                    0.00       0.00 r
  U1/Reg_File_reg[0][3]/Q (SDFFSRX2M)                     0.93       0.93 f
  U1/Reg_File_reg[0][4]/SI (SDFFSRX2M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][4]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U1/Reg_File_reg[0][4]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][4]/CK (SDFFSRX2M)                    0.00       0.00 r
  U1/Reg_File_reg[0][4]/Q (SDFFSRX2M)                     0.93       0.93 f
  U1/Reg_File_reg[0][5]/SI (SDFFSRX2M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][5]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U1/Reg_File_reg[0][2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[0][2]/CK (SDFFSRX2M)                    0.00       0.00 r
  U1/Reg_File_reg[0][2]/Q (SDFFSRX2M)                     0.93       0.93 f
  U1/Reg_File_reg[0][3]/SI (SDFFSRX2M)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[0][3]/CK (SDFFSRX2M)                    0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: du/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/sync_bus_reg[3]/CK (SDFFSRX2M)        0.00       0.00 r
  du/sync_bus_reg[3]/Q (SDFFSRX2M)         0.93       0.93 f
  du/sync_bus_reg[4]/SI (SDFFSRX2M)        0.00       0.93 f
  data arrival time                                   0.93

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/sync_bus_reg[4]/CK (SDFFSRX2M)        0.00       0.10 r
  library hold time                       -0.45      -0.35
  data required time                                 -0.35
  -----------------------------------------------------------
  data required time                                 -0.35
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[5]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[5]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[6]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[6]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[1]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[1]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[2]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[2]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[4]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[4]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[5]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[5]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U4/dut1/D1/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[0]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[0]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[1]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[1]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U4/dut1/D0/sample1_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D0/sample2_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D0/sample1_reg/CK (SDFFSRX2M)                   0.00       0.00 r
  U4/dut1/D0/sample1_reg/Q (SDFFSRX2M)                    0.93       0.93 f
  U4/dut1/D0/sample2_reg/SI (SDFFSRX2M)                   0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample2_reg/CK (SDFFSRX2M)                   0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U4/dut1/D1/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[3]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[3]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[4]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[4]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U4/dut1/D1/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[6]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[6]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[7]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[7]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U4/dut1/D1/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[2]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[2]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/P_DATA_reg[3]/SI (SDFFSRX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[3]/CK (SDFFSRX2M)                 0.00       0.10 r
  library hold time                                      -0.45      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U1/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[2][4]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[2][4]/Q (SDFFRQX4M)                     0.92       0.92 f
  U1/Reg_File_reg[2][5]/SI (SDFFSRX1M)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[2][5]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.47      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U1/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U1/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][3]/CK (SDFFRQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][3]/Q (SDFFRQX4M)                     0.92       0.92 f
  U1/Reg_File_reg[1][4]/SI (SDFFSRX1M)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][4]/CK (SDFFSRX1M)                    0.00       0.10 r
  library hold time                                      -0.47      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U4/dut1/D1/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/D1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[7]/CK (SDFFSRX2M)                 0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[7]/Q (SDFFSRX2M)                  0.93       0.93 f
  U4/dut1/D1/counter_reg[0]/SI (SDFFSX2M)                 0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[0]/CK (SDFFSX2M)                 0.00       0.10 r
  library hold time                                      -0.46      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U4/dut1/E/BIT_CNT_reg[3]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[3]/CK (SDFFRQX4M)                 0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[3]/Q (SDFFRQX4M)                  0.93       0.93 f
  U4/dut1/E/EDGE_CNT_reg[0]/SI (SDFFSRX1M)                0.00       0.93 f
  data arrival time                                                  0.93

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[0]/CK (SDFFSRX1M)                0.00       0.10 r
  library hold time                                      -0.47      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U8/U1/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/U1/W_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[2]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U1/W_PTR_reg[2]/Q (SDFFRQX4M)         0.84       0.84 f
  U8/U1/U19/Y (XNOR2X2M)                   0.37       1.21 f
  U8/U1/W_PTR_reg[2]/D (SDFFRQX4M)         0.00       1.21 f
  data arrival time                                   1.21

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/W_PTR_reg[2]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.26      -0.16
  data required time                                 -0.16
  -----------------------------------------------------------
  data required time                                 -0.16
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: U11/flag_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/flag_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/flag_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U11/flag_reg/Q (SDFFRQX2M)               0.81       0.81 f
  U11/U59/Y (CLKXOR2X2M)                   0.46       1.27 r
  U11/flag_reg/D (SDFFRQX2M)               0.00       1.27 r
  data arrival time                                   1.27

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/flag_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -1.27
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: du/sync_bus_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: du/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/sync_bus_reg[2]/CK (SDFFSRX1M)        0.00       0.00 r
  du/sync_bus_reg[2]/QN (SDFFSRX1M)        0.66       0.66 r
  du/U4/Y (INVX4M)                         0.42       1.08 f
  du/sync_bus_reg[3]/SI (SDFFSRX2M)        0.00       1.08 f
  data arrival time                                   1.08

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/sync_bus_reg[3]/CK (SDFFSRX2M)        0.00       0.10 r
  library hold time                       -0.42      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -1.08
  -----------------------------------------------------------
  slack (MET)                                         1.40


  Startpoint: U8/U1/W_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/U1/W_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[0]/CK (SDFFRQX4M)        0.00       0.00 r
  U8/U1/W_PTR_reg[0]/Q (SDFFRQX4M)         0.87       0.87 f
  U8/U1/U20/Y (XNOR2X2M)                   0.38       1.25 f
  U8/U1/W_PTR_reg[0]/D (SDFFRQX4M)         0.00       1.25 f
  data arrival time                                   1.25

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/W_PTR_reg[0]/CK (SDFFRQX4M)        0.00       0.10 r
  library hold time                       -0.26      -0.16
  data required time                                 -0.16
  -----------------------------------------------------------
  data required time                                 -0.16
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         1.41


  Startpoint: U11/div_clk_reg
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U11/div_clk_reg
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/div_clk_reg/CK (SDFFRQX1M)           0.00       0.00 r
  U11/div_clk_reg/Q (SDFFRQX1M)            0.76       0.76 f
  U11/U47/Y (CLKXOR2X2M)                   0.53       1.30 r
  U11/div_clk_reg/D (SDFFRQX1M)            0.00       1.30 r
  data arrival time                                   1.30

  clock dft_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/div_clk_reg/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                       -0.22      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         1.41


  Startpoint: U8/U1/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/U1/w_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/W_PTR_reg[2]/CK (SDFFRQX4M)                       0.00       0.00 r
  U8/U1/W_PTR_reg[2]/Q (SDFFRQX4M)                        0.84       0.84 f
  U8/U1/U37/Y (CLKXOR2X2M)                                0.46       1.30 r
  U8/U1/w_gray_out_reg[2]/D (SDFFRQX1M)                   0.00       1.30 r
  data arrival time                                                  1.30

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U1/w_gray_out_reg[2]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U8/U1/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by dft_clk)
  Endpoint: U8/U1/w_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by dft_clk)
  Path Group: dft_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U1/W_PTR_reg[2]/CK (SDFFRQX4M)                       0.00       0.00 r
  U8/U1/W_PTR_reg[2]/Q (SDFFRQX4M)                        0.84       0.84 f
  U8/U1/U36/Y (CLKXOR2X2M)                                0.46       1.30 r
  U8/U1/w_gray_out_reg[1]/D (SDFFRQX1M)                   0.00       1.30 r
  data arrival time                                                  1.30

  clock dft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U1/w_gray_out_reg[1]/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


1
