<profile>

<section name = "Vitis HLS Report for 'AxiStream2Axi'" level="0">
<item name = "Date">Mon Jun 27 00:45:18 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LVI-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 194474, 10.000 ns, 1.945 ms, 1, 194474, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75">AxiStream2Axi_Pipeline_MMIterOutLoop2, 4, 194403, 40.000 ns, 1.944 ms, 4, 194403, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 89, 102, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 568, -</column>
<column name="Register">-, -, 136, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75">AxiStream2Axi_Pipeline_MMIterOutLoop2, 0, 0, 89, 102, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state72">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1073_fu_85_p2">icmp, 0, 0, 14, 19, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">377, 73, 1, 73</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dout_blk_n">9, 2, 1, 2</column>
<column name="gmem3_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem3_blk_n_B">9, 2, 1, 2</column>
<column name="ldata1_read">9, 2, 1, 2</column>
<column name="m_axi_gmem3_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem3_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem3_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem3_AWID">9, 2, 1, 2</column>
<column name="m_axi_gmem3_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem3_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem3_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem3_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem3_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem3_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem3_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem3_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem3_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem3_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1073_reg_121">1, 0, 1, 0</column>
<column name="trunc_ln_reg_125">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AxiStream2Axi, return value</column>
<column name="ldata1_dout">in, 64, ap_fifo, ldata1, pointer</column>
<column name="ldata1_num_data_valid">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_fifo_cap">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_empty_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_read">out, 1, ap_fifo, ldata1, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RFIFONUM">in, 9, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="dout_dout">in, 64, ap_fifo, dout, pointer</column>
<column name="dout_num_data_valid">in, 4, ap_fifo, dout, pointer</column>
<column name="dout_fifo_cap">in, 4, ap_fifo, dout, pointer</column>
<column name="dout_empty_n">in, 1, ap_fifo, dout, pointer</column>
<column name="dout_read">out, 1, ap_fifo, dout, pointer</column>
<column name="p_read">in, 19, ap_none, p_read, scalar</column>
</table>
</item>
</section>
</profile>
