######################################################################
#
# File name : aes_engine_top_tb_compile.do
# Created on: Thu May 05 19:37:14 +0100 2022
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
C:\\modelsim_dlx64_2021.3\\win64pe\\vlib modelsim_lib/work
C:\\modelsim_dlx64_2021.3\\win64pe\\vlib modelsim_lib/msim

C:\\modelsim_dlx64_2021.3\\win64pe\\vlib modelsim_lib/msim/xil_defaultlib
C:\\modelsim_dlx64_2021.3\\win64pe\\vlib modelsim_lib/msim/aes_engine
C:\\modelsim_dlx64_2021.3\\win64pe\\vlib modelsim_lib/msim/tb_lib

C:\\modelsim_dlx64_2021.3\\win64pe\\vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
C:\\modelsim_dlx64_2021.3\\win64pe\\vmap aes_engine modelsim_lib/msim/aes_engine
C:\\modelsim_dlx64_2021.3\\win64pe\\vmap tb_lib modelsim_lib/msim/tb_lib

C:\\modelsim_dlx64_2021.3\\win64pe\\vlog  -incr -mfcu -work xil_defaultlib  "+incdir+../../../../aes_engine_fifo.ip_user_files/ipstatic/hdl" \
"../../../../aes_engine_fifo.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" \
"../../../../aes_engine_fifo.gen/sources_1/ip/aes_engine_key_bram_blk_mem_gen_0_0/sim/aes_engine_key_bram_blk_mem_gen_0_0.v" \

C:\\modelsim_dlx64_2021.3\\win64pe\\vcom  -2008 -work aes_engine  \
"../../../../aes_engine_fifo.srcs/sources_1/imports/aes_engine/aes_engine_pkg.vhd" \
"../../../../aes_engine_fifo.srcs/sources_1/imports/aes_engine/aes_engine_decrypt.vhd" \
"../../../../aes_engine_fifo.srcs/sources_1/imports/aes_engine/aes_engine_key_expansion.vhd" \
"../../../../aes_engine_fifo.srcs/sources_1/imports/aes_engine/aes_engine_round.vhd" \

C:\\modelsim_dlx64_2021.3\\win64pe\\vcom  -2008 -work tb_lib  \
"../../../../aes_engine_fifo.srcs/sim_1/imports/code/aes_engine_tb_pkg.vhd" \

C:\\modelsim_dlx64_2021.3\\win64pe\\vcom  -2008 -work aes_engine  \
"../../../../aes_engine_fifo.srcs/sources_1/imports/aes_engine/aes_engine_top.vhd" \

C:\\modelsim_dlx64_2021.3\\win64pe\\vcom  -2008 -work xil_defaultlib  \
"../../../../aes_engine_fifo.srcs/sim_1/imports/code/aes_engine_top/aes_engine_top_tb.vhd" \

# compile glbl module
C:\\modelsim_dlx64_2021.3\\win64pe\\vlog -work xil_defaultlib "glbl.v"

quit -force

