# Implementing MIPI D-PHY

PolarFire family supports implementation of the MIPI D-PHY standard used in<br /> camera and display applications. A minimum D-PHY configuration consists of a clock and one or<br /> more data signals. The MIPI D-PHY uses two-conductor connections for both data and clock. Both<br /> the device families support MIPI D-PHY with MIPI25 and MIPIE25 I/O types dependent on the<br /> interface. See the MIPI25 input and MIPIE25 output in the ac-performance section of respective<br /> [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf), [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf), [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf), or [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf) for MIPI D-PHY<br /> performance.

-   **[MIPI D-PHY Receive Interface](GUID-3DF20F6D-12DC-4B51-A72F-016DE53F73AB.md)**  

-   **[MIPI D-PHY Transmitting Interface \(High-speed Only\)](GUID-7A0000BB-7AA4-42C0-BED9-A1FA47BFE4E3.md)**  

-   **[MIPI D-PHY Transmit Only \(High-Speed and Low-Power\)](GUID-9F73AED6-D353-4C98-9966-A26CE3E85398.md)**  

-   **[MIPI D-PHY Transmit Interface \(High-Speed Only\) with Bidirectional Low-Power Mode](GUID-8D13ECFF-9C16-4EE2-A876-76D77B3EA2F4.md)**  


**Parent topic:**[I/O Implementation Considerations](GUID-984E4773-788B-43B2-8E99-D0C476AC29DD.md)

