Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 46b6e2df37d74dba89e045d8fec53da6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'spi_cpol' [D:/Playground/cmod-s7-xadc/cmod-s7-xadc.srcs/sources_1/new/spi.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff(WIDTH=16)
Compiling module xil_defaultlib.counter(MAX_COUNT=99,WIDTH=7)
Compiling module xil_defaultlib.counter(MAX_COUNT=1,WIDTH=1)
Compiling module xil_defaultlib.counter(MAX_COUNT=15,WIDTH=4)
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.spi_master(HALF_SCK_CLK_DIV=100,...
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
