
7_Timer_Timebase.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000218c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002324  08002324  00003324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002340  08002340  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002340  08002340  00003340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002348  08002348  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002348  08002348  00003348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800234c  0800234c  0000334c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002350  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  080023b8  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  080023b8  00004268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b79a  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b4f  00000000  00000000  0000f832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  00011388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000933  00000000  00000000  00011f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000318e  00000000  00000000  0001289b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e4dc  00000000  00000000  00015a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000913c5  00000000  00000000  00023f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b52ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037f4  00000000  00000000  000b5310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b8b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000068 	.word	0x20000068
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800230c 	.word	0x0800230c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000006c 	.word	0x2000006c
 80001d4:	0800230c 	.word	0x0800230c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000508:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <HAL_Init+0x40>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a0d      	ldr	r2, [pc, #52]	@ (8000544 <HAL_Init+0x40>)
 800050e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000512:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000514:	4b0b      	ldr	r3, [pc, #44]	@ (8000544 <HAL_Init+0x40>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a0a      	ldr	r2, [pc, #40]	@ (8000544 <HAL_Init+0x40>)
 800051a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800051e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000520:	4b08      	ldr	r3, [pc, #32]	@ (8000544 <HAL_Init+0x40>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a07      	ldr	r2, [pc, #28]	@ (8000544 <HAL_Init+0x40>)
 8000526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800052a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800052c:	2003      	movs	r0, #3
 800052e:	f000 f927 	bl	8000780 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000532:	200f      	movs	r0, #15
 8000534:	f000 f810 	bl	8000558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000538:	f000 f806 	bl	8000548 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800053c:	2300      	movs	r3, #0
}
 800053e:	4618      	mov	r0, r3
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40023c00 	.word	0x40023c00

08000548 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
	...

08000558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000560:	4b12      	ldr	r3, [pc, #72]	@ (80005ac <HAL_InitTick+0x54>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	4b12      	ldr	r3, [pc, #72]	@ (80005b0 <HAL_InitTick+0x58>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	4619      	mov	r1, r3
 800056a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800056e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000572:	fbb2 f3f3 	udiv	r3, r2, r3
 8000576:	4618      	mov	r0, r3
 8000578:	f000 f937 	bl	80007ea <HAL_SYSTICK_Config>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	e00e      	b.n	80005a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b0f      	cmp	r3, #15
 800058a:	d80a      	bhi.n	80005a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	2200      	movs	r2, #0
 800058e:	6879      	ldr	r1, [r7, #4]
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 f8ff 	bl	8000796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000598:	4a06      	ldr	r2, [pc, #24]	@ (80005b4 <HAL_InitTick+0x5c>)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800059e:	2300      	movs	r3, #0
 80005a0:	e000      	b.n	80005a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005a2:	2301      	movs	r3, #1
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000008 	.word	0x20000008
 80005b0:	20000004 	.word	0x20000004
 80005b4:	20000000 	.word	0x20000000

080005b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005bc:	4b06      	ldr	r3, [pc, #24]	@ (80005d8 <HAL_IncTick+0x20>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	461a      	mov	r2, r3
 80005c2:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <HAL_IncTick+0x24>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4413      	add	r3, r2
 80005c8:	4a04      	ldr	r2, [pc, #16]	@ (80005dc <HAL_IncTick+0x24>)
 80005ca:	6013      	str	r3, [r2, #0]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000004 	.word	0x20000004
 80005dc:	20000084 	.word	0x20000084

080005e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f003 0307 	and.w	r3, r3, #7
 80005ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <__NVIC_SetPriorityGrouping+0x44>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005fc:	4013      	ands	r3, r2
 80005fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000608:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800060c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000612:	4a04      	ldr	r2, [pc, #16]	@ (8000624 <__NVIC_SetPriorityGrouping+0x44>)
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	60d3      	str	r3, [r2, #12]
}
 8000618:	bf00      	nop
 800061a:	3714      	adds	r7, #20
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800062c:	4b04      	ldr	r3, [pc, #16]	@ (8000640 <__NVIC_GetPriorityGrouping+0x18>)
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	0a1b      	lsrs	r3, r3, #8
 8000632:	f003 0307 	and.w	r3, r3, #7
}
 8000636:	4618      	mov	r0, r3
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800064e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000652:	2b00      	cmp	r3, #0
 8000654:	db0b      	blt.n	800066e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	f003 021f 	and.w	r2, r3, #31
 800065c:	4907      	ldr	r1, [pc, #28]	@ (800067c <__NVIC_EnableIRQ+0x38>)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	095b      	lsrs	r3, r3, #5
 8000664:	2001      	movs	r0, #1
 8000666:	fa00 f202 	lsl.w	r2, r0, r2
 800066a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800066e:	bf00      	nop
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000e100 	.word	0xe000e100

08000680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	6039      	str	r1, [r7, #0]
 800068a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800068c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000690:	2b00      	cmp	r3, #0
 8000692:	db0a      	blt.n	80006aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	b2da      	uxtb	r2, r3
 8000698:	490c      	ldr	r1, [pc, #48]	@ (80006cc <__NVIC_SetPriority+0x4c>)
 800069a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069e:	0112      	lsls	r2, r2, #4
 80006a0:	b2d2      	uxtb	r2, r2
 80006a2:	440b      	add	r3, r1
 80006a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a8:	e00a      	b.n	80006c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	b2da      	uxtb	r2, r3
 80006ae:	4908      	ldr	r1, [pc, #32]	@ (80006d0 <__NVIC_SetPriority+0x50>)
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	3b04      	subs	r3, #4
 80006b8:	0112      	lsls	r2, r2, #4
 80006ba:	b2d2      	uxtb	r2, r2
 80006bc:	440b      	add	r3, r1
 80006be:	761a      	strb	r2, [r3, #24]
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000e100 	.word	0xe000e100
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b089      	sub	sp, #36	@ 0x24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	60f8      	str	r0, [r7, #12]
 80006dc:	60b9      	str	r1, [r7, #8]
 80006de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	f003 0307 	and.w	r3, r3, #7
 80006e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	f1c3 0307 	rsb	r3, r3, #7
 80006ee:	2b04      	cmp	r3, #4
 80006f0:	bf28      	it	cs
 80006f2:	2304      	movcs	r3, #4
 80006f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	3304      	adds	r3, #4
 80006fa:	2b06      	cmp	r3, #6
 80006fc:	d902      	bls.n	8000704 <NVIC_EncodePriority+0x30>
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3b03      	subs	r3, #3
 8000702:	e000      	b.n	8000706 <NVIC_EncodePriority+0x32>
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000708:	f04f 32ff 	mov.w	r2, #4294967295
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	fa02 f303 	lsl.w	r3, r2, r3
 8000712:	43da      	mvns	r2, r3
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	401a      	ands	r2, r3
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800071c:	f04f 31ff 	mov.w	r1, #4294967295
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	fa01 f303 	lsl.w	r3, r1, r3
 8000726:	43d9      	mvns	r1, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800072c:	4313      	orrs	r3, r2
         );
}
 800072e:	4618      	mov	r0, r3
 8000730:	3724      	adds	r7, #36	@ 0x24
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3b01      	subs	r3, #1
 8000748:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800074c:	d301      	bcc.n	8000752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800074e:	2301      	movs	r3, #1
 8000750:	e00f      	b.n	8000772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000752:	4a0a      	ldr	r2, [pc, #40]	@ (800077c <SysTick_Config+0x40>)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800075a:	210f      	movs	r1, #15
 800075c:	f04f 30ff 	mov.w	r0, #4294967295
 8000760:	f7ff ff8e 	bl	8000680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000764:	4b05      	ldr	r3, [pc, #20]	@ (800077c <SysTick_Config+0x40>)
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800076a:	4b04      	ldr	r3, [pc, #16]	@ (800077c <SysTick_Config+0x40>)
 800076c:	2207      	movs	r2, #7
 800076e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000770:	2300      	movs	r3, #0
}
 8000772:	4618      	mov	r0, r3
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	e000e010 	.word	0xe000e010

08000780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff ff29 	bl	80005e0 <__NVIC_SetPriorityGrouping>
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000796:	b580      	push	{r7, lr}
 8000798:	b086      	sub	sp, #24
 800079a:	af00      	add	r7, sp, #0
 800079c:	4603      	mov	r3, r0
 800079e:	60b9      	str	r1, [r7, #8]
 80007a0:	607a      	str	r2, [r7, #4]
 80007a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007a8:	f7ff ff3e 	bl	8000628 <__NVIC_GetPriorityGrouping>
 80007ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	68b9      	ldr	r1, [r7, #8]
 80007b2:	6978      	ldr	r0, [r7, #20]
 80007b4:	f7ff ff8e 	bl	80006d4 <NVIC_EncodePriority>
 80007b8:	4602      	mov	r2, r0
 80007ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007be:	4611      	mov	r1, r2
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff5d 	bl	8000680 <__NVIC_SetPriority>
}
 80007c6:	bf00      	nop
 80007c8:	3718      	adds	r7, #24
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	4603      	mov	r3, r0
 80007d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff31 	bl	8000644 <__NVIC_EnableIRQ>
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b082      	sub	sp, #8
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff ffa2 	bl	800073c <SysTick_Config>
 80007f8:	4603      	mov	r3, r0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000804:	b480      	push	{r7}
 8000806:	b089      	sub	sp, #36	@ 0x24
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800080e:	2300      	movs	r3, #0
 8000810:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000812:	2300      	movs	r3, #0
 8000814:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000816:	2300      	movs	r3, #0
 8000818:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800081a:	2300      	movs	r3, #0
 800081c:	61fb      	str	r3, [r7, #28]
 800081e:	e159      	b.n	8000ad4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000820:	2201      	movs	r2, #1
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	fa02 f303 	lsl.w	r3, r2, r3
 8000828:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	4013      	ands	r3, r2
 8000832:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000834:	693a      	ldr	r2, [r7, #16]
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	429a      	cmp	r2, r3
 800083a:	f040 8148 	bne.w	8000ace <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	f003 0303 	and.w	r3, r3, #3
 8000846:	2b01      	cmp	r3, #1
 8000848:	d005      	beq.n	8000856 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000852:	2b02      	cmp	r3, #2
 8000854:	d130      	bne.n	80008b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	2203      	movs	r2, #3
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	43db      	mvns	r3, r3
 8000868:	69ba      	ldr	r2, [r7, #24]
 800086a:	4013      	ands	r3, r2
 800086c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	68da      	ldr	r2, [r3, #12]
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	69ba      	ldr	r2, [r7, #24]
 800087c:	4313      	orrs	r3, r2
 800087e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	69ba      	ldr	r2, [r7, #24]
 8000884:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800088c:	2201      	movs	r2, #1
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	fa02 f303 	lsl.w	r3, r2, r3
 8000894:	43db      	mvns	r3, r3
 8000896:	69ba      	ldr	r2, [r7, #24]
 8000898:	4013      	ands	r3, r2
 800089a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	091b      	lsrs	r3, r3, #4
 80008a2:	f003 0201 	and.w	r2, r3, #1
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	69ba      	ldr	r2, [r7, #24]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	69ba      	ldr	r2, [r7, #24]
 80008b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	f003 0303 	and.w	r3, r3, #3
 80008c0:	2b03      	cmp	r3, #3
 80008c2:	d017      	beq.n	80008f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	005b      	lsls	r3, r3, #1
 80008ce:	2203      	movs	r2, #3
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	43db      	mvns	r3, r3
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	4013      	ands	r3, r2
 80008da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	689a      	ldr	r2, [r3, #8]
 80008e0:	69fb      	ldr	r3, [r7, #28]
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	fa02 f303 	lsl.w	r3, r2, r3
 80008e8:	69ba      	ldr	r2, [r7, #24]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	69ba      	ldr	r2, [r7, #24]
 80008f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	f003 0303 	and.w	r3, r3, #3
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	d123      	bne.n	8000948 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	08da      	lsrs	r2, r3, #3
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3208      	adds	r2, #8
 8000908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800090c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	f003 0307 	and.w	r3, r3, #7
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	220f      	movs	r2, #15
 8000918:	fa02 f303 	lsl.w	r3, r2, r3
 800091c:	43db      	mvns	r3, r3
 800091e:	69ba      	ldr	r2, [r7, #24]
 8000920:	4013      	ands	r3, r2
 8000922:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	691a      	ldr	r2, [r3, #16]
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	4313      	orrs	r3, r2
 8000938:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800093a:	69fb      	ldr	r3, [r7, #28]
 800093c:	08da      	lsrs	r2, r3, #3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3208      	adds	r2, #8
 8000942:	69b9      	ldr	r1, [r7, #24]
 8000944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	2203      	movs	r2, #3
 8000954:	fa02 f303 	lsl.w	r3, r2, r3
 8000958:	43db      	mvns	r3, r3
 800095a:	69ba      	ldr	r2, [r7, #24]
 800095c:	4013      	ands	r3, r2
 800095e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f003 0203 	and.w	r2, r3, #3
 8000968:	69fb      	ldr	r3, [r7, #28]
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	fa02 f303 	lsl.w	r3, r2, r3
 8000970:	69ba      	ldr	r2, [r7, #24]
 8000972:	4313      	orrs	r3, r2
 8000974:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	69ba      	ldr	r2, [r7, #24]
 800097a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000984:	2b00      	cmp	r3, #0
 8000986:	f000 80a2 	beq.w	8000ace <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	4b57      	ldr	r3, [pc, #348]	@ (8000aec <HAL_GPIO_Init+0x2e8>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000992:	4a56      	ldr	r2, [pc, #344]	@ (8000aec <HAL_GPIO_Init+0x2e8>)
 8000994:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000998:	6453      	str	r3, [r2, #68]	@ 0x44
 800099a:	4b54      	ldr	r3, [pc, #336]	@ (8000aec <HAL_GPIO_Init+0x2e8>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009a6:	4a52      	ldr	r2, [pc, #328]	@ (8000af0 <HAL_GPIO_Init+0x2ec>)
 80009a8:	69fb      	ldr	r3, [r7, #28]
 80009aa:	089b      	lsrs	r3, r3, #2
 80009ac:	3302      	adds	r3, #2
 80009ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	f003 0303 	and.w	r3, r3, #3
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	220f      	movs	r2, #15
 80009be:	fa02 f303 	lsl.w	r3, r2, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	69ba      	ldr	r2, [r7, #24]
 80009c6:	4013      	ands	r3, r2
 80009c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4a49      	ldr	r2, [pc, #292]	@ (8000af4 <HAL_GPIO_Init+0x2f0>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d019      	beq.n	8000a06 <HAL_GPIO_Init+0x202>
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a48      	ldr	r2, [pc, #288]	@ (8000af8 <HAL_GPIO_Init+0x2f4>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d013      	beq.n	8000a02 <HAL_GPIO_Init+0x1fe>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a47      	ldr	r2, [pc, #284]	@ (8000afc <HAL_GPIO_Init+0x2f8>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d00d      	beq.n	80009fe <HAL_GPIO_Init+0x1fa>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a46      	ldr	r2, [pc, #280]	@ (8000b00 <HAL_GPIO_Init+0x2fc>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d007      	beq.n	80009fa <HAL_GPIO_Init+0x1f6>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a45      	ldr	r2, [pc, #276]	@ (8000b04 <HAL_GPIO_Init+0x300>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d101      	bne.n	80009f6 <HAL_GPIO_Init+0x1f2>
 80009f2:	2304      	movs	r3, #4
 80009f4:	e008      	b.n	8000a08 <HAL_GPIO_Init+0x204>
 80009f6:	2307      	movs	r3, #7
 80009f8:	e006      	b.n	8000a08 <HAL_GPIO_Init+0x204>
 80009fa:	2303      	movs	r3, #3
 80009fc:	e004      	b.n	8000a08 <HAL_GPIO_Init+0x204>
 80009fe:	2302      	movs	r3, #2
 8000a00:	e002      	b.n	8000a08 <HAL_GPIO_Init+0x204>
 8000a02:	2301      	movs	r3, #1
 8000a04:	e000      	b.n	8000a08 <HAL_GPIO_Init+0x204>
 8000a06:	2300      	movs	r3, #0
 8000a08:	69fa      	ldr	r2, [r7, #28]
 8000a0a:	f002 0203 	and.w	r2, r2, #3
 8000a0e:	0092      	lsls	r2, r2, #2
 8000a10:	4093      	lsls	r3, r2
 8000a12:	69ba      	ldr	r2, [r7, #24]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a18:	4935      	ldr	r1, [pc, #212]	@ (8000af0 <HAL_GPIO_Init+0x2ec>)
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a26:	4b38      	ldr	r3, [pc, #224]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	43db      	mvns	r3, r3
 8000a30:	69ba      	ldr	r2, [r7, #24]
 8000a32:	4013      	ands	r3, r2
 8000a34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000a42:	69ba      	ldr	r2, [r7, #24]
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000a4a:	4a2f      	ldr	r2, [pc, #188]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a50:	4b2d      	ldr	r3, [pc, #180]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	43db      	mvns	r3, r3
 8000a5a:	69ba      	ldr	r2, [r7, #24]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d003      	beq.n	8000a74 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000a6c:	69ba      	ldr	r2, [r7, #24]
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000a74:	4a24      	ldr	r2, [pc, #144]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000a76:	69bb      	ldr	r3, [r7, #24]
 8000a78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a7a:	4b23      	ldr	r3, [pc, #140]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	43db      	mvns	r3, r3
 8000a84:	69ba      	ldr	r2, [r7, #24]
 8000a86:	4013      	ands	r3, r2
 8000a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d003      	beq.n	8000a9e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000a96:	69ba      	ldr	r2, [r7, #24]
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	43db      	mvns	r3, r3
 8000aae:	69ba      	ldr	r2, [r7, #24]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d003      	beq.n	8000ac8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ac8:	4a0f      	ldr	r2, [pc, #60]	@ (8000b08 <HAL_GPIO_Init+0x304>)
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	61fb      	str	r3, [r7, #28]
 8000ad4:	69fb      	ldr	r3, [r7, #28]
 8000ad6:	2b0f      	cmp	r3, #15
 8000ad8:	f67f aea2 	bls.w	8000820 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000adc:	bf00      	nop
 8000ade:	bf00      	nop
 8000ae0:	3724      	adds	r7, #36	@ 0x24
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40013800 	.word	0x40013800
 8000af4:	40020000 	.word	0x40020000
 8000af8:	40020400 	.word	0x40020400
 8000afc:	40020800 	.word	0x40020800
 8000b00:	40020c00 	.word	0x40020c00
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40013c00 	.word	0x40013c00

08000b0c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	460b      	mov	r3, r1
 8000b16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b1e:	887a      	ldrh	r2, [r7, #2]
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	4013      	ands	r3, r2
 8000b24:	041a      	lsls	r2, r3, #16
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	43d9      	mvns	r1, r3
 8000b2a:	887b      	ldrh	r3, [r7, #2]
 8000b2c:	400b      	ands	r3, r1
 8000b2e:	431a      	orrs	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	619a      	str	r2, [r3, #24]
}
 8000b34:	bf00      	nop
 8000b36:	3714      	adds	r7, #20
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000b4a:	4b08      	ldr	r3, [pc, #32]	@ (8000b6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b4c:	695a      	ldr	r2, [r3, #20]
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	4013      	ands	r3, r2
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d006      	beq.n	8000b64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b56:	4a05      	ldr	r2, [pc, #20]	@ (8000b6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b58:	88fb      	ldrh	r3, [r7, #6]
 8000b5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b5c:	88fb      	ldrh	r3, [r7, #6]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f000 fd7c 	bl	800165c <HAL_GPIO_EXTI_Callback>
  }
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40013c00 	.word	0x40013c00

08000b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000b74:	4b03      	ldr	r3, [pc, #12]	@ (8000b84 <HAL_RCC_GetHCLKFreq+0x14>)
 8000b76:	681b      	ldr	r3, [r3, #0]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000008 	.word	0x20000008

08000b88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000b8c:	f7ff fff0 	bl	8000b70 <HAL_RCC_GetHCLKFreq>
 8000b90:	4602      	mov	r2, r0
 8000b92:	4b05      	ldr	r3, [pc, #20]	@ (8000ba8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	0a9b      	lsrs	r3, r3, #10
 8000b98:	f003 0307 	and.w	r3, r3, #7
 8000b9c:	4903      	ldr	r1, [pc, #12]	@ (8000bac <HAL_RCC_GetPCLK1Freq+0x24>)
 8000b9e:	5ccb      	ldrb	r3, [r1, r3]
 8000ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	08002338 	.word	0x08002338

08000bb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000bb4:	f7ff ffdc 	bl	8000b70 <HAL_RCC_GetHCLKFreq>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	0b5b      	lsrs	r3, r3, #13
 8000bc0:	f003 0307 	and.w	r3, r3, #7
 8000bc4:	4903      	ldr	r1, [pc, #12]	@ (8000bd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000bc6:	5ccb      	ldrb	r3, [r1, r3]
 8000bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40023800 	.word	0x40023800
 8000bd4:	08002338 	.word	0x08002338

08000bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d101      	bne.n	8000bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e041      	b.n	8000c6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d106      	bne.n	8000c04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f000 f839 	bl	8000c76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2202      	movs	r2, #2
 8000c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3304      	adds	r3, #4
 8000c14:	4619      	mov	r1, r3
 8000c16:	4610      	mov	r0, r2
 8000c18:	f000 f9b2 	bl	8000f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2201      	movs	r2, #1
 8000c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2201      	movs	r2, #1
 8000c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2201      	movs	r2, #1
 8000c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2201      	movs	r2, #1
 8000c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2201      	movs	r2, #1
 8000c60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2201      	movs	r2, #1
 8000c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
	...

08000c8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d001      	beq.n	8000ca4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e044      	b.n	8000d2e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2202      	movs	r2, #2
 8000ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	68da      	ldr	r2, [r3, #12]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f042 0201 	orr.w	r2, r2, #1
 8000cba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a1e      	ldr	r2, [pc, #120]	@ (8000d3c <HAL_TIM_Base_Start_IT+0xb0>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d018      	beq.n	8000cf8 <HAL_TIM_Base_Start_IT+0x6c>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cce:	d013      	beq.n	8000cf8 <HAL_TIM_Base_Start_IT+0x6c>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a1a      	ldr	r2, [pc, #104]	@ (8000d40 <HAL_TIM_Base_Start_IT+0xb4>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d00e      	beq.n	8000cf8 <HAL_TIM_Base_Start_IT+0x6c>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a19      	ldr	r2, [pc, #100]	@ (8000d44 <HAL_TIM_Base_Start_IT+0xb8>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d009      	beq.n	8000cf8 <HAL_TIM_Base_Start_IT+0x6c>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a17      	ldr	r2, [pc, #92]	@ (8000d48 <HAL_TIM_Base_Start_IT+0xbc>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d004      	beq.n	8000cf8 <HAL_TIM_Base_Start_IT+0x6c>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a16      	ldr	r2, [pc, #88]	@ (8000d4c <HAL_TIM_Base_Start_IT+0xc0>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d111      	bne.n	8000d1c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	f003 0307 	and.w	r3, r3, #7
 8000d02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b06      	cmp	r3, #6
 8000d08:	d010      	beq.n	8000d2c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f042 0201 	orr.w	r2, r2, #1
 8000d18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000d1a:	e007      	b.n	8000d2c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f042 0201 	orr.w	r2, r2, #1
 8000d2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3714      	adds	r7, #20
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40010000 	.word	0x40010000
 8000d40:	40000400 	.word	0x40000400
 8000d44:	40000800 	.word	0x40000800
 8000d48:	40000c00 	.word	0x40000c00
 8000d4c:	40014000 	.word	0x40014000

08000d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	691b      	ldr	r3, [r3, #16]
 8000d66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d020      	beq.n	8000db4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	f003 0302 	and.w	r3, r3, #2
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d01b      	beq.n	8000db4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f06f 0202 	mvn.w	r2, #2
 8000d84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2201      	movs	r2, #1
 8000d8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	f003 0303 	and.w	r3, r3, #3
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d003      	beq.n	8000da2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f000 f8d2 	bl	8000f44 <HAL_TIM_IC_CaptureCallback>
 8000da0:	e005      	b.n	8000dae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f000 f8c4 	bl	8000f30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f000 f8d5 	bl	8000f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2200      	movs	r2, #0
 8000db2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d020      	beq.n	8000e00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d01b      	beq.n	8000e00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f06f 0204 	mvn.w	r2, #4
 8000dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d003      	beq.n	8000dee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f000 f8ac 	bl	8000f44 <HAL_TIM_IC_CaptureCallback>
 8000dec:	e005      	b.n	8000dfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f000 f89e 	bl	8000f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f000 f8af 	bl	8000f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d020      	beq.n	8000e4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d01b      	beq.n	8000e4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f06f 0208 	mvn.w	r2, #8
 8000e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2204      	movs	r2, #4
 8000e22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	69db      	ldr	r3, [r3, #28]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d003      	beq.n	8000e3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 f886 	bl	8000f44 <HAL_TIM_IC_CaptureCallback>
 8000e38:	e005      	b.n	8000e46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f000 f878 	bl	8000f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f000 f889 	bl	8000f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	f003 0310 	and.w	r3, r3, #16
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d020      	beq.n	8000e98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	f003 0310 	and.w	r3, r3, #16
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d01b      	beq.n	8000e98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f06f 0210 	mvn.w	r2, #16
 8000e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d003      	beq.n	8000e86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f000 f860 	bl	8000f44 <HAL_TIM_IC_CaptureCallback>
 8000e84:	e005      	b.n	8000e92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f000 f852 	bl	8000f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f000 f863 	bl	8000f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00c      	beq.n	8000ebc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	f003 0301 	and.w	r3, r3, #1
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d007      	beq.n	8000ebc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f06f 0201 	mvn.w	r2, #1
 8000eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f000 fcda 	bl	8001870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d00c      	beq.n	8000ee0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d007      	beq.n	8000ee0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8000ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f000 f8e6 	bl	80010ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d00c      	beq.n	8000f04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d007      	beq.n	8000f04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8000efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 f834 	bl	8000f6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	f003 0320 	and.w	r3, r3, #32
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00c      	beq.n	8000f28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	f003 0320 	and.w	r3, r3, #32
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d007      	beq.n	8000f28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f06f 0220 	mvn.w	r2, #32
 8000f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f000 f8b8 	bl	8001098 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a3a      	ldr	r2, [pc, #232]	@ (800107c <TIM_Base_SetConfig+0xfc>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00f      	beq.n	8000fb8 <TIM_Base_SetConfig+0x38>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f9e:	d00b      	beq.n	8000fb8 <TIM_Base_SetConfig+0x38>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a37      	ldr	r2, [pc, #220]	@ (8001080 <TIM_Base_SetConfig+0x100>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d007      	beq.n	8000fb8 <TIM_Base_SetConfig+0x38>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a36      	ldr	r2, [pc, #216]	@ (8001084 <TIM_Base_SetConfig+0x104>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d003      	beq.n	8000fb8 <TIM_Base_SetConfig+0x38>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a35      	ldr	r2, [pc, #212]	@ (8001088 <TIM_Base_SetConfig+0x108>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d108      	bne.n	8000fca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000fbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	68fa      	ldr	r2, [r7, #12]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a2b      	ldr	r2, [pc, #172]	@ (800107c <TIM_Base_SetConfig+0xfc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d01b      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fd8:	d017      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a28      	ldr	r2, [pc, #160]	@ (8001080 <TIM_Base_SetConfig+0x100>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d013      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a27      	ldr	r2, [pc, #156]	@ (8001084 <TIM_Base_SetConfig+0x104>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d00f      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a26      	ldr	r2, [pc, #152]	@ (8001088 <TIM_Base_SetConfig+0x108>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d00b      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a25      	ldr	r2, [pc, #148]	@ (800108c <TIM_Base_SetConfig+0x10c>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d007      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a24      	ldr	r2, [pc, #144]	@ (8001090 <TIM_Base_SetConfig+0x110>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d003      	beq.n	800100a <TIM_Base_SetConfig+0x8a>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a23      	ldr	r2, [pc, #140]	@ (8001094 <TIM_Base_SetConfig+0x114>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d108      	bne.n	800101c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	4313      	orrs	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	4313      	orrs	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a0e      	ldr	r2, [pc, #56]	@ (800107c <TIM_Base_SetConfig+0xfc>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d103      	bne.n	8001050 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	691a      	ldr	r2, [r3, #16]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2201      	movs	r2, #1
 8001054:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	691b      	ldr	r3, [r3, #16]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	2b01      	cmp	r3, #1
 8001060:	d105      	bne.n	800106e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	691b      	ldr	r3, [r3, #16]
 8001066:	f023 0201 	bic.w	r2, r3, #1
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	611a      	str	r2, [r3, #16]
  }
}
 800106e:	bf00      	nop
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40010000 	.word	0x40010000
 8001080:	40000400 	.word	0x40000400
 8001084:	40000800 	.word	0x40000800
 8001088:	40000c00 	.word	0x40000c00
 800108c:	40014000 	.word	0x40014000
 8001090:	40014400 	.word	0x40014400
 8001094:	40014800 	.word	0x40014800

08001098 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e042      	b.n	8001158 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d106      	bne.n	80010ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 f83a 	bl	8001160 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2224      	movs	r2, #36	@ 0x24
 80010f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68da      	ldr	r2, [r3, #12]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001102:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f000 f835 	bl	8001174 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	691a      	ldr	r2, [r3, #16]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001118:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	695a      	ldr	r2, [r3, #20]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001128:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	68da      	ldr	r2, [r3, #12]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001138:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2200      	movs	r2, #0
 800113e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2220      	movs	r2, #32
 8001144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2220      	movs	r2, #32
 800114c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001178:	b0c0      	sub	sp, #256	@ 0x100
 800117a:	af00      	add	r7, sp, #0
 800117c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	691b      	ldr	r3, [r3, #16]
 8001188:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800118c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001190:	68d9      	ldr	r1, [r3, #12]
 8001192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	ea40 0301 	orr.w	r3, r0, r1
 800119c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800119e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011a2:	689a      	ldr	r2, [r3, #8]
 80011a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011a8:	691b      	ldr	r3, [r3, #16]
 80011aa:	431a      	orrs	r2, r3
 80011ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	431a      	orrs	r2, r3
 80011b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80011c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80011cc:	f021 010c 	bic.w	r1, r1, #12
 80011d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80011da:	430b      	orrs	r3, r1
 80011dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80011de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80011ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011ee:	6999      	ldr	r1, [r3, #24]
 80011f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	ea40 0301 	orr.w	r3, r0, r1
 80011fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80011fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b8f      	ldr	r3, [pc, #572]	@ (8001440 <UART_SetConfig+0x2cc>)
 8001204:	429a      	cmp	r2, r3
 8001206:	d005      	beq.n	8001214 <UART_SetConfig+0xa0>
 8001208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	4b8d      	ldr	r3, [pc, #564]	@ (8001444 <UART_SetConfig+0x2d0>)
 8001210:	429a      	cmp	r2, r3
 8001212:	d104      	bne.n	800121e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001214:	f7ff fccc 	bl	8000bb0 <HAL_RCC_GetPCLK2Freq>
 8001218:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800121c:	e003      	b.n	8001226 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800121e:	f7ff fcb3 	bl	8000b88 <HAL_RCC_GetPCLK1Freq>
 8001222:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800122a:	69db      	ldr	r3, [r3, #28]
 800122c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001230:	f040 810c 	bne.w	800144c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001238:	2200      	movs	r2, #0
 800123a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800123e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001242:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001246:	4622      	mov	r2, r4
 8001248:	462b      	mov	r3, r5
 800124a:	1891      	adds	r1, r2, r2
 800124c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800124e:	415b      	adcs	r3, r3
 8001250:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001252:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001256:	4621      	mov	r1, r4
 8001258:	eb12 0801 	adds.w	r8, r2, r1
 800125c:	4629      	mov	r1, r5
 800125e:	eb43 0901 	adc.w	r9, r3, r1
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	f04f 0300 	mov.w	r3, #0
 800126a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800126e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001272:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001276:	4690      	mov	r8, r2
 8001278:	4699      	mov	r9, r3
 800127a:	4623      	mov	r3, r4
 800127c:	eb18 0303 	adds.w	r3, r8, r3
 8001280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001284:	462b      	mov	r3, r5
 8001286:	eb49 0303 	adc.w	r3, r9, r3
 800128a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800128e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800129a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800129e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80012a2:	460b      	mov	r3, r1
 80012a4:	18db      	adds	r3, r3, r3
 80012a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80012a8:	4613      	mov	r3, r2
 80012aa:	eb42 0303 	adc.w	r3, r2, r3
 80012ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80012b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80012b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80012b8:	f7fe ff8e 	bl	80001d8 <__aeabi_uldivmod>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4b61      	ldr	r3, [pc, #388]	@ (8001448 <UART_SetConfig+0x2d4>)
 80012c2:	fba3 2302 	umull	r2, r3, r3, r2
 80012c6:	095b      	lsrs	r3, r3, #5
 80012c8:	011c      	lsls	r4, r3, #4
 80012ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80012ce:	2200      	movs	r2, #0
 80012d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80012d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80012d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80012dc:	4642      	mov	r2, r8
 80012de:	464b      	mov	r3, r9
 80012e0:	1891      	adds	r1, r2, r2
 80012e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80012e4:	415b      	adcs	r3, r3
 80012e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80012e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80012ec:	4641      	mov	r1, r8
 80012ee:	eb12 0a01 	adds.w	sl, r2, r1
 80012f2:	4649      	mov	r1, r9
 80012f4:	eb43 0b01 	adc.w	fp, r3, r1
 80012f8:	f04f 0200 	mov.w	r2, #0
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001304:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800130c:	4692      	mov	sl, r2
 800130e:	469b      	mov	fp, r3
 8001310:	4643      	mov	r3, r8
 8001312:	eb1a 0303 	adds.w	r3, sl, r3
 8001316:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800131a:	464b      	mov	r3, r9
 800131c:	eb4b 0303 	adc.w	r3, fp, r3
 8001320:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001330:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001334:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001338:	460b      	mov	r3, r1
 800133a:	18db      	adds	r3, r3, r3
 800133c:	643b      	str	r3, [r7, #64]	@ 0x40
 800133e:	4613      	mov	r3, r2
 8001340:	eb42 0303 	adc.w	r3, r2, r3
 8001344:	647b      	str	r3, [r7, #68]	@ 0x44
 8001346:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800134a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800134e:	f7fe ff43 	bl	80001d8 <__aeabi_uldivmod>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4611      	mov	r1, r2
 8001358:	4b3b      	ldr	r3, [pc, #236]	@ (8001448 <UART_SetConfig+0x2d4>)
 800135a:	fba3 2301 	umull	r2, r3, r3, r1
 800135e:	095b      	lsrs	r3, r3, #5
 8001360:	2264      	movs	r2, #100	@ 0x64
 8001362:	fb02 f303 	mul.w	r3, r2, r3
 8001366:	1acb      	subs	r3, r1, r3
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800136e:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <UART_SetConfig+0x2d4>)
 8001370:	fba3 2302 	umull	r2, r3, r3, r2
 8001374:	095b      	lsrs	r3, r3, #5
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800137c:	441c      	add	r4, r3
 800137e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001382:	2200      	movs	r2, #0
 8001384:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001388:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800138c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001390:	4642      	mov	r2, r8
 8001392:	464b      	mov	r3, r9
 8001394:	1891      	adds	r1, r2, r2
 8001396:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001398:	415b      	adcs	r3, r3
 800139a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800139c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80013a0:	4641      	mov	r1, r8
 80013a2:	1851      	adds	r1, r2, r1
 80013a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80013a6:	4649      	mov	r1, r9
 80013a8:	414b      	adcs	r3, r1
 80013aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80013b8:	4659      	mov	r1, fp
 80013ba:	00cb      	lsls	r3, r1, #3
 80013bc:	4651      	mov	r1, sl
 80013be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013c2:	4651      	mov	r1, sl
 80013c4:	00ca      	lsls	r2, r1, #3
 80013c6:	4610      	mov	r0, r2
 80013c8:	4619      	mov	r1, r3
 80013ca:	4603      	mov	r3, r0
 80013cc:	4642      	mov	r2, r8
 80013ce:	189b      	adds	r3, r3, r2
 80013d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80013d4:	464b      	mov	r3, r9
 80013d6:	460a      	mov	r2, r1
 80013d8:	eb42 0303 	adc.w	r3, r2, r3
 80013dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80013e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80013ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80013f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80013f4:	460b      	mov	r3, r1
 80013f6:	18db      	adds	r3, r3, r3
 80013f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013fa:	4613      	mov	r3, r2
 80013fc:	eb42 0303 	adc.w	r3, r2, r3
 8001400:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001402:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001406:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800140a:	f7fe fee5 	bl	80001d8 <__aeabi_uldivmod>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <UART_SetConfig+0x2d4>)
 8001414:	fba3 1302 	umull	r1, r3, r3, r2
 8001418:	095b      	lsrs	r3, r3, #5
 800141a:	2164      	movs	r1, #100	@ 0x64
 800141c:	fb01 f303 	mul.w	r3, r1, r3
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	3332      	adds	r3, #50	@ 0x32
 8001426:	4a08      	ldr	r2, [pc, #32]	@ (8001448 <UART_SetConfig+0x2d4>)
 8001428:	fba2 2303 	umull	r2, r3, r2, r3
 800142c:	095b      	lsrs	r3, r3, #5
 800142e:	f003 0207 	and.w	r2, r3, #7
 8001432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4422      	add	r2, r4
 800143a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800143c:	e106      	b.n	800164c <UART_SetConfig+0x4d8>
 800143e:	bf00      	nop
 8001440:	40011000 	.word	0x40011000
 8001444:	40011400 	.word	0x40011400
 8001448:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800144c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001450:	2200      	movs	r2, #0
 8001452:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001456:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800145a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800145e:	4642      	mov	r2, r8
 8001460:	464b      	mov	r3, r9
 8001462:	1891      	adds	r1, r2, r2
 8001464:	6239      	str	r1, [r7, #32]
 8001466:	415b      	adcs	r3, r3
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
 800146a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800146e:	4641      	mov	r1, r8
 8001470:	1854      	adds	r4, r2, r1
 8001472:	4649      	mov	r1, r9
 8001474:	eb43 0501 	adc.w	r5, r3, r1
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	00eb      	lsls	r3, r5, #3
 8001482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001486:	00e2      	lsls	r2, r4, #3
 8001488:	4614      	mov	r4, r2
 800148a:	461d      	mov	r5, r3
 800148c:	4643      	mov	r3, r8
 800148e:	18e3      	adds	r3, r4, r3
 8001490:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001494:	464b      	mov	r3, r9
 8001496:	eb45 0303 	adc.w	r3, r5, r3
 800149a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800149e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80014aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80014ba:	4629      	mov	r1, r5
 80014bc:	008b      	lsls	r3, r1, #2
 80014be:	4621      	mov	r1, r4
 80014c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80014c4:	4621      	mov	r1, r4
 80014c6:	008a      	lsls	r2, r1, #2
 80014c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80014cc:	f7fe fe84 	bl	80001d8 <__aeabi_uldivmod>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4b60      	ldr	r3, [pc, #384]	@ (8001658 <UART_SetConfig+0x4e4>)
 80014d6:	fba3 2302 	umull	r2, r3, r3, r2
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	011c      	lsls	r4, r3, #4
 80014de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80014e2:	2200      	movs	r2, #0
 80014e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80014f0:	4642      	mov	r2, r8
 80014f2:	464b      	mov	r3, r9
 80014f4:	1891      	adds	r1, r2, r2
 80014f6:	61b9      	str	r1, [r7, #24]
 80014f8:	415b      	adcs	r3, r3
 80014fa:	61fb      	str	r3, [r7, #28]
 80014fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001500:	4641      	mov	r1, r8
 8001502:	1851      	adds	r1, r2, r1
 8001504:	6139      	str	r1, [r7, #16]
 8001506:	4649      	mov	r1, r9
 8001508:	414b      	adcs	r3, r1
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001518:	4659      	mov	r1, fp
 800151a:	00cb      	lsls	r3, r1, #3
 800151c:	4651      	mov	r1, sl
 800151e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001522:	4651      	mov	r1, sl
 8001524:	00ca      	lsls	r2, r1, #3
 8001526:	4610      	mov	r0, r2
 8001528:	4619      	mov	r1, r3
 800152a:	4603      	mov	r3, r0
 800152c:	4642      	mov	r2, r8
 800152e:	189b      	adds	r3, r3, r2
 8001530:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001534:	464b      	mov	r3, r9
 8001536:	460a      	mov	r2, r1
 8001538:	eb42 0303 	adc.w	r3, r2, r3
 800153c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	67bb      	str	r3, [r7, #120]	@ 0x78
 800154a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001558:	4649      	mov	r1, r9
 800155a:	008b      	lsls	r3, r1, #2
 800155c:	4641      	mov	r1, r8
 800155e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001562:	4641      	mov	r1, r8
 8001564:	008a      	lsls	r2, r1, #2
 8001566:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800156a:	f7fe fe35 	bl	80001d8 <__aeabi_uldivmod>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4611      	mov	r1, r2
 8001574:	4b38      	ldr	r3, [pc, #224]	@ (8001658 <UART_SetConfig+0x4e4>)
 8001576:	fba3 2301 	umull	r2, r3, r3, r1
 800157a:	095b      	lsrs	r3, r3, #5
 800157c:	2264      	movs	r2, #100	@ 0x64
 800157e:	fb02 f303 	mul.w	r3, r2, r3
 8001582:	1acb      	subs	r3, r1, r3
 8001584:	011b      	lsls	r3, r3, #4
 8001586:	3332      	adds	r3, #50	@ 0x32
 8001588:	4a33      	ldr	r2, [pc, #204]	@ (8001658 <UART_SetConfig+0x4e4>)
 800158a:	fba2 2303 	umull	r2, r3, r2, r3
 800158e:	095b      	lsrs	r3, r3, #5
 8001590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001594:	441c      	add	r4, r3
 8001596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800159a:	2200      	movs	r2, #0
 800159c:	673b      	str	r3, [r7, #112]	@ 0x70
 800159e:	677a      	str	r2, [r7, #116]	@ 0x74
 80015a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80015a4:	4642      	mov	r2, r8
 80015a6:	464b      	mov	r3, r9
 80015a8:	1891      	adds	r1, r2, r2
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	415b      	adcs	r3, r3
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015b4:	4641      	mov	r1, r8
 80015b6:	1851      	adds	r1, r2, r1
 80015b8:	6039      	str	r1, [r7, #0]
 80015ba:	4649      	mov	r1, r9
 80015bc:	414b      	adcs	r3, r1
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80015cc:	4659      	mov	r1, fp
 80015ce:	00cb      	lsls	r3, r1, #3
 80015d0:	4651      	mov	r1, sl
 80015d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015d6:	4651      	mov	r1, sl
 80015d8:	00ca      	lsls	r2, r1, #3
 80015da:	4610      	mov	r0, r2
 80015dc:	4619      	mov	r1, r3
 80015de:	4603      	mov	r3, r0
 80015e0:	4642      	mov	r2, r8
 80015e2:	189b      	adds	r3, r3, r2
 80015e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80015e6:	464b      	mov	r3, r9
 80015e8:	460a      	mov	r2, r1
 80015ea:	eb42 0303 	adc.w	r3, r2, r3
 80015ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80015f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80015fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001608:	4649      	mov	r1, r9
 800160a:	008b      	lsls	r3, r1, #2
 800160c:	4641      	mov	r1, r8
 800160e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001612:	4641      	mov	r1, r8
 8001614:	008a      	lsls	r2, r1, #2
 8001616:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800161a:	f7fe fddd 	bl	80001d8 <__aeabi_uldivmod>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <UART_SetConfig+0x4e4>)
 8001624:	fba3 1302 	umull	r1, r3, r3, r2
 8001628:	095b      	lsrs	r3, r3, #5
 800162a:	2164      	movs	r1, #100	@ 0x64
 800162c:	fb01 f303 	mul.w	r3, r1, r3
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	011b      	lsls	r3, r3, #4
 8001634:	3332      	adds	r3, #50	@ 0x32
 8001636:	4a08      	ldr	r2, [pc, #32]	@ (8001658 <UART_SetConfig+0x4e4>)
 8001638:	fba2 2303 	umull	r2, r3, r2, r3
 800163c:	095b      	lsrs	r3, r3, #5
 800163e:	f003 020f 	and.w	r2, r3, #15
 8001642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4422      	add	r2, r4
 800164a:	609a      	str	r2, [r3, #8]
}
 800164c:	bf00      	nop
 800164e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001652:	46bd      	mov	sp, r7
 8001654:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001658:	51eb851f 	.word	0x51eb851f

0800165c <HAL_GPIO_EXTI_Callback>:
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
    {
    }

}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001676:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800167a:	f7ff fa61 	bl	8000b40 <HAL_GPIO_EXTI_IRQHandler>
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <main>:




int main(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    HAL_Init();
 8001688:	f7fe ff3c 	bl	8000504 <HAL_Init>
    tim_timebase_init();
 800168c:	f000 f8b2 	bl	80017f4 <tim_timebase_init>
    uart_init();
 8001690:	f000 f906 	bl	80018a0 <uart_init>


    while (1)
    {
    	printf("A second elasped\r\n");
 8001694:	4801      	ldr	r0, [pc, #4]	@ (800169c <main+0x18>)
 8001696:	f000 faa5 	bl	8001be4 <puts>
 800169a:	e7fb      	b.n	8001694 <main+0x10>
 800169c:	08002324 	.word	0x08002324

080016a0 <SysTick_Handler>:
    }
}

void SysTick_Handler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80016a4:	f7fe ff88 	bl	80005b8 <HAL_IncTick>
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}

080016ac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	e00a      	b.n	80016d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016be:	f3af 8000 	nop.w
 80016c2:	4601      	mov	r1, r0
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	1c5a      	adds	r2, r3, #1
 80016c8:	60ba      	str	r2, [r7, #8]
 80016ca:	b2ca      	uxtb	r2, r1
 80016cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	3301      	adds	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	429a      	cmp	r2, r3
 80016da:	dbf0      	blt.n	80016be <_read+0x12>
  }

  return len;
 80016dc:	687b      	ldr	r3, [r7, #4]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3718      	adds	r7, #24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b086      	sub	sp, #24
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	e009      	b.n	800170c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	60ba      	str	r2, [r7, #8]
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	dbf1      	blt.n	80016f8 <_write+0x12>
  }
  return len;
 8001714:	687b      	ldr	r3, [r7, #4]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <_close>:

int _close(int file)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001726:	f04f 33ff 	mov.w	r3, #4294967295
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001746:	605a      	str	r2, [r3, #4]
  return 0;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <_isatty>:

int _isatty(int file)
{
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800175e:	2301      	movs	r3, #1
}
 8001760:	4618      	mov	r0, r3
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001790:	4a14      	ldr	r2, [pc, #80]	@ (80017e4 <_sbrk+0x5c>)
 8001792:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <_sbrk+0x60>)
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800179c:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <_sbrk+0x64>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d102      	bne.n	80017aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a4:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <_sbrk+0x64>)
 80017a6:	4a12      	ldr	r2, [pc, #72]	@ (80017f0 <_sbrk+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d207      	bcs.n	80017c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b8:	f000 fb42 	bl	8001e40 <__errno>
 80017bc:	4603      	mov	r3, r0
 80017be:	220c      	movs	r2, #12
 80017c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
 80017c6:	e009      	b.n	80017dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	4a05      	ldr	r2, [pc, #20]	@ (80017ec <_sbrk+0x64>)
 80017d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20020000 	.word	0x20020000
 80017e8:	00000400 	.word	0x00000400
 80017ec:	20000088 	.word	0x20000088
 80017f0:	20000268 	.word	0x20000268

080017f4 <tim_timebase_init>:
#include "tim.h"

TIM_HandleTypeDef TimHandle;

void tim_timebase_init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
    // Enable Timer Clock
    TIMx_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	4b19      	ldr	r3, [pc, #100]	@ (8001864 <tim_timebase_init+0x70>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	4a18      	ldr	r2, [pc, #96]	@ (8001864 <tim_timebase_init+0x70>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	6413      	str	r3, [r2, #64]	@ 0x40
 800180a:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <tim_timebase_init+0x70>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]

    // Configure Timer Base
    TimHandle.Instance = TIMx;
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <tim_timebase_init+0x74>)
 8001818:	4a14      	ldr	r2, [pc, #80]	@ (800186c <tim_timebase_init+0x78>)
 800181a:	601a      	str	r2, [r3, #0]
    TimHandle.Init.Prescaler = 1600 - 1;                // 84MHz / 1600 = 52.5kHz
 800181c:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <tim_timebase_init+0x74>)
 800181e:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001822:	605a      	str	r2, [r3, #4]
    TimHandle.Init.Period = 10000 - 1;                  // 52.5kHz / 10000 = 5.25Hz (~190ms)
 8001824:	4b10      	ldr	r3, [pc, #64]	@ (8001868 <tim_timebase_init+0x74>)
 8001826:	f242 720f 	movw	r2, #9999	@ 0x270f
 800182a:	60da      	str	r2, [r3, #12]
    TimHandle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182c:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <tim_timebase_init+0x74>)
 800182e:	2200      	movs	r2, #0
 8001830:	611a      	str	r2, [r3, #16]
    TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001832:	4b0d      	ldr	r3, [pc, #52]	@ (8001868 <tim_timebase_init+0x74>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
    TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001838:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <tim_timebase_init+0x74>)
 800183a:	2200      	movs	r2, #0
 800183c:	619a      	str	r2, [r3, #24]

    HAL_TIM_Base_Init(&TimHandle);
 800183e:	480a      	ldr	r0, [pc, #40]	@ (8001868 <tim_timebase_init+0x74>)
 8001840:	f7ff f9ca 	bl	8000bd8 <HAL_TIM_Base_Init>

    HAL_NVIC_SetPriority(TIMx_IRQn, 0, 0);
 8001844:	2200      	movs	r2, #0
 8001846:	2100      	movs	r1, #0
 8001848:	201d      	movs	r0, #29
 800184a:	f7fe ffa4 	bl	8000796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIMx_IRQn);
 800184e:	201d      	movs	r0, #29
 8001850:	f7fe ffbd 	bl	80007ce <HAL_NVIC_EnableIRQ>

    HAL_TIM_Base_Start_IT(&TimHandle);
 8001854:	4804      	ldr	r0, [pc, #16]	@ (8001868 <tim_timebase_init+0x74>)
 8001856:	f7ff fa19 	bl	8000c8c <HAL_TIM_Base_Start_IT>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800
 8001868:	2000008c 	.word	0x2000008c
 800186c:	40000400 	.word	0x40000400

08001870 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001878:	2120      	movs	r1, #32
 800187a:	4803      	ldr	r0, [pc, #12]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x18>)
 800187c:	f7ff f946 	bl	8000b0c <HAL_GPIO_TogglePin>
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40020000 	.word	0x40020000

0800188c <TIM3_IRQHandler>:

void TIMx_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&TimHandle);
 8001890:	4802      	ldr	r0, [pc, #8]	@ (800189c <TIM3_IRQHandler+0x10>)
 8001892:	f7ff fa5d 	bl	8000d50 <HAL_TIM_IRQHandler>
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	2000008c 	.word	0x2000008c

080018a0 <uart_init>:
#include "uart.h"

UART_HandleTypeDef huart1;

void uart_init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a6:	f107 030c 	add.w	r3, r7, #12
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]

    // === 1. Enable Clocks ===
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	4b25      	ldr	r3, [pc, #148]	@ (8001950 <uart_init+0xb0>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	4a24      	ldr	r2, [pc, #144]	@ (8001950 <uart_init+0xb0>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c6:	4b22      	ldr	r3, [pc, #136]	@ (8001950 <uart_init+0xb0>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_USART1_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001950 <uart_init+0xb0>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018da:	4a1d      	ldr	r2, [pc, #116]	@ (8001950 <uart_init+0xb0>)
 80018dc:	f043 0310 	orr.w	r3, r3, #16
 80018e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <uart_init+0xb0>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]

    // === 2. Configure PA9 (TX) and PA10 (RX) ===
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 80018ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f8:	2301      	movs	r3, #1
 80018fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fc:	2303      	movs	r3, #3
 80018fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001900:	2307      	movs	r3, #7
 8001902:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001904:	f107 030c 	add.w	r3, r7, #12
 8001908:	4619      	mov	r1, r3
 800190a:	4812      	ldr	r0, [pc, #72]	@ (8001954 <uart_init+0xb4>)
 800190c:	f7fe ff7a 	bl	8000804 <HAL_GPIO_Init>

    // === 3. Configure USART1 ===
    huart1.Instance = USART1;
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <uart_init+0xb8>)
 8001912:	4a12      	ldr	r2, [pc, #72]	@ (800195c <uart_init+0xbc>)
 8001914:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <uart_init+0xb8>)
 8001918:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800191c:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800191e:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <uart_init+0xb8>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <uart_init+0xb8>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 800192a:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <uart_init+0xb8>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001930:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <uart_init+0xb8>)
 8001932:	220c      	movs	r2, #12
 8001934:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001936:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <uart_init+0xb8>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800193c:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <uart_init+0xb8>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart1);
 8001942:	4805      	ldr	r0, [pc, #20]	@ (8001958 <uart_init+0xb8>)
 8001944:	f7ff fbbc 	bl	80010c0 <HAL_UART_Init>
}
 8001948:	bf00      	nop
 800194a:	3720      	adds	r7, #32
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40023800 	.word	0x40023800
 8001954:	40020000 	.word	0x40020000
 8001958:	200000d4 	.word	0x200000d4
 800195c:	40011000 	.word	0x40011000

08001960 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001960:	480d      	ldr	r0, [pc, #52]	@ (8001998 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001962:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001964:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001968:	480c      	ldr	r0, [pc, #48]	@ (800199c <LoopForever+0x6>)
  ldr r1, =_edata
 800196a:	490d      	ldr	r1, [pc, #52]	@ (80019a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <LoopForever+0xe>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001970:	e002      	b.n	8001978 <LoopCopyDataInit>

08001972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001976:	3304      	adds	r3, #4

08001978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800197c:	d3f9      	bcc.n	8001972 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197e:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001980:	4c0a      	ldr	r4, [pc, #40]	@ (80019ac <LoopForever+0x16>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001984:	e001      	b.n	800198a <LoopFillZerobss>

08001986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001988:	3204      	adds	r2, #4

0800198a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800198c:	d3fb      	bcc.n	8001986 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800198e:	f000 fa5d 	bl	8001e4c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8001992:	f7ff fe77 	bl	8001684 <main>

08001996 <LoopForever>:

LoopForever:
  b LoopForever
 8001996:	e7fe      	b.n	8001996 <LoopForever>
  ldr   r0, =_estack
 8001998:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800199c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80019a4:	08002350 	.word	0x08002350
  ldr r2, =_sbss
 80019a8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80019ac:	20000268 	.word	0x20000268

080019b0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019b0:	e7fe      	b.n	80019b0 <ADC_IRQHandler>
	...

080019b4 <std>:
 80019b4:	2300      	movs	r3, #0
 80019b6:	b510      	push	{r4, lr}
 80019b8:	4604      	mov	r4, r0
 80019ba:	e9c0 3300 	strd	r3, r3, [r0]
 80019be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80019c2:	6083      	str	r3, [r0, #8]
 80019c4:	8181      	strh	r1, [r0, #12]
 80019c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80019c8:	81c2      	strh	r2, [r0, #14]
 80019ca:	6183      	str	r3, [r0, #24]
 80019cc:	4619      	mov	r1, r3
 80019ce:	2208      	movs	r2, #8
 80019d0:	305c      	adds	r0, #92	@ 0x5c
 80019d2:	f000 f9e7 	bl	8001da4 <memset>
 80019d6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <std+0x58>)
 80019d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80019da:	4b0d      	ldr	r3, [pc, #52]	@ (8001a10 <std+0x5c>)
 80019dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80019de:	4b0d      	ldr	r3, [pc, #52]	@ (8001a14 <std+0x60>)
 80019e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80019e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a18 <std+0x64>)
 80019e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80019e6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <std+0x68>)
 80019e8:	6224      	str	r4, [r4, #32]
 80019ea:	429c      	cmp	r4, r3
 80019ec:	d006      	beq.n	80019fc <std+0x48>
 80019ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80019f2:	4294      	cmp	r4, r2
 80019f4:	d002      	beq.n	80019fc <std+0x48>
 80019f6:	33d0      	adds	r3, #208	@ 0xd0
 80019f8:	429c      	cmp	r4, r3
 80019fa:	d105      	bne.n	8001a08 <std+0x54>
 80019fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a04:	f000 ba46 	b.w	8001e94 <__retarget_lock_init_recursive>
 8001a08:	bd10      	pop	{r4, pc}
 8001a0a:	bf00      	nop
 8001a0c:	08001bf5 	.word	0x08001bf5
 8001a10:	08001c17 	.word	0x08001c17
 8001a14:	08001c4f 	.word	0x08001c4f
 8001a18:	08001c73 	.word	0x08001c73
 8001a1c:	2000011c 	.word	0x2000011c

08001a20 <stdio_exit_handler>:
 8001a20:	4a02      	ldr	r2, [pc, #8]	@ (8001a2c <stdio_exit_handler+0xc>)
 8001a22:	4903      	ldr	r1, [pc, #12]	@ (8001a30 <stdio_exit_handler+0x10>)
 8001a24:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <stdio_exit_handler+0x14>)
 8001a26:	f000 b869 	b.w	8001afc <_fwalk_sglue>
 8001a2a:	bf00      	nop
 8001a2c:	2000000c 	.word	0x2000000c
 8001a30:	08002195 	.word	0x08002195
 8001a34:	2000001c 	.word	0x2000001c

08001a38 <cleanup_stdio>:
 8001a38:	6841      	ldr	r1, [r0, #4]
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <cleanup_stdio+0x34>)
 8001a3c:	4299      	cmp	r1, r3
 8001a3e:	b510      	push	{r4, lr}
 8001a40:	4604      	mov	r4, r0
 8001a42:	d001      	beq.n	8001a48 <cleanup_stdio+0x10>
 8001a44:	f000 fba6 	bl	8002194 <_fflush_r>
 8001a48:	68a1      	ldr	r1, [r4, #8]
 8001a4a:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <cleanup_stdio+0x38>)
 8001a4c:	4299      	cmp	r1, r3
 8001a4e:	d002      	beq.n	8001a56 <cleanup_stdio+0x1e>
 8001a50:	4620      	mov	r0, r4
 8001a52:	f000 fb9f 	bl	8002194 <_fflush_r>
 8001a56:	68e1      	ldr	r1, [r4, #12]
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <cleanup_stdio+0x3c>)
 8001a5a:	4299      	cmp	r1, r3
 8001a5c:	d004      	beq.n	8001a68 <cleanup_stdio+0x30>
 8001a5e:	4620      	mov	r0, r4
 8001a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a64:	f000 bb96 	b.w	8002194 <_fflush_r>
 8001a68:	bd10      	pop	{r4, pc}
 8001a6a:	bf00      	nop
 8001a6c:	2000011c 	.word	0x2000011c
 8001a70:	20000184 	.word	0x20000184
 8001a74:	200001ec 	.word	0x200001ec

08001a78 <global_stdio_init.part.0>:
 8001a78:	b510      	push	{r4, lr}
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa8 <global_stdio_init.part.0+0x30>)
 8001a7c:	4c0b      	ldr	r4, [pc, #44]	@ (8001aac <global_stdio_init.part.0+0x34>)
 8001a7e:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab0 <global_stdio_init.part.0+0x38>)
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	4620      	mov	r0, r4
 8001a84:	2200      	movs	r2, #0
 8001a86:	2104      	movs	r1, #4
 8001a88:	f7ff ff94 	bl	80019b4 <std>
 8001a8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001a90:	2201      	movs	r2, #1
 8001a92:	2109      	movs	r1, #9
 8001a94:	f7ff ff8e 	bl	80019b4 <std>
 8001a98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001aa2:	2112      	movs	r1, #18
 8001aa4:	f7ff bf86 	b.w	80019b4 <std>
 8001aa8:	20000254 	.word	0x20000254
 8001aac:	2000011c 	.word	0x2000011c
 8001ab0:	08001a21 	.word	0x08001a21

08001ab4 <__sfp_lock_acquire>:
 8001ab4:	4801      	ldr	r0, [pc, #4]	@ (8001abc <__sfp_lock_acquire+0x8>)
 8001ab6:	f000 b9ee 	b.w	8001e96 <__retarget_lock_acquire_recursive>
 8001aba:	bf00      	nop
 8001abc:	2000025d 	.word	0x2000025d

08001ac0 <__sfp_lock_release>:
 8001ac0:	4801      	ldr	r0, [pc, #4]	@ (8001ac8 <__sfp_lock_release+0x8>)
 8001ac2:	f000 b9e9 	b.w	8001e98 <__retarget_lock_release_recursive>
 8001ac6:	bf00      	nop
 8001ac8:	2000025d 	.word	0x2000025d

08001acc <__sinit>:
 8001acc:	b510      	push	{r4, lr}
 8001ace:	4604      	mov	r4, r0
 8001ad0:	f7ff fff0 	bl	8001ab4 <__sfp_lock_acquire>
 8001ad4:	6a23      	ldr	r3, [r4, #32]
 8001ad6:	b11b      	cbz	r3, 8001ae0 <__sinit+0x14>
 8001ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001adc:	f7ff bff0 	b.w	8001ac0 <__sfp_lock_release>
 8001ae0:	4b04      	ldr	r3, [pc, #16]	@ (8001af4 <__sinit+0x28>)
 8001ae2:	6223      	str	r3, [r4, #32]
 8001ae4:	4b04      	ldr	r3, [pc, #16]	@ (8001af8 <__sinit+0x2c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f5      	bne.n	8001ad8 <__sinit+0xc>
 8001aec:	f7ff ffc4 	bl	8001a78 <global_stdio_init.part.0>
 8001af0:	e7f2      	b.n	8001ad8 <__sinit+0xc>
 8001af2:	bf00      	nop
 8001af4:	08001a39 	.word	0x08001a39
 8001af8:	20000254 	.word	0x20000254

08001afc <_fwalk_sglue>:
 8001afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b00:	4607      	mov	r7, r0
 8001b02:	4688      	mov	r8, r1
 8001b04:	4614      	mov	r4, r2
 8001b06:	2600      	movs	r6, #0
 8001b08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001b0c:	f1b9 0901 	subs.w	r9, r9, #1
 8001b10:	d505      	bpl.n	8001b1e <_fwalk_sglue+0x22>
 8001b12:	6824      	ldr	r4, [r4, #0]
 8001b14:	2c00      	cmp	r4, #0
 8001b16:	d1f7      	bne.n	8001b08 <_fwalk_sglue+0xc>
 8001b18:	4630      	mov	r0, r6
 8001b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b1e:	89ab      	ldrh	r3, [r5, #12]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d907      	bls.n	8001b34 <_fwalk_sglue+0x38>
 8001b24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	d003      	beq.n	8001b34 <_fwalk_sglue+0x38>
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	4638      	mov	r0, r7
 8001b30:	47c0      	blx	r8
 8001b32:	4306      	orrs	r6, r0
 8001b34:	3568      	adds	r5, #104	@ 0x68
 8001b36:	e7e9      	b.n	8001b0c <_fwalk_sglue+0x10>

08001b38 <_puts_r>:
 8001b38:	6a03      	ldr	r3, [r0, #32]
 8001b3a:	b570      	push	{r4, r5, r6, lr}
 8001b3c:	6884      	ldr	r4, [r0, #8]
 8001b3e:	4605      	mov	r5, r0
 8001b40:	460e      	mov	r6, r1
 8001b42:	b90b      	cbnz	r3, 8001b48 <_puts_r+0x10>
 8001b44:	f7ff ffc2 	bl	8001acc <__sinit>
 8001b48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001b4a:	07db      	lsls	r3, r3, #31
 8001b4c:	d405      	bmi.n	8001b5a <_puts_r+0x22>
 8001b4e:	89a3      	ldrh	r3, [r4, #12]
 8001b50:	0598      	lsls	r0, r3, #22
 8001b52:	d402      	bmi.n	8001b5a <_puts_r+0x22>
 8001b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001b56:	f000 f99e 	bl	8001e96 <__retarget_lock_acquire_recursive>
 8001b5a:	89a3      	ldrh	r3, [r4, #12]
 8001b5c:	0719      	lsls	r1, r3, #28
 8001b5e:	d502      	bpl.n	8001b66 <_puts_r+0x2e>
 8001b60:	6923      	ldr	r3, [r4, #16]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d135      	bne.n	8001bd2 <_puts_r+0x9a>
 8001b66:	4621      	mov	r1, r4
 8001b68:	4628      	mov	r0, r5
 8001b6a:	f000 f8c5 	bl	8001cf8 <__swsetup_r>
 8001b6e:	b380      	cbz	r0, 8001bd2 <_puts_r+0x9a>
 8001b70:	f04f 35ff 	mov.w	r5, #4294967295
 8001b74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001b76:	07da      	lsls	r2, r3, #31
 8001b78:	d405      	bmi.n	8001b86 <_puts_r+0x4e>
 8001b7a:	89a3      	ldrh	r3, [r4, #12]
 8001b7c:	059b      	lsls	r3, r3, #22
 8001b7e:	d402      	bmi.n	8001b86 <_puts_r+0x4e>
 8001b80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001b82:	f000 f989 	bl	8001e98 <__retarget_lock_release_recursive>
 8001b86:	4628      	mov	r0, r5
 8001b88:	bd70      	pop	{r4, r5, r6, pc}
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	da04      	bge.n	8001b98 <_puts_r+0x60>
 8001b8e:	69a2      	ldr	r2, [r4, #24]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	dc17      	bgt.n	8001bc4 <_puts_r+0x8c>
 8001b94:	290a      	cmp	r1, #10
 8001b96:	d015      	beq.n	8001bc4 <_puts_r+0x8c>
 8001b98:	6823      	ldr	r3, [r4, #0]
 8001b9a:	1c5a      	adds	r2, r3, #1
 8001b9c:	6022      	str	r2, [r4, #0]
 8001b9e:	7019      	strb	r1, [r3, #0]
 8001ba0:	68a3      	ldr	r3, [r4, #8]
 8001ba2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	60a3      	str	r3, [r4, #8]
 8001baa:	2900      	cmp	r1, #0
 8001bac:	d1ed      	bne.n	8001b8a <_puts_r+0x52>
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	da11      	bge.n	8001bd6 <_puts_r+0x9e>
 8001bb2:	4622      	mov	r2, r4
 8001bb4:	210a      	movs	r1, #10
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	f000 f85f 	bl	8001c7a <__swbuf_r>
 8001bbc:	3001      	adds	r0, #1
 8001bbe:	d0d7      	beq.n	8001b70 <_puts_r+0x38>
 8001bc0:	250a      	movs	r5, #10
 8001bc2:	e7d7      	b.n	8001b74 <_puts_r+0x3c>
 8001bc4:	4622      	mov	r2, r4
 8001bc6:	4628      	mov	r0, r5
 8001bc8:	f000 f857 	bl	8001c7a <__swbuf_r>
 8001bcc:	3001      	adds	r0, #1
 8001bce:	d1e7      	bne.n	8001ba0 <_puts_r+0x68>
 8001bd0:	e7ce      	b.n	8001b70 <_puts_r+0x38>
 8001bd2:	3e01      	subs	r6, #1
 8001bd4:	e7e4      	b.n	8001ba0 <_puts_r+0x68>
 8001bd6:	6823      	ldr	r3, [r4, #0]
 8001bd8:	1c5a      	adds	r2, r3, #1
 8001bda:	6022      	str	r2, [r4, #0]
 8001bdc:	220a      	movs	r2, #10
 8001bde:	701a      	strb	r2, [r3, #0]
 8001be0:	e7ee      	b.n	8001bc0 <_puts_r+0x88>
	...

08001be4 <puts>:
 8001be4:	4b02      	ldr	r3, [pc, #8]	@ (8001bf0 <puts+0xc>)
 8001be6:	4601      	mov	r1, r0
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	f7ff bfa5 	b.w	8001b38 <_puts_r>
 8001bee:	bf00      	nop
 8001bf0:	20000018 	.word	0x20000018

08001bf4 <__sread>:
 8001bf4:	b510      	push	{r4, lr}
 8001bf6:	460c      	mov	r4, r1
 8001bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001bfc:	f000 f8fc 	bl	8001df8 <_read_r>
 8001c00:	2800      	cmp	r0, #0
 8001c02:	bfab      	itete	ge
 8001c04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001c06:	89a3      	ldrhlt	r3, [r4, #12]
 8001c08:	181b      	addge	r3, r3, r0
 8001c0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001c0e:	bfac      	ite	ge
 8001c10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001c12:	81a3      	strhlt	r3, [r4, #12]
 8001c14:	bd10      	pop	{r4, pc}

08001c16 <__swrite>:
 8001c16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c1a:	461f      	mov	r7, r3
 8001c1c:	898b      	ldrh	r3, [r1, #12]
 8001c1e:	05db      	lsls	r3, r3, #23
 8001c20:	4605      	mov	r5, r0
 8001c22:	460c      	mov	r4, r1
 8001c24:	4616      	mov	r6, r2
 8001c26:	d505      	bpl.n	8001c34 <__swrite+0x1e>
 8001c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f000 f8d0 	bl	8001dd4 <_lseek_r>
 8001c34:	89a3      	ldrh	r3, [r4, #12]
 8001c36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c3e:	81a3      	strh	r3, [r4, #12]
 8001c40:	4632      	mov	r2, r6
 8001c42:	463b      	mov	r3, r7
 8001c44:	4628      	mov	r0, r5
 8001c46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c4a:	f000 b8e7 	b.w	8001e1c <_write_r>

08001c4e <__sseek>:
 8001c4e:	b510      	push	{r4, lr}
 8001c50:	460c      	mov	r4, r1
 8001c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c56:	f000 f8bd 	bl	8001dd4 <_lseek_r>
 8001c5a:	1c43      	adds	r3, r0, #1
 8001c5c:	89a3      	ldrh	r3, [r4, #12]
 8001c5e:	bf15      	itete	ne
 8001c60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001c62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001c66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001c6a:	81a3      	strheq	r3, [r4, #12]
 8001c6c:	bf18      	it	ne
 8001c6e:	81a3      	strhne	r3, [r4, #12]
 8001c70:	bd10      	pop	{r4, pc}

08001c72 <__sclose>:
 8001c72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c76:	f000 b89d 	b.w	8001db4 <_close_r>

08001c7a <__swbuf_r>:
 8001c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c7c:	460e      	mov	r6, r1
 8001c7e:	4614      	mov	r4, r2
 8001c80:	4605      	mov	r5, r0
 8001c82:	b118      	cbz	r0, 8001c8c <__swbuf_r+0x12>
 8001c84:	6a03      	ldr	r3, [r0, #32]
 8001c86:	b90b      	cbnz	r3, 8001c8c <__swbuf_r+0x12>
 8001c88:	f7ff ff20 	bl	8001acc <__sinit>
 8001c8c:	69a3      	ldr	r3, [r4, #24]
 8001c8e:	60a3      	str	r3, [r4, #8]
 8001c90:	89a3      	ldrh	r3, [r4, #12]
 8001c92:	071a      	lsls	r2, r3, #28
 8001c94:	d501      	bpl.n	8001c9a <__swbuf_r+0x20>
 8001c96:	6923      	ldr	r3, [r4, #16]
 8001c98:	b943      	cbnz	r3, 8001cac <__swbuf_r+0x32>
 8001c9a:	4621      	mov	r1, r4
 8001c9c:	4628      	mov	r0, r5
 8001c9e:	f000 f82b 	bl	8001cf8 <__swsetup_r>
 8001ca2:	b118      	cbz	r0, 8001cac <__swbuf_r+0x32>
 8001ca4:	f04f 37ff 	mov.w	r7, #4294967295
 8001ca8:	4638      	mov	r0, r7
 8001caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cac:	6823      	ldr	r3, [r4, #0]
 8001cae:	6922      	ldr	r2, [r4, #16]
 8001cb0:	1a98      	subs	r0, r3, r2
 8001cb2:	6963      	ldr	r3, [r4, #20]
 8001cb4:	b2f6      	uxtb	r6, r6
 8001cb6:	4283      	cmp	r3, r0
 8001cb8:	4637      	mov	r7, r6
 8001cba:	dc05      	bgt.n	8001cc8 <__swbuf_r+0x4e>
 8001cbc:	4621      	mov	r1, r4
 8001cbe:	4628      	mov	r0, r5
 8001cc0:	f000 fa68 	bl	8002194 <_fflush_r>
 8001cc4:	2800      	cmp	r0, #0
 8001cc6:	d1ed      	bne.n	8001ca4 <__swbuf_r+0x2a>
 8001cc8:	68a3      	ldr	r3, [r4, #8]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	60a3      	str	r3, [r4, #8]
 8001cce:	6823      	ldr	r3, [r4, #0]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	6022      	str	r2, [r4, #0]
 8001cd4:	701e      	strb	r6, [r3, #0]
 8001cd6:	6962      	ldr	r2, [r4, #20]
 8001cd8:	1c43      	adds	r3, r0, #1
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d004      	beq.n	8001ce8 <__swbuf_r+0x6e>
 8001cde:	89a3      	ldrh	r3, [r4, #12]
 8001ce0:	07db      	lsls	r3, r3, #31
 8001ce2:	d5e1      	bpl.n	8001ca8 <__swbuf_r+0x2e>
 8001ce4:	2e0a      	cmp	r6, #10
 8001ce6:	d1df      	bne.n	8001ca8 <__swbuf_r+0x2e>
 8001ce8:	4621      	mov	r1, r4
 8001cea:	4628      	mov	r0, r5
 8001cec:	f000 fa52 	bl	8002194 <_fflush_r>
 8001cf0:	2800      	cmp	r0, #0
 8001cf2:	d0d9      	beq.n	8001ca8 <__swbuf_r+0x2e>
 8001cf4:	e7d6      	b.n	8001ca4 <__swbuf_r+0x2a>
	...

08001cf8 <__swsetup_r>:
 8001cf8:	b538      	push	{r3, r4, r5, lr}
 8001cfa:	4b29      	ldr	r3, [pc, #164]	@ (8001da0 <__swsetup_r+0xa8>)
 8001cfc:	4605      	mov	r5, r0
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	460c      	mov	r4, r1
 8001d02:	b118      	cbz	r0, 8001d0c <__swsetup_r+0x14>
 8001d04:	6a03      	ldr	r3, [r0, #32]
 8001d06:	b90b      	cbnz	r3, 8001d0c <__swsetup_r+0x14>
 8001d08:	f7ff fee0 	bl	8001acc <__sinit>
 8001d0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d10:	0719      	lsls	r1, r3, #28
 8001d12:	d422      	bmi.n	8001d5a <__swsetup_r+0x62>
 8001d14:	06da      	lsls	r2, r3, #27
 8001d16:	d407      	bmi.n	8001d28 <__swsetup_r+0x30>
 8001d18:	2209      	movs	r2, #9
 8001d1a:	602a      	str	r2, [r5, #0]
 8001d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d20:	81a3      	strh	r3, [r4, #12]
 8001d22:	f04f 30ff 	mov.w	r0, #4294967295
 8001d26:	e033      	b.n	8001d90 <__swsetup_r+0x98>
 8001d28:	0758      	lsls	r0, r3, #29
 8001d2a:	d512      	bpl.n	8001d52 <__swsetup_r+0x5a>
 8001d2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001d2e:	b141      	cbz	r1, 8001d42 <__swsetup_r+0x4a>
 8001d30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001d34:	4299      	cmp	r1, r3
 8001d36:	d002      	beq.n	8001d3e <__swsetup_r+0x46>
 8001d38:	4628      	mov	r0, r5
 8001d3a:	f000 f8af 	bl	8001e9c <_free_r>
 8001d3e:	2300      	movs	r3, #0
 8001d40:	6363      	str	r3, [r4, #52]	@ 0x34
 8001d42:	89a3      	ldrh	r3, [r4, #12]
 8001d44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001d48:	81a3      	strh	r3, [r4, #12]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	6063      	str	r3, [r4, #4]
 8001d4e:	6923      	ldr	r3, [r4, #16]
 8001d50:	6023      	str	r3, [r4, #0]
 8001d52:	89a3      	ldrh	r3, [r4, #12]
 8001d54:	f043 0308 	orr.w	r3, r3, #8
 8001d58:	81a3      	strh	r3, [r4, #12]
 8001d5a:	6923      	ldr	r3, [r4, #16]
 8001d5c:	b94b      	cbnz	r3, 8001d72 <__swsetup_r+0x7a>
 8001d5e:	89a3      	ldrh	r3, [r4, #12]
 8001d60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d68:	d003      	beq.n	8001d72 <__swsetup_r+0x7a>
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	4628      	mov	r0, r5
 8001d6e:	f000 fa5f 	bl	8002230 <__smakebuf_r>
 8001d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d76:	f013 0201 	ands.w	r2, r3, #1
 8001d7a:	d00a      	beq.n	8001d92 <__swsetup_r+0x9a>
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	60a2      	str	r2, [r4, #8]
 8001d80:	6962      	ldr	r2, [r4, #20]
 8001d82:	4252      	negs	r2, r2
 8001d84:	61a2      	str	r2, [r4, #24]
 8001d86:	6922      	ldr	r2, [r4, #16]
 8001d88:	b942      	cbnz	r2, 8001d9c <__swsetup_r+0xa4>
 8001d8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001d8e:	d1c5      	bne.n	8001d1c <__swsetup_r+0x24>
 8001d90:	bd38      	pop	{r3, r4, r5, pc}
 8001d92:	0799      	lsls	r1, r3, #30
 8001d94:	bf58      	it	pl
 8001d96:	6962      	ldrpl	r2, [r4, #20]
 8001d98:	60a2      	str	r2, [r4, #8]
 8001d9a:	e7f4      	b.n	8001d86 <__swsetup_r+0x8e>
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	e7f7      	b.n	8001d90 <__swsetup_r+0x98>
 8001da0:	20000018 	.word	0x20000018

08001da4 <memset>:
 8001da4:	4402      	add	r2, r0
 8001da6:	4603      	mov	r3, r0
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d100      	bne.n	8001dae <memset+0xa>
 8001dac:	4770      	bx	lr
 8001dae:	f803 1b01 	strb.w	r1, [r3], #1
 8001db2:	e7f9      	b.n	8001da8 <memset+0x4>

08001db4 <_close_r>:
 8001db4:	b538      	push	{r3, r4, r5, lr}
 8001db6:	4d06      	ldr	r5, [pc, #24]	@ (8001dd0 <_close_r+0x1c>)
 8001db8:	2300      	movs	r3, #0
 8001dba:	4604      	mov	r4, r0
 8001dbc:	4608      	mov	r0, r1
 8001dbe:	602b      	str	r3, [r5, #0]
 8001dc0:	f7ff fcad 	bl	800171e <_close>
 8001dc4:	1c43      	adds	r3, r0, #1
 8001dc6:	d102      	bne.n	8001dce <_close_r+0x1a>
 8001dc8:	682b      	ldr	r3, [r5, #0]
 8001dca:	b103      	cbz	r3, 8001dce <_close_r+0x1a>
 8001dcc:	6023      	str	r3, [r4, #0]
 8001dce:	bd38      	pop	{r3, r4, r5, pc}
 8001dd0:	20000258 	.word	0x20000258

08001dd4 <_lseek_r>:
 8001dd4:	b538      	push	{r3, r4, r5, lr}
 8001dd6:	4d07      	ldr	r5, [pc, #28]	@ (8001df4 <_lseek_r+0x20>)
 8001dd8:	4604      	mov	r4, r0
 8001dda:	4608      	mov	r0, r1
 8001ddc:	4611      	mov	r1, r2
 8001dde:	2200      	movs	r2, #0
 8001de0:	602a      	str	r2, [r5, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	f7ff fcc2 	bl	800176c <_lseek>
 8001de8:	1c43      	adds	r3, r0, #1
 8001dea:	d102      	bne.n	8001df2 <_lseek_r+0x1e>
 8001dec:	682b      	ldr	r3, [r5, #0]
 8001dee:	b103      	cbz	r3, 8001df2 <_lseek_r+0x1e>
 8001df0:	6023      	str	r3, [r4, #0]
 8001df2:	bd38      	pop	{r3, r4, r5, pc}
 8001df4:	20000258 	.word	0x20000258

08001df8 <_read_r>:
 8001df8:	b538      	push	{r3, r4, r5, lr}
 8001dfa:	4d07      	ldr	r5, [pc, #28]	@ (8001e18 <_read_r+0x20>)
 8001dfc:	4604      	mov	r4, r0
 8001dfe:	4608      	mov	r0, r1
 8001e00:	4611      	mov	r1, r2
 8001e02:	2200      	movs	r2, #0
 8001e04:	602a      	str	r2, [r5, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	f7ff fc50 	bl	80016ac <_read>
 8001e0c:	1c43      	adds	r3, r0, #1
 8001e0e:	d102      	bne.n	8001e16 <_read_r+0x1e>
 8001e10:	682b      	ldr	r3, [r5, #0]
 8001e12:	b103      	cbz	r3, 8001e16 <_read_r+0x1e>
 8001e14:	6023      	str	r3, [r4, #0]
 8001e16:	bd38      	pop	{r3, r4, r5, pc}
 8001e18:	20000258 	.word	0x20000258

08001e1c <_write_r>:
 8001e1c:	b538      	push	{r3, r4, r5, lr}
 8001e1e:	4d07      	ldr	r5, [pc, #28]	@ (8001e3c <_write_r+0x20>)
 8001e20:	4604      	mov	r4, r0
 8001e22:	4608      	mov	r0, r1
 8001e24:	4611      	mov	r1, r2
 8001e26:	2200      	movs	r2, #0
 8001e28:	602a      	str	r2, [r5, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	f7ff fc5b 	bl	80016e6 <_write>
 8001e30:	1c43      	adds	r3, r0, #1
 8001e32:	d102      	bne.n	8001e3a <_write_r+0x1e>
 8001e34:	682b      	ldr	r3, [r5, #0]
 8001e36:	b103      	cbz	r3, 8001e3a <_write_r+0x1e>
 8001e38:	6023      	str	r3, [r4, #0]
 8001e3a:	bd38      	pop	{r3, r4, r5, pc}
 8001e3c:	20000258 	.word	0x20000258

08001e40 <__errno>:
 8001e40:	4b01      	ldr	r3, [pc, #4]	@ (8001e48 <__errno+0x8>)
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000018 	.word	0x20000018

08001e4c <__libc_init_array>:
 8001e4c:	b570      	push	{r4, r5, r6, lr}
 8001e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8001e84 <__libc_init_array+0x38>)
 8001e50:	4c0d      	ldr	r4, [pc, #52]	@ (8001e88 <__libc_init_array+0x3c>)
 8001e52:	1b64      	subs	r4, r4, r5
 8001e54:	10a4      	asrs	r4, r4, #2
 8001e56:	2600      	movs	r6, #0
 8001e58:	42a6      	cmp	r6, r4
 8001e5a:	d109      	bne.n	8001e70 <__libc_init_array+0x24>
 8001e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8001e8c <__libc_init_array+0x40>)
 8001e5e:	4c0c      	ldr	r4, [pc, #48]	@ (8001e90 <__libc_init_array+0x44>)
 8001e60:	f000 fa54 	bl	800230c <_init>
 8001e64:	1b64      	subs	r4, r4, r5
 8001e66:	10a4      	asrs	r4, r4, #2
 8001e68:	2600      	movs	r6, #0
 8001e6a:	42a6      	cmp	r6, r4
 8001e6c:	d105      	bne.n	8001e7a <__libc_init_array+0x2e>
 8001e6e:	bd70      	pop	{r4, r5, r6, pc}
 8001e70:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e74:	4798      	blx	r3
 8001e76:	3601      	adds	r6, #1
 8001e78:	e7ee      	b.n	8001e58 <__libc_init_array+0xc>
 8001e7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e7e:	4798      	blx	r3
 8001e80:	3601      	adds	r6, #1
 8001e82:	e7f2      	b.n	8001e6a <__libc_init_array+0x1e>
 8001e84:	08002348 	.word	0x08002348
 8001e88:	08002348 	.word	0x08002348
 8001e8c:	08002348 	.word	0x08002348
 8001e90:	0800234c 	.word	0x0800234c

08001e94 <__retarget_lock_init_recursive>:
 8001e94:	4770      	bx	lr

08001e96 <__retarget_lock_acquire_recursive>:
 8001e96:	4770      	bx	lr

08001e98 <__retarget_lock_release_recursive>:
 8001e98:	4770      	bx	lr
	...

08001e9c <_free_r>:
 8001e9c:	b538      	push	{r3, r4, r5, lr}
 8001e9e:	4605      	mov	r5, r0
 8001ea0:	2900      	cmp	r1, #0
 8001ea2:	d041      	beq.n	8001f28 <_free_r+0x8c>
 8001ea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ea8:	1f0c      	subs	r4, r1, #4
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	bfb8      	it	lt
 8001eae:	18e4      	addlt	r4, r4, r3
 8001eb0:	f000 f8e0 	bl	8002074 <__malloc_lock>
 8001eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8001f2c <_free_r+0x90>)
 8001eb6:	6813      	ldr	r3, [r2, #0]
 8001eb8:	b933      	cbnz	r3, 8001ec8 <_free_r+0x2c>
 8001eba:	6063      	str	r3, [r4, #4]
 8001ebc:	6014      	str	r4, [r2, #0]
 8001ebe:	4628      	mov	r0, r5
 8001ec0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ec4:	f000 b8dc 	b.w	8002080 <__malloc_unlock>
 8001ec8:	42a3      	cmp	r3, r4
 8001eca:	d908      	bls.n	8001ede <_free_r+0x42>
 8001ecc:	6820      	ldr	r0, [r4, #0]
 8001ece:	1821      	adds	r1, r4, r0
 8001ed0:	428b      	cmp	r3, r1
 8001ed2:	bf01      	itttt	eq
 8001ed4:	6819      	ldreq	r1, [r3, #0]
 8001ed6:	685b      	ldreq	r3, [r3, #4]
 8001ed8:	1809      	addeq	r1, r1, r0
 8001eda:	6021      	streq	r1, [r4, #0]
 8001edc:	e7ed      	b.n	8001eba <_free_r+0x1e>
 8001ede:	461a      	mov	r2, r3
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	b10b      	cbz	r3, 8001ee8 <_free_r+0x4c>
 8001ee4:	42a3      	cmp	r3, r4
 8001ee6:	d9fa      	bls.n	8001ede <_free_r+0x42>
 8001ee8:	6811      	ldr	r1, [r2, #0]
 8001eea:	1850      	adds	r0, r2, r1
 8001eec:	42a0      	cmp	r0, r4
 8001eee:	d10b      	bne.n	8001f08 <_free_r+0x6c>
 8001ef0:	6820      	ldr	r0, [r4, #0]
 8001ef2:	4401      	add	r1, r0
 8001ef4:	1850      	adds	r0, r2, r1
 8001ef6:	4283      	cmp	r3, r0
 8001ef8:	6011      	str	r1, [r2, #0]
 8001efa:	d1e0      	bne.n	8001ebe <_free_r+0x22>
 8001efc:	6818      	ldr	r0, [r3, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	6053      	str	r3, [r2, #4]
 8001f02:	4408      	add	r0, r1
 8001f04:	6010      	str	r0, [r2, #0]
 8001f06:	e7da      	b.n	8001ebe <_free_r+0x22>
 8001f08:	d902      	bls.n	8001f10 <_free_r+0x74>
 8001f0a:	230c      	movs	r3, #12
 8001f0c:	602b      	str	r3, [r5, #0]
 8001f0e:	e7d6      	b.n	8001ebe <_free_r+0x22>
 8001f10:	6820      	ldr	r0, [r4, #0]
 8001f12:	1821      	adds	r1, r4, r0
 8001f14:	428b      	cmp	r3, r1
 8001f16:	bf04      	itt	eq
 8001f18:	6819      	ldreq	r1, [r3, #0]
 8001f1a:	685b      	ldreq	r3, [r3, #4]
 8001f1c:	6063      	str	r3, [r4, #4]
 8001f1e:	bf04      	itt	eq
 8001f20:	1809      	addeq	r1, r1, r0
 8001f22:	6021      	streq	r1, [r4, #0]
 8001f24:	6054      	str	r4, [r2, #4]
 8001f26:	e7ca      	b.n	8001ebe <_free_r+0x22>
 8001f28:	bd38      	pop	{r3, r4, r5, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000264 	.word	0x20000264

08001f30 <sbrk_aligned>:
 8001f30:	b570      	push	{r4, r5, r6, lr}
 8001f32:	4e0f      	ldr	r6, [pc, #60]	@ (8001f70 <sbrk_aligned+0x40>)
 8001f34:	460c      	mov	r4, r1
 8001f36:	6831      	ldr	r1, [r6, #0]
 8001f38:	4605      	mov	r5, r0
 8001f3a:	b911      	cbnz	r1, 8001f42 <sbrk_aligned+0x12>
 8001f3c:	f000 f9d6 	bl	80022ec <_sbrk_r>
 8001f40:	6030      	str	r0, [r6, #0]
 8001f42:	4621      	mov	r1, r4
 8001f44:	4628      	mov	r0, r5
 8001f46:	f000 f9d1 	bl	80022ec <_sbrk_r>
 8001f4a:	1c43      	adds	r3, r0, #1
 8001f4c:	d103      	bne.n	8001f56 <sbrk_aligned+0x26>
 8001f4e:	f04f 34ff 	mov.w	r4, #4294967295
 8001f52:	4620      	mov	r0, r4
 8001f54:	bd70      	pop	{r4, r5, r6, pc}
 8001f56:	1cc4      	adds	r4, r0, #3
 8001f58:	f024 0403 	bic.w	r4, r4, #3
 8001f5c:	42a0      	cmp	r0, r4
 8001f5e:	d0f8      	beq.n	8001f52 <sbrk_aligned+0x22>
 8001f60:	1a21      	subs	r1, r4, r0
 8001f62:	4628      	mov	r0, r5
 8001f64:	f000 f9c2 	bl	80022ec <_sbrk_r>
 8001f68:	3001      	adds	r0, #1
 8001f6a:	d1f2      	bne.n	8001f52 <sbrk_aligned+0x22>
 8001f6c:	e7ef      	b.n	8001f4e <sbrk_aligned+0x1e>
 8001f6e:	bf00      	nop
 8001f70:	20000260 	.word	0x20000260

08001f74 <_malloc_r>:
 8001f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f78:	1ccd      	adds	r5, r1, #3
 8001f7a:	f025 0503 	bic.w	r5, r5, #3
 8001f7e:	3508      	adds	r5, #8
 8001f80:	2d0c      	cmp	r5, #12
 8001f82:	bf38      	it	cc
 8001f84:	250c      	movcc	r5, #12
 8001f86:	2d00      	cmp	r5, #0
 8001f88:	4606      	mov	r6, r0
 8001f8a:	db01      	blt.n	8001f90 <_malloc_r+0x1c>
 8001f8c:	42a9      	cmp	r1, r5
 8001f8e:	d904      	bls.n	8001f9a <_malloc_r+0x26>
 8001f90:	230c      	movs	r3, #12
 8001f92:	6033      	str	r3, [r6, #0]
 8001f94:	2000      	movs	r0, #0
 8001f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002070 <_malloc_r+0xfc>
 8001f9e:	f000 f869 	bl	8002074 <__malloc_lock>
 8001fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8001fa6:	461c      	mov	r4, r3
 8001fa8:	bb44      	cbnz	r4, 8001ffc <_malloc_r+0x88>
 8001faa:	4629      	mov	r1, r5
 8001fac:	4630      	mov	r0, r6
 8001fae:	f7ff ffbf 	bl	8001f30 <sbrk_aligned>
 8001fb2:	1c43      	adds	r3, r0, #1
 8001fb4:	4604      	mov	r4, r0
 8001fb6:	d158      	bne.n	800206a <_malloc_r+0xf6>
 8001fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8001fbc:	4627      	mov	r7, r4
 8001fbe:	2f00      	cmp	r7, #0
 8001fc0:	d143      	bne.n	800204a <_malloc_r+0xd6>
 8001fc2:	2c00      	cmp	r4, #0
 8001fc4:	d04b      	beq.n	800205e <_malloc_r+0xea>
 8001fc6:	6823      	ldr	r3, [r4, #0]
 8001fc8:	4639      	mov	r1, r7
 8001fca:	4630      	mov	r0, r6
 8001fcc:	eb04 0903 	add.w	r9, r4, r3
 8001fd0:	f000 f98c 	bl	80022ec <_sbrk_r>
 8001fd4:	4581      	cmp	r9, r0
 8001fd6:	d142      	bne.n	800205e <_malloc_r+0xea>
 8001fd8:	6821      	ldr	r1, [r4, #0]
 8001fda:	1a6d      	subs	r5, r5, r1
 8001fdc:	4629      	mov	r1, r5
 8001fde:	4630      	mov	r0, r6
 8001fe0:	f7ff ffa6 	bl	8001f30 <sbrk_aligned>
 8001fe4:	3001      	adds	r0, #1
 8001fe6:	d03a      	beq.n	800205e <_malloc_r+0xea>
 8001fe8:	6823      	ldr	r3, [r4, #0]
 8001fea:	442b      	add	r3, r5
 8001fec:	6023      	str	r3, [r4, #0]
 8001fee:	f8d8 3000 	ldr.w	r3, [r8]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	bb62      	cbnz	r2, 8002050 <_malloc_r+0xdc>
 8001ff6:	f8c8 7000 	str.w	r7, [r8]
 8001ffa:	e00f      	b.n	800201c <_malloc_r+0xa8>
 8001ffc:	6822      	ldr	r2, [r4, #0]
 8001ffe:	1b52      	subs	r2, r2, r5
 8002000:	d420      	bmi.n	8002044 <_malloc_r+0xd0>
 8002002:	2a0b      	cmp	r2, #11
 8002004:	d917      	bls.n	8002036 <_malloc_r+0xc2>
 8002006:	1961      	adds	r1, r4, r5
 8002008:	42a3      	cmp	r3, r4
 800200a:	6025      	str	r5, [r4, #0]
 800200c:	bf18      	it	ne
 800200e:	6059      	strne	r1, [r3, #4]
 8002010:	6863      	ldr	r3, [r4, #4]
 8002012:	bf08      	it	eq
 8002014:	f8c8 1000 	streq.w	r1, [r8]
 8002018:	5162      	str	r2, [r4, r5]
 800201a:	604b      	str	r3, [r1, #4]
 800201c:	4630      	mov	r0, r6
 800201e:	f000 f82f 	bl	8002080 <__malloc_unlock>
 8002022:	f104 000b 	add.w	r0, r4, #11
 8002026:	1d23      	adds	r3, r4, #4
 8002028:	f020 0007 	bic.w	r0, r0, #7
 800202c:	1ac2      	subs	r2, r0, r3
 800202e:	bf1c      	itt	ne
 8002030:	1a1b      	subne	r3, r3, r0
 8002032:	50a3      	strne	r3, [r4, r2]
 8002034:	e7af      	b.n	8001f96 <_malloc_r+0x22>
 8002036:	6862      	ldr	r2, [r4, #4]
 8002038:	42a3      	cmp	r3, r4
 800203a:	bf0c      	ite	eq
 800203c:	f8c8 2000 	streq.w	r2, [r8]
 8002040:	605a      	strne	r2, [r3, #4]
 8002042:	e7eb      	b.n	800201c <_malloc_r+0xa8>
 8002044:	4623      	mov	r3, r4
 8002046:	6864      	ldr	r4, [r4, #4]
 8002048:	e7ae      	b.n	8001fa8 <_malloc_r+0x34>
 800204a:	463c      	mov	r4, r7
 800204c:	687f      	ldr	r7, [r7, #4]
 800204e:	e7b6      	b.n	8001fbe <_malloc_r+0x4a>
 8002050:	461a      	mov	r2, r3
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	42a3      	cmp	r3, r4
 8002056:	d1fb      	bne.n	8002050 <_malloc_r+0xdc>
 8002058:	2300      	movs	r3, #0
 800205a:	6053      	str	r3, [r2, #4]
 800205c:	e7de      	b.n	800201c <_malloc_r+0xa8>
 800205e:	230c      	movs	r3, #12
 8002060:	6033      	str	r3, [r6, #0]
 8002062:	4630      	mov	r0, r6
 8002064:	f000 f80c 	bl	8002080 <__malloc_unlock>
 8002068:	e794      	b.n	8001f94 <_malloc_r+0x20>
 800206a:	6005      	str	r5, [r0, #0]
 800206c:	e7d6      	b.n	800201c <_malloc_r+0xa8>
 800206e:	bf00      	nop
 8002070:	20000264 	.word	0x20000264

08002074 <__malloc_lock>:
 8002074:	4801      	ldr	r0, [pc, #4]	@ (800207c <__malloc_lock+0x8>)
 8002076:	f7ff bf0e 	b.w	8001e96 <__retarget_lock_acquire_recursive>
 800207a:	bf00      	nop
 800207c:	2000025c 	.word	0x2000025c

08002080 <__malloc_unlock>:
 8002080:	4801      	ldr	r0, [pc, #4]	@ (8002088 <__malloc_unlock+0x8>)
 8002082:	f7ff bf09 	b.w	8001e98 <__retarget_lock_release_recursive>
 8002086:	bf00      	nop
 8002088:	2000025c 	.word	0x2000025c

0800208c <__sflush_r>:
 800208c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002094:	0716      	lsls	r6, r2, #28
 8002096:	4605      	mov	r5, r0
 8002098:	460c      	mov	r4, r1
 800209a:	d454      	bmi.n	8002146 <__sflush_r+0xba>
 800209c:	684b      	ldr	r3, [r1, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	dc02      	bgt.n	80020a8 <__sflush_r+0x1c>
 80020a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	dd48      	ble.n	800213a <__sflush_r+0xae>
 80020a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80020aa:	2e00      	cmp	r6, #0
 80020ac:	d045      	beq.n	800213a <__sflush_r+0xae>
 80020ae:	2300      	movs	r3, #0
 80020b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80020b4:	682f      	ldr	r7, [r5, #0]
 80020b6:	6a21      	ldr	r1, [r4, #32]
 80020b8:	602b      	str	r3, [r5, #0]
 80020ba:	d030      	beq.n	800211e <__sflush_r+0x92>
 80020bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80020be:	89a3      	ldrh	r3, [r4, #12]
 80020c0:	0759      	lsls	r1, r3, #29
 80020c2:	d505      	bpl.n	80020d0 <__sflush_r+0x44>
 80020c4:	6863      	ldr	r3, [r4, #4]
 80020c6:	1ad2      	subs	r2, r2, r3
 80020c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80020ca:	b10b      	cbz	r3, 80020d0 <__sflush_r+0x44>
 80020cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020ce:	1ad2      	subs	r2, r2, r3
 80020d0:	2300      	movs	r3, #0
 80020d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80020d4:	6a21      	ldr	r1, [r4, #32]
 80020d6:	4628      	mov	r0, r5
 80020d8:	47b0      	blx	r6
 80020da:	1c43      	adds	r3, r0, #1
 80020dc:	89a3      	ldrh	r3, [r4, #12]
 80020de:	d106      	bne.n	80020ee <__sflush_r+0x62>
 80020e0:	6829      	ldr	r1, [r5, #0]
 80020e2:	291d      	cmp	r1, #29
 80020e4:	d82b      	bhi.n	800213e <__sflush_r+0xb2>
 80020e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002190 <__sflush_r+0x104>)
 80020e8:	40ca      	lsrs	r2, r1
 80020ea:	07d6      	lsls	r6, r2, #31
 80020ec:	d527      	bpl.n	800213e <__sflush_r+0xb2>
 80020ee:	2200      	movs	r2, #0
 80020f0:	6062      	str	r2, [r4, #4]
 80020f2:	04d9      	lsls	r1, r3, #19
 80020f4:	6922      	ldr	r2, [r4, #16]
 80020f6:	6022      	str	r2, [r4, #0]
 80020f8:	d504      	bpl.n	8002104 <__sflush_r+0x78>
 80020fa:	1c42      	adds	r2, r0, #1
 80020fc:	d101      	bne.n	8002102 <__sflush_r+0x76>
 80020fe:	682b      	ldr	r3, [r5, #0]
 8002100:	b903      	cbnz	r3, 8002104 <__sflush_r+0x78>
 8002102:	6560      	str	r0, [r4, #84]	@ 0x54
 8002104:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002106:	602f      	str	r7, [r5, #0]
 8002108:	b1b9      	cbz	r1, 800213a <__sflush_r+0xae>
 800210a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800210e:	4299      	cmp	r1, r3
 8002110:	d002      	beq.n	8002118 <__sflush_r+0x8c>
 8002112:	4628      	mov	r0, r5
 8002114:	f7ff fec2 	bl	8001e9c <_free_r>
 8002118:	2300      	movs	r3, #0
 800211a:	6363      	str	r3, [r4, #52]	@ 0x34
 800211c:	e00d      	b.n	800213a <__sflush_r+0xae>
 800211e:	2301      	movs	r3, #1
 8002120:	4628      	mov	r0, r5
 8002122:	47b0      	blx	r6
 8002124:	4602      	mov	r2, r0
 8002126:	1c50      	adds	r0, r2, #1
 8002128:	d1c9      	bne.n	80020be <__sflush_r+0x32>
 800212a:	682b      	ldr	r3, [r5, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0c6      	beq.n	80020be <__sflush_r+0x32>
 8002130:	2b1d      	cmp	r3, #29
 8002132:	d001      	beq.n	8002138 <__sflush_r+0xac>
 8002134:	2b16      	cmp	r3, #22
 8002136:	d11e      	bne.n	8002176 <__sflush_r+0xea>
 8002138:	602f      	str	r7, [r5, #0]
 800213a:	2000      	movs	r0, #0
 800213c:	e022      	b.n	8002184 <__sflush_r+0xf8>
 800213e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002142:	b21b      	sxth	r3, r3
 8002144:	e01b      	b.n	800217e <__sflush_r+0xf2>
 8002146:	690f      	ldr	r7, [r1, #16]
 8002148:	2f00      	cmp	r7, #0
 800214a:	d0f6      	beq.n	800213a <__sflush_r+0xae>
 800214c:	0793      	lsls	r3, r2, #30
 800214e:	680e      	ldr	r6, [r1, #0]
 8002150:	bf08      	it	eq
 8002152:	694b      	ldreq	r3, [r1, #20]
 8002154:	600f      	str	r7, [r1, #0]
 8002156:	bf18      	it	ne
 8002158:	2300      	movne	r3, #0
 800215a:	eba6 0807 	sub.w	r8, r6, r7
 800215e:	608b      	str	r3, [r1, #8]
 8002160:	f1b8 0f00 	cmp.w	r8, #0
 8002164:	dde9      	ble.n	800213a <__sflush_r+0xae>
 8002166:	6a21      	ldr	r1, [r4, #32]
 8002168:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800216a:	4643      	mov	r3, r8
 800216c:	463a      	mov	r2, r7
 800216e:	4628      	mov	r0, r5
 8002170:	47b0      	blx	r6
 8002172:	2800      	cmp	r0, #0
 8002174:	dc08      	bgt.n	8002188 <__sflush_r+0xfc>
 8002176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800217a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800217e:	81a3      	strh	r3, [r4, #12]
 8002180:	f04f 30ff 	mov.w	r0, #4294967295
 8002184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002188:	4407      	add	r7, r0
 800218a:	eba8 0800 	sub.w	r8, r8, r0
 800218e:	e7e7      	b.n	8002160 <__sflush_r+0xd4>
 8002190:	20400001 	.word	0x20400001

08002194 <_fflush_r>:
 8002194:	b538      	push	{r3, r4, r5, lr}
 8002196:	690b      	ldr	r3, [r1, #16]
 8002198:	4605      	mov	r5, r0
 800219a:	460c      	mov	r4, r1
 800219c:	b913      	cbnz	r3, 80021a4 <_fflush_r+0x10>
 800219e:	2500      	movs	r5, #0
 80021a0:	4628      	mov	r0, r5
 80021a2:	bd38      	pop	{r3, r4, r5, pc}
 80021a4:	b118      	cbz	r0, 80021ae <_fflush_r+0x1a>
 80021a6:	6a03      	ldr	r3, [r0, #32]
 80021a8:	b90b      	cbnz	r3, 80021ae <_fflush_r+0x1a>
 80021aa:	f7ff fc8f 	bl	8001acc <__sinit>
 80021ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0f3      	beq.n	800219e <_fflush_r+0xa>
 80021b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80021b8:	07d0      	lsls	r0, r2, #31
 80021ba:	d404      	bmi.n	80021c6 <_fflush_r+0x32>
 80021bc:	0599      	lsls	r1, r3, #22
 80021be:	d402      	bmi.n	80021c6 <_fflush_r+0x32>
 80021c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021c2:	f7ff fe68 	bl	8001e96 <__retarget_lock_acquire_recursive>
 80021c6:	4628      	mov	r0, r5
 80021c8:	4621      	mov	r1, r4
 80021ca:	f7ff ff5f 	bl	800208c <__sflush_r>
 80021ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80021d0:	07da      	lsls	r2, r3, #31
 80021d2:	4605      	mov	r5, r0
 80021d4:	d4e4      	bmi.n	80021a0 <_fflush_r+0xc>
 80021d6:	89a3      	ldrh	r3, [r4, #12]
 80021d8:	059b      	lsls	r3, r3, #22
 80021da:	d4e1      	bmi.n	80021a0 <_fflush_r+0xc>
 80021dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021de:	f7ff fe5b 	bl	8001e98 <__retarget_lock_release_recursive>
 80021e2:	e7dd      	b.n	80021a0 <_fflush_r+0xc>

080021e4 <__swhatbuf_r>:
 80021e4:	b570      	push	{r4, r5, r6, lr}
 80021e6:	460c      	mov	r4, r1
 80021e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021ec:	2900      	cmp	r1, #0
 80021ee:	b096      	sub	sp, #88	@ 0x58
 80021f0:	4615      	mov	r5, r2
 80021f2:	461e      	mov	r6, r3
 80021f4:	da0d      	bge.n	8002212 <__swhatbuf_r+0x2e>
 80021f6:	89a3      	ldrh	r3, [r4, #12]
 80021f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80021fc:	f04f 0100 	mov.w	r1, #0
 8002200:	bf14      	ite	ne
 8002202:	2340      	movne	r3, #64	@ 0x40
 8002204:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002208:	2000      	movs	r0, #0
 800220a:	6031      	str	r1, [r6, #0]
 800220c:	602b      	str	r3, [r5, #0]
 800220e:	b016      	add	sp, #88	@ 0x58
 8002210:	bd70      	pop	{r4, r5, r6, pc}
 8002212:	466a      	mov	r2, sp
 8002214:	f000 f848 	bl	80022a8 <_fstat_r>
 8002218:	2800      	cmp	r0, #0
 800221a:	dbec      	blt.n	80021f6 <__swhatbuf_r+0x12>
 800221c:	9901      	ldr	r1, [sp, #4]
 800221e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002222:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002226:	4259      	negs	r1, r3
 8002228:	4159      	adcs	r1, r3
 800222a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800222e:	e7eb      	b.n	8002208 <__swhatbuf_r+0x24>

08002230 <__smakebuf_r>:
 8002230:	898b      	ldrh	r3, [r1, #12]
 8002232:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002234:	079d      	lsls	r5, r3, #30
 8002236:	4606      	mov	r6, r0
 8002238:	460c      	mov	r4, r1
 800223a:	d507      	bpl.n	800224c <__smakebuf_r+0x1c>
 800223c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002240:	6023      	str	r3, [r4, #0]
 8002242:	6123      	str	r3, [r4, #16]
 8002244:	2301      	movs	r3, #1
 8002246:	6163      	str	r3, [r4, #20]
 8002248:	b003      	add	sp, #12
 800224a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800224c:	ab01      	add	r3, sp, #4
 800224e:	466a      	mov	r2, sp
 8002250:	f7ff ffc8 	bl	80021e4 <__swhatbuf_r>
 8002254:	9f00      	ldr	r7, [sp, #0]
 8002256:	4605      	mov	r5, r0
 8002258:	4639      	mov	r1, r7
 800225a:	4630      	mov	r0, r6
 800225c:	f7ff fe8a 	bl	8001f74 <_malloc_r>
 8002260:	b948      	cbnz	r0, 8002276 <__smakebuf_r+0x46>
 8002262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002266:	059a      	lsls	r2, r3, #22
 8002268:	d4ee      	bmi.n	8002248 <__smakebuf_r+0x18>
 800226a:	f023 0303 	bic.w	r3, r3, #3
 800226e:	f043 0302 	orr.w	r3, r3, #2
 8002272:	81a3      	strh	r3, [r4, #12]
 8002274:	e7e2      	b.n	800223c <__smakebuf_r+0xc>
 8002276:	89a3      	ldrh	r3, [r4, #12]
 8002278:	6020      	str	r0, [r4, #0]
 800227a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800227e:	81a3      	strh	r3, [r4, #12]
 8002280:	9b01      	ldr	r3, [sp, #4]
 8002282:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002286:	b15b      	cbz	r3, 80022a0 <__smakebuf_r+0x70>
 8002288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800228c:	4630      	mov	r0, r6
 800228e:	f000 f81d 	bl	80022cc <_isatty_r>
 8002292:	b128      	cbz	r0, 80022a0 <__smakebuf_r+0x70>
 8002294:	89a3      	ldrh	r3, [r4, #12]
 8002296:	f023 0303 	bic.w	r3, r3, #3
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	81a3      	strh	r3, [r4, #12]
 80022a0:	89a3      	ldrh	r3, [r4, #12]
 80022a2:	431d      	orrs	r5, r3
 80022a4:	81a5      	strh	r5, [r4, #12]
 80022a6:	e7cf      	b.n	8002248 <__smakebuf_r+0x18>

080022a8 <_fstat_r>:
 80022a8:	b538      	push	{r3, r4, r5, lr}
 80022aa:	4d07      	ldr	r5, [pc, #28]	@ (80022c8 <_fstat_r+0x20>)
 80022ac:	2300      	movs	r3, #0
 80022ae:	4604      	mov	r4, r0
 80022b0:	4608      	mov	r0, r1
 80022b2:	4611      	mov	r1, r2
 80022b4:	602b      	str	r3, [r5, #0]
 80022b6:	f7ff fa3e 	bl	8001736 <_fstat>
 80022ba:	1c43      	adds	r3, r0, #1
 80022bc:	d102      	bne.n	80022c4 <_fstat_r+0x1c>
 80022be:	682b      	ldr	r3, [r5, #0]
 80022c0:	b103      	cbz	r3, 80022c4 <_fstat_r+0x1c>
 80022c2:	6023      	str	r3, [r4, #0]
 80022c4:	bd38      	pop	{r3, r4, r5, pc}
 80022c6:	bf00      	nop
 80022c8:	20000258 	.word	0x20000258

080022cc <_isatty_r>:
 80022cc:	b538      	push	{r3, r4, r5, lr}
 80022ce:	4d06      	ldr	r5, [pc, #24]	@ (80022e8 <_isatty_r+0x1c>)
 80022d0:	2300      	movs	r3, #0
 80022d2:	4604      	mov	r4, r0
 80022d4:	4608      	mov	r0, r1
 80022d6:	602b      	str	r3, [r5, #0]
 80022d8:	f7ff fa3d 	bl	8001756 <_isatty>
 80022dc:	1c43      	adds	r3, r0, #1
 80022de:	d102      	bne.n	80022e6 <_isatty_r+0x1a>
 80022e0:	682b      	ldr	r3, [r5, #0]
 80022e2:	b103      	cbz	r3, 80022e6 <_isatty_r+0x1a>
 80022e4:	6023      	str	r3, [r4, #0]
 80022e6:	bd38      	pop	{r3, r4, r5, pc}
 80022e8:	20000258 	.word	0x20000258

080022ec <_sbrk_r>:
 80022ec:	b538      	push	{r3, r4, r5, lr}
 80022ee:	4d06      	ldr	r5, [pc, #24]	@ (8002308 <_sbrk_r+0x1c>)
 80022f0:	2300      	movs	r3, #0
 80022f2:	4604      	mov	r4, r0
 80022f4:	4608      	mov	r0, r1
 80022f6:	602b      	str	r3, [r5, #0]
 80022f8:	f7ff fa46 	bl	8001788 <_sbrk>
 80022fc:	1c43      	adds	r3, r0, #1
 80022fe:	d102      	bne.n	8002306 <_sbrk_r+0x1a>
 8002300:	682b      	ldr	r3, [r5, #0]
 8002302:	b103      	cbz	r3, 8002306 <_sbrk_r+0x1a>
 8002304:	6023      	str	r3, [r4, #0]
 8002306:	bd38      	pop	{r3, r4, r5, pc}
 8002308:	20000258 	.word	0x20000258

0800230c <_init>:
 800230c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800230e:	bf00      	nop
 8002310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002312:	bc08      	pop	{r3}
 8002314:	469e      	mov	lr, r3
 8002316:	4770      	bx	lr

08002318 <_fini>:
 8002318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800231a:	bf00      	nop
 800231c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800231e:	bc08      	pop	{r3}
 8002320:	469e      	mov	lr, r3
 8002322:	4770      	bx	lr
