
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v
# synth_design -part xc7z020clg484-3 -top wrapper_corr_20 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top wrapper_corr_20 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 71103 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 244640 ; free virtual = 313231
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_corr_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v:2]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'sh_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v:255]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sh_reg' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v:255]
INFO: [Synth 8-6157] synthesizing module 'corr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v:218]
	Parameter sh_reg_w bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'corr' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v:218]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_corr_20' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 244290 ; free virtual = 312886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 244298 ; free virtual = 312893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 244297 ; free virtual = 312893
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 244278 ; free virtual = 312874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 63    
	                8 Bit    Registers := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrapper_corr_20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 21    
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module corr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1769.953 ; gain = 294.312 ; free physical = 246172 ; free virtual = 314762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1769.953 ; gain = 294.312 ; free physical = 246137 ; free virtual = 314727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1773.141 ; gain = 297.500 ; free physical = 246040 ; free virtual = 314631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245845 ; free virtual = 314436
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245843 ; free virtual = 314434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245911 ; free virtual = 314502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245902 ; free virtual = 314493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245900 ; free virtual = 314491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245899 ; free virtual = 314490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   504|
|2     |LUT2   |  1428|
|3     |LUT3   |   126|
|4     |LUT4   |   882|
|5     |LUT5   |   126|
|6     |LUT6   |  1554|
|7     |FDRE   |  2064|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------+------+
|      |Instance          |Module    |Cells |
+------+------------------+----------+------+
|1     |top               |          |  6684|
|2     |  inst_corr_0     |corr      |   152|
|3     |  inst_corr_1     |corr_0    |   152|
|4     |  inst_corr_10    |corr_1    |   152|
|5     |  inst_corr_11    |corr_2    |   152|
|6     |  inst_corr_12    |corr_3    |   152|
|7     |  inst_corr_13    |corr_4    |   152|
|8     |  inst_corr_14    |corr_5    |   152|
|9     |  inst_corr_15    |corr_6    |   152|
|10    |  inst_corr_16    |corr_7    |   152|
|11    |  inst_corr_17    |corr_8    |   152|
|12    |  inst_corr_18    |corr_9    |   152|
|13    |  inst_corr_19    |corr_10   |   152|
|14    |  inst_corr_2     |corr_11   |   152|
|15    |  inst_corr_20    |corr_12   |   152|
|16    |  inst_corr_3     |corr_13   |   152|
|17    |  inst_corr_4     |corr_14   |   152|
|18    |  inst_corr_5     |corr_15   |   152|
|19    |  inst_corr_6     |corr_16   |   152|
|20    |  inst_corr_7     |corr_17   |   152|
|21    |  inst_corr_8     |corr_18   |   152|
|22    |  inst_corr_9     |corr_19   |   152|
|23    |  inst_sh_reg_0   |sh_reg    |    72|
|24    |  inst_sh_reg_1   |sh_reg_20 |    72|
|25    |  inst_sh_reg_10  |sh_reg_21 |    72|
|26    |  inst_sh_reg_11  |sh_reg_22 |    72|
|27    |  inst_sh_reg_12  |sh_reg_23 |    72|
|28    |  inst_sh_reg_13  |sh_reg_24 |    72|
|29    |  inst_sh_reg_14  |sh_reg_25 |    72|
|30    |  inst_sh_reg_15  |sh_reg_26 |    72|
|31    |  inst_sh_reg_16  |sh_reg_27 |    72|
|32    |  inst_sh_reg_17  |sh_reg_28 |    72|
|33    |  inst_sh_reg_18  |sh_reg_29 |    72|
|34    |  inst_sh_reg_19  |sh_reg_30 |    72|
|35    |  inst_sh_reg_2   |sh_reg_31 |    72|
|36    |  inst_sh_reg_20  |sh_reg_32 |    72|
|37    |  inst_sh_reg_3   |sh_reg_33 |    72|
|38    |  inst_sh_reg_4   |sh_reg_34 |    72|
|39    |  inst_sh_reg_5   |sh_reg_35 |    72|
|40    |  inst_sh_reg_6   |sh_reg_36 |    72|
|41    |  inst_sh_reg_7   |sh_reg_37 |    72|
|42    |  inst_sh_reg_8   |sh_reg_38 |    72|
|43    |  inst_sh_reg_9   |sh_reg_39 |    72|
|44    |  inst_sh_reg_r_1 |sh_reg_40 |  1644|
+------+------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245901 ; free virtual = 314491
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.145 ; gain = 297.504 ; free physical = 245902 ; free virtual = 314493
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1773.148 ; gain = 297.504 ; free physical = 245913 ; free virtual = 314503
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.312 ; gain = 0.000 ; free physical = 245708 ; free virtual = 314300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1866.312 ; gain = 390.770 ; free physical = 245746 ; free virtual = 314338
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.969 ; gain = 561.656 ; free physical = 244855 ; free virtual = 313482
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.969 ; gain = 0.000 ; free physical = 244851 ; free virtual = 313479
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.980 ; gain = 0.000 ; free physical = 244817 ; free virtual = 313457
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.258 ; gain = 0.004 ; free physical = 244427 ; free virtual = 313033

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10053c011

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244425 ; free virtual = 313031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10053c011

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244092 ; free virtual = 312698
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17d21eb78

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244088 ; free virtual = 312694
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ae278285

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244084 ; free virtual = 312692
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ae278285

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244086 ; free virtual = 312694
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 727da82d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244074 ; free virtual = 312692
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 727da82d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244075 ; free virtual = 312693
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244074 ; free virtual = 312694
Ending Logic Optimization Task | Checksum: 727da82d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244074 ; free virtual = 312694

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 727da82d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312694

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 727da82d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244074 ; free virtual = 312693

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312693
Ending Netlist Obfuscation Task | Checksum: 727da82d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.258 ; gain = 0.000 ; free physical = 244071 ; free virtual = 312691
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.258 ; gain = 0.004 ; free physical = 244071 ; free virtual = 312692
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 727da82d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module wrapper_corr_20 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2600.254 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312570
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.590 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2607.242 ; gain = 6.988 ; free physical = 244017 ; free virtual = 312624
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2799.406 ; gain = 199.152 ; free physical = 243936 ; free virtual = 312543
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2825.430 ; gain = 26.023 ; free physical = 243678 ; free virtual = 312285
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.430 ; gain = 225.176 ; free physical = 243678 ; free virtual = 312284

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243722 ; free virtual = 312329


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design wrapper_corr_20 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2064
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 727da82d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243721 ; free virtual = 312327
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 727da82d
Power optimization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.430 ; gain = 257.172 ; free physical = 243724 ; free virtual = 312331
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26745568 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 727da82d

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243750 ; free virtual = 312356
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 727da82d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243755 ; free virtual = 312362
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 727da82d

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243763 ; free virtual = 312369
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 727da82d

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243760 ; free virtual = 312366
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 727da82d

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243751 ; free virtual = 312358

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243751 ; free virtual = 312358
Ending Netlist Obfuscation Task | Checksum: 727da82d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243750 ; free virtual = 312357
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243632 ; free virtual = 312239
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3acbe866

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243646 ; free virtual = 312253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243662 ; free virtual = 312269

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fab95eec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243641 ; free virtual = 312248

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eccfdcef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243668 ; free virtual = 312274

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eccfdcef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243668 ; free virtual = 312274
Phase 1 Placer Initialization | Checksum: 1eccfdcef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243668 ; free virtual = 312274

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c05a4d0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 243646 ; free virtual = 312252

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 245003 ; free virtual = 313606

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1cc9358b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 245019 ; free virtual = 313622
Phase 2 Global Placement | Checksum: 1e4a4d235

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244998 ; free virtual = 313601

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e4a4d235

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244998 ; free virtual = 313601

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26b20fc6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244950 ; free virtual = 313553

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c95cdee2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244948 ; free virtual = 313552

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 249ca4f52

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244955 ; free virtual = 313559

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f7e36d20

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244950 ; free virtual = 313554

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20e4a83e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244951 ; free virtual = 313555

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 28df53591

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313555
Phase 3 Detail Placement | Checksum: 28df53591

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244963 ; free virtual = 313567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2419bb34b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2419bb34b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244923 ; free virtual = 313526
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.664. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ea998452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244918 ; free virtual = 313521
Phase 4.1 Post Commit Optimization | Checksum: 1ea998452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244915 ; free virtual = 313519

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea998452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244916 ; free virtual = 313521

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ea998452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244914 ; free virtual = 313520

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244915 ; free virtual = 313520
Phase 4.4 Final Placement Cleanup | Checksum: 16512dc6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244915 ; free virtual = 313520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16512dc6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244914 ; free virtual = 313520
Ending Placer Task | Checksum: 11c226068

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244935 ; free virtual = 313539
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244935 ; free virtual = 313540
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244902 ; free virtual = 313507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244894 ; free virtual = 313499
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244868 ; free virtual = 313480
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a4897faa ConstDB: 0 ShapeSum: 7798e0be RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "wen" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wen". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_r_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_r_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_l_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_l_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14d52c783

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244608 ; free virtual = 313217
Post Restoration Checksum: NetGraph: c2990671 NumContArr: 8ab9c112 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14d52c783

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244596 ; free virtual = 313206

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14d52c783

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244537 ; free virtual = 313147

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14d52c783

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244532 ; free virtual = 313142
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1715246ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244506 ; free virtual = 313116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.805  | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c31b770b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244548 ; free virtual = 313157

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d7d7088f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244479 ; free virtual = 313089

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.171  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1063e5e8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244431 ; free virtual = 313041
Phase 4 Rip-up And Reroute | Checksum: 1063e5e8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244431 ; free virtual = 313041

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1063e5e8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244430 ; free virtual = 313040

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1063e5e8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244431 ; free virtual = 313041
Phase 5 Delay and Skew Optimization | Checksum: 1063e5e8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244431 ; free virtual = 313041

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1399e5a8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244425 ; free virtual = 313035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.171  | TNS=0.000  | WHS=0.111  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1399e5a8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244425 ; free virtual = 313035
Phase 6 Post Hold Fix | Checksum: 1399e5a8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244425 ; free virtual = 313034

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.617272 %
  Global Horizontal Routing Utilization  = 0.798428 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1486cf49a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244423 ; free virtual = 313032

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1486cf49a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244421 ; free virtual = 313031

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 104ec3f35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244408 ; free virtual = 313018

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.171  | TNS=0.000  | WHS=0.111  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 104ec3f35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244424 ; free virtual = 313032
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244458 ; free virtual = 313067

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244458 ; free virtual = 313067
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244464 ; free virtual = 313072
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 244552 ; free virtual = 313162
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2825.430 ; gain = 0.000 ; free physical = 245606 ; free virtual = 314222
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2928.508 ; gain = 0.000 ; free physical = 245899 ; free virtual = 314508
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:37:19 2022...
