
---------- Begin Simulation Statistics ----------
final_tick                               92706603752500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50184                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803980                       # Number of bytes of host memory used
host_op_rate                                    95596                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.87                       # Real time elapsed on the host
host_tick_rate                               21554213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      796085                       # Number of instructions simulated
sim_ops                                       1516698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000342                       # Number of seconds simulated
sim_ticks                                   341975000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           6                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     87.50%     87.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::MemRead                        2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       190598                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        13284                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       198820                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        76920                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       190598                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       113678                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          231081                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13900                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        11096                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            917268                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           475820                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        13641                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             166899                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         83015                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       355911                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       796079                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1516682                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       581501                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.608219                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.843445                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       204110     35.10%     35.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        81414     14.00%     49.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        51361      8.83%     57.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        79798     13.72%     71.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23888      4.11%     75.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        27177      4.67%     80.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        17571      3.02%     83.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        13167      2.26%     85.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        83015     14.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       581501                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              44231                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9847                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1493371                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                184754                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4824      0.32%      0.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1154942     76.15%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1257      0.08%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1736      0.11%     76.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         2741      0.18%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         2030      0.13%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         6512      0.43%     77.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        13494      0.89%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       172290     11.36%     89.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       138420      9.13%     98.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        12464      0.82%     99.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         5972      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1516682                       # Class of committed instruction
system.switch_cpus.commit.refs                 329146                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              796079                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1516682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.859122                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.859122                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         90268                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2043475                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           215222                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            302342                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13670                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         14085                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              211484                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   523                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              161926                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   398                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              231081                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            160843                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                386088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1106161                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          379                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         2846                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27340                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 10                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.337873                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       232592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        90820                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.617362                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       635591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.320632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.574402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           297025     46.73%     46.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            22569      3.55%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23060      3.63%     53.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            20055      3.16%     57.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            18861      2.97%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            19234      3.03%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            23814      3.75%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            20572      3.24%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           190401     29.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       635591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             57665                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            34511                       # number of floating regfile writes
system.switch_cpus.idleCycles                   48338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        17047                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           182828                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.522493                       # Inst execution rate
system.switch_cpus.iew.exec_refs               373211                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             161842                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           54343                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        232181                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          398                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       179209                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1872570                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        211369                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        32090                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1725206                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             95                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          2345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13670                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          2528                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        31047                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        47427                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        34817                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        16088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1892600                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1713009                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.633088                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1198183                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.504659                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1719202                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2565778                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1337675                       # number of integer regfile writes
system.switch_cpus.ipc                       1.163979                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.163979                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         8642      0.49%      0.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1334144     75.92%     76.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1372      0.08%     76.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1796      0.10%     76.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2752      0.16%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         2088      0.12%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         7586      0.43%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        14289      0.81%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       202437     11.52%     89.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       157489      8.96%     98.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        15055      0.86%     99.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         9646      0.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1757296                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           54648                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       108499                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        49758                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        69985                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               24650                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014027                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19273     78.19%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            247      1.00%     79.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            153      0.62%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           2043      8.29%     88.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1120      4.54%     92.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          750      3.04%     95.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1064      4.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1718656                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4072167                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1663251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2158510                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1871332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1757296                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       355887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5833                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       481263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       635591                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.764822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.540171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       205241     32.29%     32.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        52607      8.28%     40.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        63336      9.96%     50.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        66499     10.46%     61.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        63794     10.04%     71.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        61984      9.75%     80.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        61454      9.67%     90.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        40708      6.40%     96.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        19968      3.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       635591                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.569413                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              161539                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   746                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         6296                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3245                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       232181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       179209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          748725                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   683929                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           67034                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       1644186                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           2542                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           225242                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           335                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       5042935                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1986924                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2136585                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            305631                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          18922                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13670                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         23048                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           492399                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        69304                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3022795                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          962                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           86                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             29673                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              2371079                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3799926                       # The number of ROB writes
system.switch_cpus.timesIdled                    1525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7827                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadExReq               119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           960                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        69184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        69184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   69184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1079                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1398500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5756750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF    341975000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           96                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3731                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          446                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       449984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        45632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 495616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             179                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035328                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.184628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4369     96.47%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    160      3.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4529                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7308000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            927500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5592000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         3153                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          116                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3269                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         3153                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          116                       # number of overall hits
system.l2.overall_hits::total                    3269                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          575                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          502                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1080                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          575                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          502                       # number of overall misses
system.l2.overall_misses::total                  1080                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     45444500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     43087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88531500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     45444500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     43087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88531500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         3728                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          618                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4349                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3728                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          618                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4349                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.154238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.812298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248333                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.154238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.812298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248333                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79033.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85830.677291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81973.611111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79033.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85830.677291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81973.611111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   2                       # number of writebacks
system.l2.writebacks::total                         2                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     39704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     38067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77771500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     39704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     38067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77771500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.154238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.812298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.247643                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.154238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.812298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69051.304348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75830.677291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72211.234912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69051.304348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75830.677291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72211.234912                       # average overall mshr miss latency
system.l2.replacements                            178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           94                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               94                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           94                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           94                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    54                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 119                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     10255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.687861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86176.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86176.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      9065000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9065000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.687861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.687861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76176.470588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76176.470588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         3153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     45444500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45444500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.154238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.154692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79033.913043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78759.965338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     39704500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39704500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.154238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.154155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69051.304348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69051.304348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     32832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.860674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85723.237598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        85500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          383                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          383                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     29002000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29002000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.860674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75723.237598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75723.237598                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   606.263200                       # Cycle average of tags in use
system.l2.tags.total_refs                        7804                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1130                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.906195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92706261778000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.383171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.984848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   307.419359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   287.475833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.150107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.140369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.296027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16778                       # Number of tag accesses
system.l2.tags.data_accesses                    16778                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        36736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        32128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              69056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            374296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            187148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107423057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     93948388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201932890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       374296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107423057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107797354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         374296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               374296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         374296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           374296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           187148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107423057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     93948388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202307186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000563000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13260500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                33435500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12323.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31073.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.071795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.684183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.190716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          224     57.44%     57.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          101     25.90%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      5.64%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      3.33%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.05%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.28%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.77%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.51%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          390                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  68864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   68864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       201.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     341820000                       # Total gap between requests
system.mem_ctrls.avgGap                     317087.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        36736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        32128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107423057.241026386619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 93948388.040061399341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16107000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     17328500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28060.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34518.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1770720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               914595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4348260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        131748090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         20345760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          185556945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.603831                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     51838500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    278946000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3334380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         77272620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         66219360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          174942315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.564632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    171470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    159314500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92706261777500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      341964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       156735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           156744                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       156735                       # number of overall hits
system.cpu.icache.overall_hits::total          156744                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4108                       # number of overall misses
system.cpu.icache.overall_misses::total          4110                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     99852500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99852500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     99852500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99852500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       160843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       160854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       160843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       160854                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.025540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025551                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.025540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025551                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24306.840312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24295.012165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24306.840312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24295.012165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3302                       # number of writebacks
system.cpu.icache.writebacks::total              3302                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          379                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          379                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          379                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          379                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3729                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3729                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3729                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3729                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     84298500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84298500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     84298500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84298500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.023184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.023184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023183                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22606.194690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22606.194690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22606.194690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22606.194690                       # average overall mshr miss latency
system.cpu.icache.replacements                   3302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       156735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          156744                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4110                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     99852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99852500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       160843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       160854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.025540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24306.840312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24295.012165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3729                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     84298500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84298500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.023184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22606.194690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22606.194690                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              160474                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.022520                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92706261778000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            325438                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           325438                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       323178                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           323179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       323178                       # number of overall hits
system.cpu.dcache.overall_hits::total          323179                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         1263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1263                       # number of overall misses
system.cpu.dcache.overall_misses::total          1264                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     93086500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93086500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     93086500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93086500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       324441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       324443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       324441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       324443                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.003893                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.003893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003896                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73702.692003                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73644.382911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73702.692003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73644.382911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.dcache.writebacks::total                94                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          619                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     45267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     45267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     45267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     45267000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001908                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73129.240711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73129.240711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73129.240711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73129.240711                       # average overall mshr miss latency
system.cpu.dcache.replacements                    174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       178878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          178879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         1088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     81719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     81719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       179966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       179968                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75109.834559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75040.863177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          643                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          643                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     34172500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34172500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76792.134831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76792.134831                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       144300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         144300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     11367000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11367000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       144475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64954.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64954.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     11094500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11094500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63761.494253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63761.494253                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92706603752500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.001088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              323799                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.100162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92706261781500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.001084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.434570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            649505                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           649505                       # Number of data accesses

---------- End Simulation Statistics   ----------
