Determining the location of the ModelSim executable...

Using: /home/brunoclaudino/intelFPGA/18.0/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off memoria_RAM_16_bits -c memoria_RAM_16_bits --vector_source="/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/Waveform.vwf" --testbench_file="/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Fri Oct 26 12:15:32 2018Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off memoria_RAM_16_bits -c memoria_RAM_16_bits --vector_source=/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/Waveform.vwf --testbench_file=/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/Waveform.vwf.vhtInfo (119006): Selected device 5CGXFC7C7F23C8 for design "memoria_RAM_16_bits"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/" memoria_RAM_16_bits -c memoria_RAM_16_bits

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Fri Oct 26 12:15:33 2018Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/ memoria_RAM_16_bits -c memoria_RAM_16_bitsInfo (119006): Selected device 5CGXFC7C7F23C8 for design "memoria_RAM_16_bits"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file memoria_RAM_16_bits.vho in folder "/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1151 megabytes    Info: Processing ended: Fri Oct 26 12:15:35 2018    Info: Elapsed time: 00:00:02    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/memoria_RAM_16_bits.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/brunoclaudino/intelFPGA/18.0/modelsim_ase/linuxaloem/vsim -c -do memoria_RAM_16_bits.do

Reading pref.tcl
# 10.5b
# do memoria_RAM_16_bits.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:35 on Oct 26,2018# vcom -work work memoria_RAM_16_bits.vho # -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity memoria_RAM_16_bits
# -- Compiling architecture structure of memoria_RAM_16_bits
# End time: 12:15:37 on Oct 26,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:37 on Oct 26,2018# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164
# -- Compiling entity memoria_RAM_16_bits_vhd_vec_tst
# -- Compiling architecture memoria_RAM_16_bits_arch of memoria_RAM_16_bits_vhd_vec_tst
# End time: 12:15:37 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.memoria_RAM_16_bits_vhd_vec_tst # Start time: 12:15:37 on Oct 26,2018# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.memoria_ram_16_bits_vhd_vec_tst(memoria_ram_16_bits_arch)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading altera_lnsim.altera_lnsim_components# Loading cyclonev.cyclonev_atom_pack(body)# Loading cyclonev.cyclonev_components# Loading work.memoria_ram_16_bits(structure)# Loading ieee.std_logic_arith(body)# Loading cyclonev.cyclonev_io_obuf(arch)# Loading cyclonev.cyclonev_io_ibuf(arch)# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)# Loading altera.dffeas(vital_dffeas)# ** Warning: Design size of 1003217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#32
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation time: 0 ps
# Simulation time: 0 ps
# End time: 12:15:46 on Oct 26,2018, Elapsed time: 0:00:09# Errors: 0, Warnings: 2
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/Waveform.vwf...

Reading /home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/memoria_RAM_16_bits.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/brunoclaudino/intelFPGA_lite/18.0/memoria_RAM_16_bits/simulation/qsim/memoria_RAM_16_bits_20181026121547.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.