

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_188_2'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_188_2  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln188 = store i3 0, i3 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 6 'store' 'store_ln188' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln188 = icmp_eq  i3 %i_1, i3 5" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 9 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln188 = add i3 %i_1, i3 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 10 'add' 'add_ln188' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %for.inc52.split, void %for.end54.exitStub" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 11 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln188 = store i3 %add_ln188, i3 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 12 'store' 'store_ln188' <Predicate = (!icmp_ln188)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln188)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i3 %i_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 13 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 14 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln188 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 16 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%results_0_addr = getelementptr i32 %results_0, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:189]   --->   Operation 17 'getelementptr' 'results_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln189 = store i32 0, i3 %results_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:189]   --->   Operation 18 'store' 'store_ln189' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%results_1_addr = getelementptr i32 %results_1, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:190]   --->   Operation 19 'getelementptr' 'results_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln190 = store i32 0, i3 %results_1_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:190]   --->   Operation 20 'store' 'store_ln190' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%results_2_addr = getelementptr i32 %results_2, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:191]   --->   Operation 21 'getelementptr' 'results_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln191 = store i32 0, i3 %results_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:191]   --->   Operation 22 'store' 'store_ln191' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%results_3_addr = getelementptr i32 %results_3, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:192]   --->   Operation 23 'getelementptr' 'results_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln192 = store i32 0, i3 %results_3_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:192]   --->   Operation 24 'store' 'store_ln192' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%results_4_addr = getelementptr i32 %results_4, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:193]   --->   Operation 25 'getelementptr' 'results_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.32ns)   --->   "%store_ln193 = store i32 0, i3 %results_4_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:193]   --->   Operation 26 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%results_5_addr = getelementptr i32 %results_5, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:194]   --->   Operation 27 'getelementptr' 'results_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.32ns)   --->   "%store_ln194 = store i32 0, i3 %results_5_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:194]   --->   Operation 28 'store' 'store_ln194' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%results_6_addr = getelementptr i32 %results_6, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:195]   --->   Operation 29 'getelementptr' 'results_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 0, i3 %results_6_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:195]   --->   Operation 30 'store' 'store_ln195' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%results_7_addr = getelementptr i32 %results_7, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:196]   --->   Operation 31 'getelementptr' 'results_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln196 = store i32 0, i3 %results_7_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:196]   --->   Operation 32 'store' 'store_ln196' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i32 %results, i64 0, i64 %zext_ln188" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:197]   --->   Operation 33 'getelementptr' 'results_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln197 = store i32 0, i3 %results_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:197]   --->   Operation 34 'store' 'store_ln197' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln188 = br void %for.inc52" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:188]   --->   Operation 35 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.826ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln188', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) of constant 0 on local variable 'i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 [11]  (1.588 ns)
	'load' operation 3 bit ('i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) on local variable 'i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 [14]  (0.000 ns)
	'add' operation 3 bit ('add_ln188', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) [16]  (1.650 ns)
	'store' operation 0 bit ('store_ln188', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) of variable 'add_ln188', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 on local variable 'i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 [41]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('results_0_addr', benchmarks/jianyicheng/histogram2/src/histogram.cpp:189) [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln189', benchmarks/jianyicheng/histogram2/src/histogram.cpp:189) of constant 0 on array 'results_0' [24]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
