{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733249762333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733249762336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:16:02 2024 " "Processing started: Tue Dec  3 13:16:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733249762336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733249762336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733249762337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733249762914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-Behavior " "Found design unit 1: ALU1-Behavior" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763686 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763712 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch0-Behavior " "Found design unit 1: latch0-Behavior" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763728 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch0 " "Found entity 1: latch0" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-machine " "Found design unit 1: FSM-machine" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763744 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_dec3to8-Behaviour " "Found design unit 1: mod_dec3to8-Behaviour" {  } { { "mod_dec3to8.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/mod_dec3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763759 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_dec3to8 " "Found entity 1: mod_dec3to8" {  } { { "mod_dec3to8.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/mod_dec3to8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763774 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prob1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prob1 " "Found entity 1: prob1" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-Behavior " "Found design unit 1: ALU2-Behavior" {  } { { "ALU2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-Behavior " "Found design unit 1: ALU3-Behavior" {  } { { "ALU3.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegmod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegmod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegmod-Behavior " "Found design unit 1: ssegmod-Behavior" {  } { { "ssegmod.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ssegmod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegmod " "Found entity 1: ssegmod" {  } { { "ssegmod.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ssegmod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prob3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prob3 " "Found entity 1: prob3" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU2-Functionb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU2-Functionb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FunctionB-Behavior " "Found design unit 1: ALU2_FunctionB-Behavior" {  } { { "output_files/ALU2-Functionb.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2-Functionb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FunctionB " "Found entity 1: ALU2_FunctionB" {  } { { "output_files/ALU2-Functionb.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2-Functionb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU_FunctionH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU_FunctionH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FUnctionH-Behavior " "Found design unit 1: ALU2_FUnctionH-Behavior" {  } { { "output_files/ALU_FunctionH.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU_FunctionH.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FUnctionH " "Found entity 1: ALU2_FUnctionH" {  } { { "output_files/ALU_FunctionH.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU_FunctionH.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU2_FunctionA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU2_FunctionA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FUnctionA-Behavior " "Found design unit 1: ALU2_FUnctionA-Behavior" {  } { { "output_files/ALU2_FunctionA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2_FunctionA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763914 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FUnctionA " "Found entity 1: ALU2_FUnctionA" {  } { { "output_files/ALU2_FunctionA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2_FunctionA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3_imran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3_imran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3_Imran-Behavior " "Found design unit 1: ALU3_Imran-Behavior" {  } { { "ALU3_imran.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3_imran.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763930 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3_Imran " "Found entity 1: ALU3_Imran" {  } { { "ALU3_imran.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3_imran.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/prob2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/prob2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prob2 " "Found entity 1: prob2" {  } { { "output_files/prob2.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/prob2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/FuncA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/FuncA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FUnc_A-Behavior " "Found design unit 1: FUnc_A-Behavior" {  } { { "output_files/FuncA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/FuncA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763961 ""} { "Info" "ISGN_ENTITY_NAME" "1 FUnc_A " "Found entity 1: FUnc_A" {  } { { "output_files/FuncA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/FuncA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/functionaprob2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/functionaprob2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FunctionA2-Behavior " "Found design unit 1: ALU2_FunctionA2-Behavior" {  } { { "output_files/functionaprob2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/functionaprob2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FunctionA2 " "Found entity 1: ALU2_FunctionA2" {  } { { "output_files/functionaprob2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/functionaprob2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733249763978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733249763978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prob1 " "Elaborating entity \"prob1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733249764168 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 1104 880 912 1136 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1733249764171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst3 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst3\"" {  } { { "prob1.bdf" "inst3" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 408 1344 1512 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733249764175 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledn sseg.vhd(12) " "VHDL Process Statement warning at sseg.vhd(12): inferring latch(es) for signal or variable \"ledn\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733249764176 "|prob2|sseg:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst\"" {  } { { "prob1.bdf" "inst" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 408 1000 1192 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733249764179 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "neg ALU1.vhd(19) " "VHDL Process Statement warning at ALU1.vhd(19): inferring latch(es) for signal or variable \"neg\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733249764181 "|prob1|ALU1:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU1.vhd(19) " "VHDL Process Statement warning at ALU1.vhd(19): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733249764181 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU1.vhd(19) " "Inferred latch for \"Result\[0\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764181 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU1.vhd(19) " "Inferred latch for \"Result\[1\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764181 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU1.vhd(19) " "Inferred latch for \"Result\[2\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764181 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU1.vhd(19) " "Inferred latch for \"Result\[3\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764182 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU1.vhd(19) " "Inferred latch for \"Result\[4\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764182 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU1.vhd(19) " "Inferred latch for \"Result\[5\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764182 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU1.vhd(19) " "Inferred latch for \"Result\[6\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764182 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU1.vhd(19) " "Inferred latch for \"Result\[7\]\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764182 "|prob1|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU1.vhd(19) " "Inferred latch for \"neg\" at ALU1.vhd(19)" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733249764182 "|prob1|ALU1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch0 latch0:inst6 " "Elaborating entity \"latch0\" for hierarchy \"latch0:inst6\"" {  } { { "prob1.bdf" "inst6" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 120 744 904 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733249764184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dec3to8 mod_dec3to8:inst2 " "Elaborating entity \"mod_dec3to8\" for hierarchy \"mod_dec3to8:inst2\"" {  } { { "prob1.bdf" "inst2" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 536 672 832 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733249764189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst8 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst8\"" {  } { { "prob1.bdf" "inst8" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 536 280 480 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733249764193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[0\] " "Latch ALU1:inst\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765528 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[1\] " "Latch ALU1:inst\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765528 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[2\] " "Latch ALU1:inst\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765528 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[3\] " "Latch ALU1:inst\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765528 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[4\] " "Latch ALU1:inst\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765529 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[5\] " "Latch ALU1:inst\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765529 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[6\] " "Latch ALU1:inst\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765529 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|Result\[7\] " "Latch ALU1:inst\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|yfsm.s1 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|yfsm.s1" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765529 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst\|neg " "Latch ALU1:inst\|neg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst8\|WideOr11 " "Ports D and ENA on the latch are fed by the same signal FSM:inst8\|WideOr11" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733249765529 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733249765529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[0\] VCC " "Pin \"ledn\[0\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[1\] VCC " "Pin \"ledn\[1\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[2\] VCC " "Pin \"ledn\[2\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[3\] VCC " "Pin \"ledn\[3\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[4\] VCC " "Pin \"ledn\[4\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[5\] VCC " "Pin \"ledn\[5\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledn\[6\] VCC " "Pin \"ledn\[6\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 448 1512 1688 464 "ledn\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|ledn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[0\] VCC " "Pin \"sign\[0\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 648 1568 1744 664 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[1\] VCC " "Pin \"sign\[1\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 648 1568 1744 664 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[2\] VCC " "Pin \"sign\[2\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 648 1568 1744 664 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[3\] VCC " "Pin \"sign\[3\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 648 1568 1744 664 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[4\] VCC " "Pin \"sign\[4\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 648 1568 1744 664 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[5\] VCC " "Pin \"sign\[5\]\" is stuck at VCC" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 648 1568 1744 664 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733249765589 "|prob1|sign[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733249765589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733249766403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733249766403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733249766622 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733249766622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733249766622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733249766622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733249766701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:16:06 2024 " "Processing ended: Tue Dec  3 13:16:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733249766701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733249766701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733249766701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733249766701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733249768490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733249768491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:16:08 2024 " "Processing started: Tue Dec  3 13:16:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733249768491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733249768491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733249768492 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733249768944 ""}
{ "Info" "0" "" "Project  = Lab6" {  } {  } 0 0 "Project  = Lab6" 0 0 "Fitter" 0 0 1733249768946 ""}
{ "Info" "0" "" "Revision = Lab6" {  } {  } 0 0 "Revision = Lab6" 0 0 "Fitter" 0 0 1733249768947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733249769100 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733249769172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733249769206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733249769206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733249769432 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733249769966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733249769966 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733249769966 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733249769972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733249769972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733249769972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733249769972 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1733249770135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6.sdc " "Synopsys Design Constraints File file not found: 'Lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733249770136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733249770136 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Selector10~2  from: datab  to: combout " "Cell: inst\|Selector10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733249770139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Selector10~2  from: datad  to: combout " "Cell: inst\|Selector10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733249770139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733249770139 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733249770141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node Clock (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[0\] " "Destination node latch0:inst6\|Q\[0\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[1\] " "Destination node latch0:inst6\|Q\[1\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[2\] " "Destination node latch0:inst6\|Q\[2\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[3\] " "Destination node latch0:inst6\|Q\[3\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[4\] " "Destination node latch0:inst6\|Q\[4\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[5\] " "Destination node latch0:inst6\|Q\[5\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[6\] " "Destination node latch0:inst6\|Q\[6\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst6\|Q\[7\] " "Destination node latch0:inst6\|Q\[7\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst6|Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst7\|Q\[0\] " "Destination node latch0:inst7\|Q\[0\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst7|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch0:inst7\|Q\[1\] " "Destination node latch0:inst7\|Q\[1\]" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 13 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { latch0:inst7|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733249770157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1733249770157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733249770157 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { Clock } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 416 40 208 432 "Clock" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733249770157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU1:inst\|Selector4~0  " "Automatically promoted node ALU1:inst\|Selector4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733249770158 ""}  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 21 -1 0 } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ALU1:inst|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733249770158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node reset (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733249770158 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { { 704 -32 136 720 "reset" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733249770158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733249770219 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733249770219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733249770220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733249770221 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733249770222 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733249770222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733249770222 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733249770222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733249770240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733249770241 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733249770241 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[0\] " "Node \"7-5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[1\] " "Node \"7-5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[2\] " "Node \"7-5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[3\] " "Node \"7-5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[4\] " "Node \"7-5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[5\] " "Node \"7-5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "7-5\[6\] " "Node \"7-5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "7-5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[0\] " "Node \"current_stale\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[1\] " "Node \"current_stale\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[2\] " "Node \"current_stale\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[3\] " "Node \"current_stale\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[4\] " "Node \"current_stale\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[5\] " "Node \"current_stale\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_stale\[6\] " "Node \"current_stale\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_stale\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[0\] " "Node \"current_state13\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[1\] " "Node \"current_state13\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[2\] " "Node \"current_state13\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[3\] " "Node \"current_state13\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[4\] " "Node \"current_state13\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[5\] " "Node \"current_state13\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state13\[6\] " "Node \"current_state13\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "current_state13\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1733249770261 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733249770261 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733249770262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733249770983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733249771133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733249771143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733249771951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733249771951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733249772019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733249773202 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733249773202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733249774054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733249774056 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733249774056 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733249774066 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733249774070 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[0\] 0 " "Pin \"3-0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[1\] 0 " "Pin \"3-0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[2\] 0 " "Pin \"3-0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[3\] 0 " "Pin \"3-0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[4\] 0 " "Pin \"3-0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[5\] 0 " "Pin \"3-0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3-0\[6\] 0 " "Pin \"3-0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[0\] 0 " "Pin \"7-4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[1\] 0 " "Pin \"7-4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[2\] 0 " "Pin \"7-4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[3\] 0 " "Pin \"7-4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[4\] 0 " "Pin \"7-4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[5\] 0 " "Pin \"7-4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7-4\[6\] 0 " "Pin \"7-4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[0\] 0 " "Pin \"current_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[1\] 0 " "Pin \"current_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[2\] 0 " "Pin \"current_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[3\] 0 " "Pin \"current_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[4\] 0 " "Pin \"current_state\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[5\] 0 " "Pin \"current_state\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[6\] 0 " "Pin \"current_state\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[0\] 0 " "Pin \"ledn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[1\] 0 " "Pin \"ledn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[2\] 0 " "Pin \"ledn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[3\] 0 " "Pin \"ledn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[4\] 0 " "Pin \"ledn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[5\] 0 " "Pin \"ledn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledn\[6\] 0 " "Pin \"ledn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[0\] 0 " "Pin \"sign\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[1\] 0 " "Pin \"sign\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[2\] 0 " "Pin \"sign\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[3\] 0 " "Pin \"sign\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[4\] 0 " "Pin \"sign\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[5\] 0 " "Pin \"sign\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sign\[6\] 0 " "Pin \"sign\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733249774078 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1733249774078 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733249774220 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733249774248 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733249774413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733249774831 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733249774871 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733249774872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/Lab6.fit.smsg " "Generated suppressed messages file /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/Lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733249775029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733249775564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:16:15 2024 " "Processing ended: Tue Dec  3 13:16:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733249775564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733249775564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733249775564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733249775564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733249777786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733249777788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:16:17 2024 " "Processing started: Tue Dec  3 13:16:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733249777788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733249777788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733249777789 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733249779232 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733249779299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733249780136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:16:20 2024 " "Processing ended: Tue Dec  3 13:16:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733249780136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733249780136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733249780136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733249780136 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733249780801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733249782165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:16:21 2024 " "Processing started: Tue Dec  3 13:16:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733249782166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733249782166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6 -c Lab6 " "Command: quartus_sta Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733249782167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733249782315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733249782494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733249782539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733249782540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1733249782649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6.sdc " "Synopsys Design Constraints File file not found: 'Lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733249782711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733249782711 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:inst8\|yfsm.s1 FSM:inst8\|yfsm.s1 " "create_clock -period 1.000 -name FSM:inst8\|yfsm.s1 FSM:inst8\|yfsm.s1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782714 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782714 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Selector10~2  from: dataa  to: combout " "Cell: inst\|Selector10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782715 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Selector10~2  from: datad  to: combout " "Cell: inst\|Selector10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782715 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733249782715 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733249782717 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1733249782741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733249782760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.307 " "Worst-case setup slack is -5.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.307       -45.479 FSM:inst8\|yfsm.s1  " "   -5.307       -45.479 FSM:inst8\|yfsm.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015        -2.833 Clock  " "   -1.015        -2.833 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733249782774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.303 " "Worst-case hold slack is -2.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.303        -2.303 Clock  " "   -2.303        -2.303 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889        -6.571 FSM:inst8\|yfsm.s1  " "   -1.889        -6.571 FSM:inst8\|yfsm.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733249782789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733249782815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733249782828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -25.222 Clock  " "   -1.222       -25.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496         0.000 FSM:inst8\|yfsm.s1  " "    0.496         0.000 FSM:inst8\|yfsm.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249782841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733249782841 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733249782986 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1733249782988 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Selector10~2  from: dataa  to: combout " "Cell: inst\|Selector10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Selector10~2  from: datad  to: combout " "Cell: inst\|Selector10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733249783007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733249783009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.091 " "Worst-case setup slack is -2.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091       -15.809 FSM:inst8\|yfsm.s1  " "   -2.091       -15.809 FSM:inst8\|yfsm.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118         0.000 Clock  " "    0.118         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733249783024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.377 " "Worst-case hold slack is -1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377        -1.377 Clock  " "   -1.377        -1.377 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878        -5.946 FSM:inst8\|yfsm.s1  " "   -0.878        -5.946 FSM:inst8\|yfsm.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733249783040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733249783054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733249783067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -25.222 Clock  " "   -1.222       -25.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464         0.000 FSM:inst8\|yfsm.s1  " "    0.464         0.000 FSM:inst8\|yfsm.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733249783082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733249783082 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733249783213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733249783276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733249783276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733249783539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:16:23 2024 " "Processing ended: Tue Dec  3 13:16:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733249783539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733249783539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733249783539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733249783539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733249785559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733249785561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:16:25 2024 " "Processing started: Tue Dec  3 13:16:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733249785561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733249785561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733249785562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6.vo /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/simulation/modelsim/ simulation " "Generated file Lab6.vo in folder \"/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733249786041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733249786158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:16:26 2024 " "Processing ended: Tue Dec  3 13:16:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733249786158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733249786158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733249786158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733249786158 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733249786327 ""}
