
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036986                       # Number of seconds simulated
sim_ticks                                 36985796235                       # Number of ticks simulated
final_tick                               563952159420                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112297                       # Simulator instruction rate (inst/s)
host_op_rate                                   145409                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1289953                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912220                       # Number of bytes of host memory used
host_seconds                                 28672.21                       # Real time elapsed on the host
sim_insts                                  3219804337                       # Number of instructions simulated
sim_ops                                    4169210935                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2396160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1979520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       527104                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4908416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1161984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1161984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18720                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4118                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38347                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9078                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9078                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64785951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53521087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14251525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132710838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51912                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51912                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31417034                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31417034                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31417034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64785951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53521087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14251525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164127871                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88694956                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085838                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264477                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118804                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12983441                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12128474                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277803                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89796                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31189719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172426936                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085838                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15406277                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37914738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11388698                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7231444                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15273920                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85558369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47643631     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334569      3.90%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686346      3.14%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6547878      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1766353      2.06%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2278162      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653258      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925400      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722772     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85558369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350480                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944044                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32628068                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7039924                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36460909                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248366                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9181100                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310140                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41709                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206129164                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77811                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9181100                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35016988                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1492839                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2013797                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34263597                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3590046                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198870462                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32805                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1490521                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2150                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278457452                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928405653                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928405653                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107761903                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41003                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23196                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9837153                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18532447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148271                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2745733                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188066178                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149431853                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294581                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64949540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198268850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85558369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30203721     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18347901     21.44%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11803910     13.80%     70.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8857197     10.35%     80.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7658114      8.95%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3937197      4.60%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391853      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632826      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       725650      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85558369                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874507     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177146     14.40%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178373     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124490104     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127198      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830986      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7967031      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149431853                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684784                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230033                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008231                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385946687                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253055901                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145621100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150661886                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560972                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7298479                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423512                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9181100                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         626475                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82441                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188105727                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18532447                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449288                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23015                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459651                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147050253                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917967                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2381598                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21668255                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744901                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7750288                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657933                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145717588                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145621100                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94896267                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267900650                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641819                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354222                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65297353                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124458                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76377269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30151354     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20963270     27.45%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534616     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4796219      6.28%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3907685      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1579992      2.07%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1873521      2.45%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948446      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3622166      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76377269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3622166                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260861891                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385400658                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3136587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886950                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886950                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127460                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127460                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661540282                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201251010                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190237576                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88694956                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31509492                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27554076                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1995156                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15719122                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15149866                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2263960                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62802                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37147738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175345824                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31509492                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17413826                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36089676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9797093                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4486613                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18311602                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       790811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85514609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49424933     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1785197      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3269706      3.82%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3067116      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5058637      5.92%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5262849      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1243990      1.45%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          935438      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15466743     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85514609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355257                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.976954                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38319955                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4343216                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34927000                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       139569                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7784865                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3422158                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5726                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196153068                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7784865                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39929608                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1640990                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       481305                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33442222                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2235615                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     191001990                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        763868                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       903949                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    253572145                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    869356209                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    869356209                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165057208                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88514885                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22470                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        11001                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5978431                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29418511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6383029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107059                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2430689                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180778419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21983                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152598942                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201266                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54179085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148851021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85514609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838686                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29676781     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15838424     18.52%     53.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14061650     16.44%     69.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8495696      9.93%     79.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8858979     10.36%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5242998      6.13%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2302783      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       615858      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       421440      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85514609                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599369     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        194718     21.53%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110199     12.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119680391     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1201514      0.79%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10984      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26298614     17.23%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5407439      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152598942                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720492                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             904286                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005926                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391818043                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234979971                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147630581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153503228                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       373906                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8397096                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          926                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1559371                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7784865                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         986694                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        65097                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180800402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       211787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29418511                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6383029                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        11001                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          486                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1063176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2237793                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149755665                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25276453                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2843275                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30555560                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22637944                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5279107                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688435                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147795289                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147630581                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90711553                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221311740                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664475                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409881                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110905959                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125973614                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54827500                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2000448                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77729744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35827143     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16438826     21.15%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9197947     11.83%     79.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3114465      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2993591      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1258900      1.62%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3346505      4.31%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       971331      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4581036      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77729744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110905959                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125973614                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25845063                       # Number of memory references committed
system.switch_cpus1.commit.loads             21021409                       # Number of loads committed
system.switch_cpus1.commit.membars              10982                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19727917                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109964769                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1701954                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4581036                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253949822                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369393676                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3180347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110905959                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125973614                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110905959                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799731                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799731                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.250420                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.250420                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       692803128                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193488879                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      202231423                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21964                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88694956                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32664604                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26628902                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2179879                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13851120                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12774604                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3523184                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96771                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32682451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179421504                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32664604                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16297788                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39864327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11583789                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5362173                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16135281                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1058281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87285962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47421635     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2639368      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4936068      5.66%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4909919      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3050128      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2425127      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1517976      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1425417      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18960324     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87285962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368280                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.022905                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34077019                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5301321                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38295950                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       234901                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9376767                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5527573                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215263331                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9376767                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36550278                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1036512                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       877467                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36010415                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3434519                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207575971                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1429807                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1049870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291464104                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    968411251                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    968411251                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180379883                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111084217                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36978                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17762                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9547679                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19199584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9811044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122807                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3367754                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195720614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155952951                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       306875                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66121011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202260433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87285962                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786690                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29712832     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19038096     21.81%     55.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12574251     14.41%     70.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8242291      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8686942      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4193923      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3312891      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       753137      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       771599      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87285962                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         971099     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184348     13.77%     86.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       183655     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130441753     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2095333      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17762      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15091369      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8306734      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155952951                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.758307                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1339102                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400837841                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261877493                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152380678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157292053                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       484823                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7440319                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361553                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9376767                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         529389                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93078                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195756138                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       390149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19199584                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9811044                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17762                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1365873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1209016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2574889                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153888008                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14400171                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2064943                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22509480                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21821289                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8109309                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735025                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152428284                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152380678                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97125181                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278737895                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.718031                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348446                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105053166                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129351804                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66404857                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2206278                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77909195                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29366829     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21912252     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9107453     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4539845      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4528119      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1831457      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1833376      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       983818      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3806046      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77909195                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105053166                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129351804                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19208756                       # Number of memory references committed
system.switch_cpus2.commit.loads             11759265                       # Number of loads committed
system.switch_cpus2.commit.membars              17762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18670680                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116536069                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2667972                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3806046                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269859810                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          400896067                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1408994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105053166                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129351804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105053166                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844286                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844286                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184432                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184432                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       691292085                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211672831                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197758480                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35524                       # number of misc regfile writes
system.l20.replacements                         18735                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727264                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.099707                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.354521                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.317594                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3668.931444                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6316.396441                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023960                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000910                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358294                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.616836                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19881                       # number of Writeback hits
system.l20.Writeback_hits::total                19881                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53877                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53877                       # number of overall hits
system.l20.overall_hits::total                  53877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18720                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18734                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18720                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18734                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18720                       # number of overall misses
system.l20.overall_misses::total                18734                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2519926455                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2521356172                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2519926455                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2521356172                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2519926455                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2521356172                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72597                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72611                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19881                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19881                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72597                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72611                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72597                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72611                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257862                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258005                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257862                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258005                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257862                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258005                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134611.455929                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134587.176898                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134611.455929                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134587.176898                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134611.455929                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134587.176898                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3524                       # number of writebacks
system.l20.writebacks::total                     3524                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18720                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18734                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18720                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18734                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18720                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18734                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2343577053                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2344876112                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2343577053                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2344876112                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2343577053                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2344876112                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257862                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258005                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257862                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258005                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257862                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258005                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125191.081891                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125166.868368                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125191.081891                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125166.868368                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125191.081891                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125166.868368                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15480                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          192761                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25720                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.494596                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          237.077297                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.696551                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5774.062332                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4222.163820                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023152                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000654                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.563873                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.412321                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39431                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39431                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10624                       # number of Writeback hits
system.l21.Writeback_hits::total                10624                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39431                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39431                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39431                       # number of overall hits
system.l21.overall_hits::total                  39431                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15465                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15480                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15465                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15480                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15465                       # number of overall misses
system.l21.overall_misses::total                15480                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1892894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1874463320                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1876356214                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1892894                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1874463320                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1876356214                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1892894                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1874463320                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1876356214                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54896                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54911                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10624                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10624                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54896                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54911                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54896                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54911                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.281715                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281911                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.281715                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281911                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.281715                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281911                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 121206.810217                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 121211.641731                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 121206.810217                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 121211.641731                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 126192.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 121206.810217                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 121211.641731                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2433                       # number of writebacks
system.l21.writebacks::total                     2433                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15465                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15480                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15465                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15480                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15465                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15480                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1728628159                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1730380884                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1728628159                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1730380884                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1752725                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1728628159                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1730380884                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281715                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281911                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.281715                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281911                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.281715                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281911                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111776.796573                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 111781.710853                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 111776.796573                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 111781.710853                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116848.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 111776.796573                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 111781.710853                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4133                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          395184                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16421                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.065769                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.107769                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.341990                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1991.867452                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9789.682789                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.162099                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796686                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36648                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36648                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11041                       # number of Writeback hits
system.l22.Writeback_hits::total                11041                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36648                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36648                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36648                       # number of overall hits
system.l22.overall_hits::total                  36648                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4118                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4133                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4118                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4133                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4118                       # number of overall misses
system.l22.overall_misses::total                 4133                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1656894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    529690926                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      531347820                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1656894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    529690926                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       531347820                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1656894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    529690926                       # number of overall miss cycles
system.l22.overall_miss_latency::total      531347820                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40766                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40781                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11041                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11041                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40766                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40781                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40766                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40781                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101016                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101346                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101016                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101346                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101016                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101346                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128628.199611                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128562.259860                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128628.199611                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128562.259860                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 110459.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128628.199611                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128562.259860                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3121                       # number of writebacks
system.l22.writebacks::total                     3121                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4118                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4133                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4118                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4133                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4118                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4133                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    490920497                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    492436239                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    490920497                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    492436239                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1515742                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    490920497                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    492436239                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101016                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101346                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101016                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101346                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101016                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101346                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119213.330986                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119147.408420                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119213.330986                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119147.408420                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 101049.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119213.330986                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119147.408420                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995431                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015281520                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042819.959759                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995431                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15273903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15273903                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15273903                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15273903                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15273903                       # number of overall hits
system.cpu0.icache.overall_hits::total       15273903                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15273920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15273920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15273920                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15273920                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15273920                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15273920                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72597                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562026                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72853                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2478.443249                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515899                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484101                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10569620                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10569620                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22683                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562325                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562325                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562325                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562325                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157583                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157583                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157583                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157583                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157583                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8943761452                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8943761452                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8943761452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8943761452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8943761452                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8943761452                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719908                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719908                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719908                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719908                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014690                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008893                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008893                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008893                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008893                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56755.877550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56755.877550                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56755.877550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56755.877550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56755.877550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56755.877550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19881                       # number of writebacks
system.cpu0.dcache.writebacks::total            19881                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84986                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84986                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84986                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84986                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84986                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84986                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72597                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72597                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72597                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72597                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2949855923                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2949855923                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2949855923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2949855923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2949855923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2949855923                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40633.303346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40633.303346                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40633.303346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40633.303346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40633.303346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40633.303346                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.969028                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924296249                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705343.632841                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.969028                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023989                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868540                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18311586                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18311586                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18311586                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18311586                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18311586                       # number of overall hits
system.cpu1.icache.overall_hits::total       18311586                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2182628                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2182628                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2182628                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2182628                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18311602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18311602                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18311602                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18311602                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18311602                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18311602                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 136414.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 136414.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 136414.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1908258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1908258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1908258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 127217.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 127217.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54896                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231693081                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55152                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4200.991460                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.257561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.742439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.836944                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.163056                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22952457                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22952457                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4801667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4801667                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        11002                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        11002                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10982                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27754124                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27754124                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27754124                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27754124                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174619                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174619                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174619                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13102643899                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13102643899                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13102643899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13102643899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13102643899                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13102643899                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23127076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23127076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4801667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4801667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        11002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27928743                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27928743                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27928743                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27928743                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007550                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006252                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75035.614103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75035.614103                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75035.614103                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75035.614103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75035.614103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75035.614103                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10624                       # number of writebacks
system.cpu1.dcache.writebacks::total            10624                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119723                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119723                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54896                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54896                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54896                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54896                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2161817194                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2161817194                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2161817194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2161817194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2161817194                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2161817194                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39380.231602                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39380.231602                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39380.231602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39380.231602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39380.231602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39380.231602                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.997310                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014035571                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185421.489224                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997310                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16135262                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16135262                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16135262                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16135262                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16135262                       # number of overall hits
system.cpu2.icache.overall_hits::total       16135262                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2355253                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2355253                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2355253                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2355253                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16135281                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16135281                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16135281                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16135281                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16135281                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16135281                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 123960.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 123960.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 123960.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1676564                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1676564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1676564                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 111770.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 111770.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40766                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169768928                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41022                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4138.484911                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.819728                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.180272                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905546                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094454                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10991166                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10991166                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7414540                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7414540                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17762                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17762                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18405706                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18405706                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18405706                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18405706                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       105390                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105390                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       105390                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        105390                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       105390                       # number of overall misses
system.cpu2.dcache.overall_misses::total       105390                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4490881273                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4490881273                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4490881273                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4490881273                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4490881273                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4490881273                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11096556                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11096556                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7414540                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7414540                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18511096                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18511096                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18511096                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18511096                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009498                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005693                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005693                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42612.024604                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42612.024604                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42612.024604                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42612.024604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42612.024604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42612.024604                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11041                       # number of writebacks
system.cpu2.dcache.writebacks::total            11041                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64624                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64624                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64624                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64624                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64624                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64624                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40766                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40766                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40766                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40766                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40766                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40766                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    771842905                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    771842905                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    771842905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    771842905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    771842905                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    771842905                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002202                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002202                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002202                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002202                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18933.496173                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18933.496173                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18933.496173                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18933.496173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18933.496173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18933.496173                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
