#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x563d1d367b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x563d1d39cc10_0 .var/i "__vunit_check_count", 31 0;
v0x563d1d39d000_0 .var/str "__vunit_current_test";
v0x563d1d3820a0_0 .var/i "__vunit_fail_count", 31 0;
v0x563d1d3824b0_0 .var/i "__vunit_test_done", 31 0;
S_0x563d1d368000 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x563d1d367b30;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x563d1d39cc10_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x563d1d3820a0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x563d1d370c00 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x563d1d367b30;
 .timescale 0 0;
v0x563d1d3892e0_0 .var/i "failed", 31 0;
v0x563d1d3896f0_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x563d1d3896f0_0, 0, 32;
    %load/vec4 v0x563d1d3896f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x563d1d3892e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x563d1d3896f0_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x563d1d3896f0_0 {0 0 0};
T_1.2 ;
    %end;
S_0x563d1d355990 .scope module, "async_fifo_near_full_tb" "async_fifo_near_full_tb" 4 14;
 .timescale -12 -12;
P_0x563d1d37bce0 .param/l "ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000000100>;
P_0x563d1d37bd20 .param/l "DATA_WIDTH" 1 4 17, +C4<00000000000000000000000000001000>;
P_0x563d1d37bd60 .param/l "DEPTH" 1 4 19, +C4<00000000000000000000000000010000>;
v0x563d1d3e8f30_0 .net "empty", 0 0, L_0x563d1d3ea450;  1 drivers
v0x563d1d3e9000_0 .net "empty_r4", 0 0, L_0x563d1d3fc4e0;  1 drivers
v0x563d1d3e90d0_0 .net "full", 0 0, L_0x563d1d3fba20;  1 drivers
v0x563d1d3e91d0_0 .net "full_r4", 0 0, L_0x563d1d3fddb0;  1 drivers
v0x563d1d3e92a0_0 .net "has_data", 0 0, L_0x563d1d3ea6c0;  1 drivers
v0x563d1d3e9390_0 .net "has_data_r4", 0 0, L_0x563d1d3fc860;  1 drivers
v0x563d1d3e9460_0 .var "rd_clk", 0 0;
v0x563d1d3e9500_0 .net "rd_data", 7 0, v0x563d1d3e0c70_0;  1 drivers
v0x563d1d3e95d0_0 .net "rd_data_r4", 7 0, v0x563d1d3e6a90_0;  1 drivers
v0x563d1d3e9730_0 .var "rd_en", 0 0;
v0x563d1d3e9800_0 .var "rd_en_r4", 0 0;
v0x563d1d3e98d0_0 .var "read_val", 7 0;
v0x563d1d3e9970_0 .var "rst", 0 0;
v0x563d1d3e9a10_0 .var "wr_clk", 0 0;
v0x563d1d3e9b40_0 .var "wr_data", 7 0;
v0x563d1d3e9c10_0 .var "wr_data_r4", 7 0;
v0x563d1d3e9ce0_0 .var "wr_en", 0 0;
v0x563d1d3e9db0_0 .var "wr_en_r4", 0 0;
v0x563d1d3e9e80_0 .var/i "write_count", 31 0;
S_0x563d1d3ca5f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 114, 4 114 0, S_0x563d1d355990;
 .timescale -12 -12;
v0x563d1d37aef0_0 .var/2s "i", 31 0;
E_0x563d1d2f1aa0 .event posedge, v0x563d1d3cdd90_0;
S_0x563d1d3ca890 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 145, 4 145 0, S_0x563d1d355990;
 .timescale -12 -12;
v0x563d1d3caa90_0 .var/2s "i", 31 0;
S_0x563d1d3cab70 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 279, 4 279 0, S_0x563d1d355990;
 .timescale -12 -12;
v0x563d1d3cad50_0 .var/2s "i", 31 0;
S_0x563d1d3cae30 .scope begin, "$unm_blk_48" "$unm_blk_48" 4 164, 4 164 0, S_0x563d1d355990;
 .timescale -12 -12;
v0x563d1d3cb630_0 .var/i "cycles", 31 0;
v0x563d1d3cb730_0 .var/i "expected_read", 31 0;
S_0x563d1d3cb010 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 179, 4 179 0, S_0x563d1d3cae30;
 .timescale -12 -12;
v0x563d1d3cb210_0 .var/2s "i", 31 0;
S_0x563d1d3cb310 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 192, 4 192 0, S_0x563d1d3cae30;
 .timescale -12 -12;
v0x563d1d3cb530_0 .var/2s "cycle", 31 0;
E_0x563d1d2f3570 .event posedge, v0x563d1d3cd3f0_0;
S_0x563d1d3cb810 .scope begin, "$unm_blk_53" "$unm_blk_53" 4 224, 4 224 0, S_0x563d1d355990;
 .timescale -12 -12;
v0x563d1d3cbd40_0 .var/i "effective_depth", 31 0;
S_0x563d1d3cba40 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 238, 4 238 0, S_0x563d1d3cb810;
 .timescale -12 -12;
v0x563d1d3cbc40_0 .var/2s "i", 31 0;
S_0x563d1d3cbe40 .scope begin, "$unm_blk_67" "$unm_blk_67" 4 320, 4 320 0, S_0x563d1d355990;
 .timescale -12 -12;
v0x563d1d3cc8c0_0 .var/i "count", 31 0;
v0x563d1d3cc9c0_0 .var/i "expected", 31 0;
S_0x563d1d3cc020 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 335, 4 335 0, S_0x563d1d3cbe40;
 .timescale -12 -12;
v0x563d1d3cc220_0 .var/2s "i", 31 0;
S_0x563d1d3cc320 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 4 349, 4 349 0, S_0x563d1d3cbe40;
 .timescale -12 -12;
v0x563d1d3cc520_0 .var/2s "i", 31 0;
S_0x563d1d3cc600 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 362, 4 362 0, S_0x563d1d3cbe40;
 .timescale -12 -12;
v0x563d1d3cc7e0_0 .var/2s "i", 31 0;
S_0x563d1d3ccaa0 .scope module, "DUT" "async_fifo" 4 51, 5 11 0, S_0x563d1d355990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x563d1d37d780 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x563d1d37d7c0 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x563d1d37d800 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x563d1d37d840 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x563d1d37d880 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x563d1d381f00 .functor NOT 1, v0x563d1d3e14d0_0, C4<0>, C4<0>, C4<0>;
L_0x563d1d3fae10 .functor XOR 1, L_0x563d1d3fb350, L_0x563d1d3fb3f0, C4<0>, C4<0>;
L_0x563d1d382390 .functor AND 1, L_0x563d1d3fb180, L_0x563d1d3fae10, C4<1>, C4<1>;
L_0x563d1d37ad50 .functor OR 1, v0x563d1d3d0710_0, v0x563d1d3e2280_0, C4<0>, C4<0>;
L_0x563d1d3fbcc0 .functor NOT 1, L_0x563d1d3fb620, C4<0>, C4<0>, C4<0>;
L_0x563d1d3fbd80 .functor AND 1, v0x563d1d3e9ce0_0, L_0x563d1d3fbcc0, C4<1>, C4<1>;
L_0x563d1d3fbf70 .functor AND 1, v0x563d1d3e9730_0, L_0x563d1d3fbed0, C4<1>, C4<1>;
L_0x7f68793e3018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cecb0_0 .net/2u *"_ivl_10", 0 0, L_0x7f68793e3018;  1 drivers
v0x563d1d3cedb0_0 .net *"_ivl_14", 0 0, L_0x563d1d3ea580;  1 drivers
L_0x7f68793e3060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cee70_0 .net/2u *"_ivl_16", 0 0, L_0x7f68793e3060;  1 drivers
v0x563d1d3cef60_0 .net *"_ivl_18", 0 0, L_0x563d1d381f00;  1 drivers
L_0x7f68793e30a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cf040_0 .net/2u *"_ivl_24", 31 0, L_0x7f68793e30a8;  1 drivers
L_0x7f68793e30f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cf170_0 .net/2u *"_ivl_26", 0 0, L_0x7f68793e30f0;  1 drivers
v0x563d1d3cf250_0 .net *"_ivl_28", 5 0, L_0x563d1d3fa9f0;  1 drivers
v0x563d1d3cf330_0 .net *"_ivl_30", 31 0, L_0x563d1d3fab90;  1 drivers
L_0x7f68793e3138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cf410_0 .net *"_ivl_33", 25 0, L_0x7f68793e3138;  1 drivers
v0x563d1d3cf4f0_0 .net *"_ivl_34", 31 0, L_0x563d1d3facd0;  1 drivers
v0x563d1d3cf5d0_0 .net *"_ivl_39", 3 0, L_0x563d1d3faf70;  1 drivers
v0x563d1d3cf6b0_0 .net *"_ivl_41", 3 0, L_0x563d1d3fb090;  1 drivers
v0x563d1d3cf790_0 .net *"_ivl_42", 0 0, L_0x563d1d3fb180;  1 drivers
v0x563d1d3cf850_0 .net *"_ivl_45", 0 0, L_0x563d1d3fb350;  1 drivers
v0x563d1d3cf930_0 .net *"_ivl_47", 0 0, L_0x563d1d3fb3f0;  1 drivers
v0x563d1d3cfa10_0 .net *"_ivl_48", 0 0, L_0x563d1d3fae10;  1 drivers
v0x563d1d3cfad0_0 .net *"_ivl_51", 0 0, L_0x563d1d382390;  1 drivers
L_0x7f68793e3180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cfb90_0 .net/2u *"_ivl_52", 0 0, L_0x7f68793e3180;  1 drivers
L_0x7f68793e31c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cfc70_0 .net/2u *"_ivl_54", 0 0, L_0x7f68793e31c8;  1 drivers
v0x563d1d3cfd50_0 .net *"_ivl_58", 31 0, L_0x563d1d3fb7b0;  1 drivers
L_0x7f68793e3210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cfe30_0 .net *"_ivl_61", 25 0, L_0x7f68793e3210;  1 drivers
L_0x7f68793e3258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3cff10_0 .net/2u *"_ivl_62", 31 0, L_0x7f68793e3258;  1 drivers
v0x563d1d3cfff0_0 .net *"_ivl_64", 0 0, L_0x563d1d3fb490;  1 drivers
L_0x7f68793e32a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d1d3d00b0_0 .net/2u *"_ivl_66", 0 0, L_0x7f68793e32a0;  1 drivers
v0x563d1d3d0190_0 .net *"_ivl_68", 0 0, L_0x563d1d37ad50;  1 drivers
v0x563d1d3d0270_0 .net *"_ivl_72", 0 0, L_0x563d1d3fbcc0;  1 drivers
v0x563d1d3d0350_0 .net *"_ivl_77", 0 0, L_0x563d1d3fbed0;  1 drivers
v0x563d1d3d0410_0 .net *"_ivl_8", 0 0, L_0x563d1d3ea350;  1 drivers
v0x563d1d3d04d0_0 .net "empty", 0 0, L_0x563d1d3ea450;  alias, 1 drivers
v0x563d1d3d0590_0 .net "full", 0 0, L_0x563d1d3fba20;  alias, 1 drivers
v0x563d1d3d0650_0 .net "full_i", 0 0, L_0x563d1d3fb620;  1 drivers
v0x563d1d3d0710_0 .var "full_reg", 0 0;
v0x563d1d3d07d0_0 .net "has_data", 0 0, L_0x563d1d3ea6c0;  alias, 1 drivers
v0x563d1d3d0890_0 .net "occup", 4 0, L_0x563d1d3ea8f0;  1 drivers
v0x563d1d3d0970 .array "ram", 0 15, 7 0;
v0x563d1d3e0bd0_0 .net "rd_clk", 0 0, v0x563d1d3e9460_0;  1 drivers
v0x563d1d3e0c70_0 .var "rd_data", 7 0;
v0x563d1d3e0d30_0 .net "rd_en", 0 0, v0x563d1d3e9730_0;  1 drivers
v0x563d1d3e0df0_0 .net "rd_en_i", 0 0, L_0x563d1d3fbf70;  1 drivers
v0x563d1d3e0eb0_0 .var "rd_ptr", 4 0;
v0x563d1d3e0f90_0 .net "rd_ptr_dec", 4 0, L_0x563d1d3ea220;  1 drivers
v0x563d1d3e1070_0 .net "rd_ptr_gray", 4 0, L_0x563d1d3ea020;  1 drivers
v0x563d1d3e1150_0 .var "rd_ptr_gray_r", 4 0;
v0x563d1d3e1230_0 .var "rd_ptr_s1", 4 0;
v0x563d1d3e1310_0 .var "rd_ptr_s2", 4 0;
v0x563d1d3e13f0_0 .var "rd_ptr_sync", 4 0;
v0x563d1d3e14d0_0 .var "rd_rst", 0 0;
v0x563d1d3e1590_0 .var "rd_rst_cnt", 2 0;
v0x563d1d3e1670_0 .net "rst", 0 0, v0x563d1d3e9970_0;  1 drivers
v0x563d1d3e1710_0 .net "rst_sr", 0 0, v0x563d1d3cd5b0_0;  1 drivers
v0x563d1d3e17e0_0 .net "rst_sw", 0 0, v0x563d1d3cdf80_0;  1 drivers
v0x563d1d3e18b0_0 .net "space", 5 0, L_0x563d1d3fae80;  1 drivers
v0x563d1d3e1950_0 .net "wr_clk", 0 0, v0x563d1d3e9a10_0;  1 drivers
v0x563d1d3e1a20_0 .net "wr_data", 7 0, v0x563d1d3e9b40_0;  1 drivers
v0x563d1d3e1ae0_0 .net "wr_en", 0 0, v0x563d1d3e9ce0_0;  1 drivers
v0x563d1d3e1ba0_0 .net "wr_en_i", 0 0, L_0x563d1d3fbd80;  1 drivers
v0x563d1d3e1c60_0 .var "wr_ptr", 4 0;
v0x563d1d3e1d40_0 .net "wr_ptr_dec", 4 0, L_0x563d1d3ea120;  1 drivers
v0x563d1d3e1e20_0 .net "wr_ptr_gray", 4 0, L_0x563d1d3e9f20;  1 drivers
v0x563d1d3e1f00_0 .var "wr_ptr_gray_r", 4 0;
v0x563d1d3e1fe0_0 .var "wr_ptr_s1", 4 0;
v0x563d1d3e20c0_0 .var "wr_ptr_s2", 4 0;
v0x563d1d3e21a0_0 .var "wr_ptr_sync", 4 0;
v0x563d1d3e2280_0 .var "wr_rst", 0 0;
v0x563d1d3e2340_0 .var "wr_rst_cnt", 2 0;
L_0x563d1d3e9f20 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT.binary2gray, 5, v0x563d1d3e1c60_0 (v0x563d1d3ce710_0) S_0x563d1d3ce370;
L_0x563d1d3ea020 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT.binary2gray, 5, v0x563d1d3e0eb0_0 (v0x563d1d3ce710_0) S_0x563d1d3ce370;
L_0x563d1d3ea120 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT.gray2binary, 5, v0x563d1d3e20c0_0 (v0x563d1d3cebc0_0) S_0x563d1d3ce800;
L_0x563d1d3ea220 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT.gray2binary, 5, v0x563d1d3e1310_0 (v0x563d1d3cebc0_0) S_0x563d1d3ce800;
L_0x563d1d3ea350 .cmp/eq 5, v0x563d1d3e0eb0_0, v0x563d1d3e21a0_0;
L_0x563d1d3ea450 .functor MUXZ 1, v0x563d1d3e14d0_0, L_0x7f68793e3018, L_0x563d1d3ea350, C4<>;
L_0x563d1d3ea580 .cmp/eq 5, v0x563d1d3e0eb0_0, v0x563d1d3e21a0_0;
L_0x563d1d3ea6c0 .functor MUXZ 1, L_0x563d1d381f00, L_0x7f68793e3060, L_0x563d1d3ea580, C4<>;
L_0x563d1d3ea8f0 .arith/sub 5, v0x563d1d3e1c60_0, v0x563d1d3e13f0_0;
L_0x563d1d3fa9f0 .concat [ 5 1 0 0], L_0x563d1d3ea8f0, L_0x7f68793e30f0;
L_0x563d1d3fab90 .concat [ 6 26 0 0], L_0x563d1d3fa9f0, L_0x7f68793e3138;
L_0x563d1d3facd0 .arith/sub 32, L_0x7f68793e30a8, L_0x563d1d3fab90;
L_0x563d1d3fae80 .part L_0x563d1d3facd0, 0, 6;
L_0x563d1d3faf70 .part v0x563d1d3e1c60_0, 0, 4;
L_0x563d1d3fb090 .part v0x563d1d3e13f0_0, 0, 4;
L_0x563d1d3fb180 .cmp/eq 4, L_0x563d1d3faf70, L_0x563d1d3fb090;
L_0x563d1d3fb350 .part v0x563d1d3e1c60_0, 4, 1;
L_0x563d1d3fb3f0 .part v0x563d1d3e13f0_0, 4, 1;
L_0x563d1d3fb620 .functor MUXZ 1, L_0x7f68793e31c8, L_0x7f68793e3180, L_0x563d1d382390, C4<>;
L_0x563d1d3fb7b0 .concat [ 6 26 0 0], L_0x563d1d3fae80, L_0x7f68793e3210;
L_0x563d1d3fb490 .cmp/ge 32, L_0x7f68793e3258, L_0x563d1d3fb7b0;
L_0x563d1d3fba20 .functor MUXZ 1, L_0x563d1d37ad50, L_0x7f68793e32a0, L_0x563d1d3fb490, C4<>;
L_0x563d1d3fbed0 .reduce/nor L_0x563d1d3ea450;
S_0x563d1d3ccff0 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x563d1d3ccaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x563d1d390270 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x563d1d3902b0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x563d1d3cd3f0_0 .net "clk", 0 0, v0x563d1d3e9460_0;  alias, 1 drivers
v0x563d1d3cd4d0_0 .net "din", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3cd5b0_0 .var "dout", 0 0;
v0x563d1d3cd6a0_0 .net "rst", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3cd770_0 .var "sync_r1", 0 0;
v0x563d1d3cd880_0 .var "sync_r2", 0 0;
E_0x563d1d2f2fe0 .event posedge, v0x563d1d3cd4d0_0, v0x563d1d3cd3f0_0;
S_0x563d1d3cd9e0 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x563d1d3ccaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x563d1d3cd240 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x563d1d3cd280 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x563d1d3cdd90_0 .net "clk", 0 0, v0x563d1d3e9a10_0;  alias, 1 drivers
v0x563d1d3cde70_0 .net "din", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3cdf80_0 .var "dout", 0 0;
v0x563d1d3ce040_0 .net "rst", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3ce0e0_0 .var "sync_r1", 0 0;
v0x563d1d3ce210_0 .var "sync_r2", 0 0;
E_0x563d1d2f3fd0 .event posedge, v0x563d1d3cd4d0_0, v0x563d1d3cdd90_0;
S_0x563d1d3ce370 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x563d1d3ccaa0;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x563d1d3ce370
v0x563d1d3ce630_0 .var/i "i", 31 0;
v0x563d1d3ce710_0 .var "input_value", 4 0;
TD_async_fifo_near_full_tb.DUT.binary2gray ;
    %load/vec4 v0x563d1d3ce710_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3ce630_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x563d1d3ce630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x563d1d3ce710_0;
    %load/vec4 v0x563d1d3ce630_0;
    %part/s 1;
    %load/vec4 v0x563d1d3ce710_0;
    %load/vec4 v0x563d1d3ce630_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x563d1d3ce630_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x563d1d3ce630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3ce630_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x563d1d3ce800 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x563d1d3ccaa0;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x563d1d3ce800
v0x563d1d3ceae0_0 .var/i "i", 31 0;
v0x563d1d3cebc0_0 .var "input_value", 4 0;
TD_async_fifo_near_full_tb.DUT.gray2binary ;
    %load/vec4 v0x563d1d3cebc0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x563d1d3ceae0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x563d1d3ceae0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x563d1d3cebc0_0;
    %load/vec4 v0x563d1d3ceae0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x563d1d3ceae0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x563d1d3ceae0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x563d1d3ceae0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x563d1d3ceae0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x563d1d3e29d0 .scope module, "DUT_R4" "async_fifo" 4 69, 5 11 0, S_0x563d1d355990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x563d1d3e2b60 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x563d1d3e2ba0 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x563d1d3e2be0 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x563d1d3e2c20 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x563d1d3e2c60 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000100>;
L_0x563d1d3fc7a0 .functor NOT 1, v0x563d1d3e7310_0, C4<0>, C4<0>, C4<0>;
L_0x563d1d3fcfc0 .functor XOR 1, L_0x563d1d3fd480, L_0x563d1d3fd5b0, C4<0>, C4<0>;
L_0x563d1d3fcb30 .functor AND 1, L_0x563d1d3fd2b0, L_0x563d1d3fcfc0, C4<1>, C4<1>;
L_0x563d1d3fdd10 .functor OR 1, v0x563d1d3e66b0_0, v0x563d1d3e8080_0, C4<0>, C4<0>;
L_0x563d1d3fe050 .functor NOT 1, L_0x563d1d3fd8f0, C4<0>, C4<0>, C4<0>;
L_0x563d1d3fe110 .functor AND 1, v0x563d1d3e9db0_0, L_0x563d1d3fe050, C4<1>, C4<1>;
L_0x563d1d3fe300 .functor AND 1, v0x563d1d3e9800_0, L_0x563d1d3fe260, C4<1>, C4<1>;
L_0x7f68793e32e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e4c50_0 .net/2u *"_ivl_10", 0 0, L_0x7f68793e32e8;  1 drivers
v0x563d1d3e4d50_0 .net *"_ivl_14", 0 0, L_0x563d1d3fc6b0;  1 drivers
L_0x7f68793e3330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e4e10_0 .net/2u *"_ivl_16", 0 0, L_0x7f68793e3330;  1 drivers
v0x563d1d3e4f00_0 .net *"_ivl_18", 0 0, L_0x563d1d3fc7a0;  1 drivers
L_0x7f68793e3378 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e4fe0_0 .net/2u *"_ivl_24", 31 0, L_0x7f68793e3378;  1 drivers
L_0x7f68793e33c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e5110_0 .net/2u *"_ivl_26", 0 0, L_0x7f68793e33c0;  1 drivers
v0x563d1d3e51f0_0 .net *"_ivl_28", 5 0, L_0x563d1d3fcbf0;  1 drivers
v0x563d1d3e52d0_0 .net *"_ivl_30", 31 0, L_0x563d1d3fcd90;  1 drivers
L_0x7f68793e3408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e53b0_0 .net *"_ivl_33", 25 0, L_0x7f68793e3408;  1 drivers
v0x563d1d3e5490_0 .net *"_ivl_34", 31 0, L_0x563d1d3fce80;  1 drivers
v0x563d1d3e5570_0 .net *"_ivl_39", 3 0, L_0x563d1d3fd120;  1 drivers
v0x563d1d3e5650_0 .net *"_ivl_41", 3 0, L_0x563d1d3fd1c0;  1 drivers
v0x563d1d3e5730_0 .net *"_ivl_42", 0 0, L_0x563d1d3fd2b0;  1 drivers
v0x563d1d3e57f0_0 .net *"_ivl_45", 0 0, L_0x563d1d3fd480;  1 drivers
v0x563d1d3e58d0_0 .net *"_ivl_47", 0 0, L_0x563d1d3fd5b0;  1 drivers
v0x563d1d3e59b0_0 .net *"_ivl_48", 0 0, L_0x563d1d3fcfc0;  1 drivers
v0x563d1d3e5a70_0 .net *"_ivl_51", 0 0, L_0x563d1d3fcb30;  1 drivers
L_0x7f68793e3450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e5b30_0 .net/2u *"_ivl_52", 0 0, L_0x7f68793e3450;  1 drivers
L_0x7f68793e3498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e5c10_0 .net/2u *"_ivl_54", 0 0, L_0x7f68793e3498;  1 drivers
v0x563d1d3e5cf0_0 .net *"_ivl_58", 31 0, L_0x563d1d3fda80;  1 drivers
L_0x7f68793e34e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e5dd0_0 .net *"_ivl_61", 25 0, L_0x7f68793e34e0;  1 drivers
L_0x7f68793e3528 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e5eb0_0 .net/2u *"_ivl_62", 31 0, L_0x7f68793e3528;  1 drivers
v0x563d1d3e5f90_0 .net *"_ivl_64", 0 0, L_0x563d1d3fd650;  1 drivers
L_0x7f68793e3570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d1d3e6050_0 .net/2u *"_ivl_66", 0 0, L_0x7f68793e3570;  1 drivers
v0x563d1d3e6130_0 .net *"_ivl_68", 0 0, L_0x563d1d3fdd10;  1 drivers
v0x563d1d3e6210_0 .net *"_ivl_72", 0 0, L_0x563d1d3fe050;  1 drivers
v0x563d1d3e62f0_0 .net *"_ivl_77", 0 0, L_0x563d1d3fe260;  1 drivers
v0x563d1d3e63b0_0 .net *"_ivl_8", 0 0, L_0x563d1d3fc390;  1 drivers
v0x563d1d3e6470_0 .net "empty", 0 0, L_0x563d1d3fc4e0;  alias, 1 drivers
v0x563d1d3e6530_0 .net "full", 0 0, L_0x563d1d3fddb0;  alias, 1 drivers
v0x563d1d3e65f0_0 .net "full_i", 0 0, L_0x563d1d3fd8f0;  1 drivers
v0x563d1d3e66b0_0 .var "full_reg", 0 0;
v0x563d1d3e6770_0 .net "has_data", 0 0, L_0x563d1d3fc860;  alias, 1 drivers
v0x563d1d3e6830_0 .net "occup", 4 0, L_0x563d1d3fca90;  1 drivers
v0x563d1d3e6910 .array "ram", 0 15, 7 0;
v0x563d1d3e69f0_0 .net "rd_clk", 0 0, v0x563d1d3e9460_0;  alias, 1 drivers
v0x563d1d3e6a90_0 .var "rd_data", 7 0;
v0x563d1d3e6b70_0 .net "rd_en", 0 0, v0x563d1d3e9800_0;  1 drivers
v0x563d1d3e6c30_0 .net "rd_en_i", 0 0, L_0x563d1d3fe300;  1 drivers
v0x563d1d3e6cf0_0 .var "rd_ptr", 4 0;
v0x563d1d3e6dd0_0 .net "rd_ptr_dec", 4 0, L_0x563d1d3fc260;  1 drivers
v0x563d1d3e6eb0_0 .net "rd_ptr_gray", 4 0, L_0x563d1d3fc120;  1 drivers
v0x563d1d3e6f90_0 .var "rd_ptr_gray_r", 4 0;
v0x563d1d3e7070_0 .var "rd_ptr_s1", 4 0;
v0x563d1d3e7150_0 .var "rd_ptr_s2", 4 0;
v0x563d1d3e7230_0 .var "rd_ptr_sync", 4 0;
v0x563d1d3e7310_0 .var "rd_rst", 0 0;
v0x563d1d3e73d0_0 .var "rd_rst_cnt", 2 0;
v0x563d1d3e74b0_0 .net "rst", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3e7550_0 .net "rst_sr", 0 0, v0x563d1d3e35f0_0;  1 drivers
v0x563d1d3e75f0_0 .net "rst_sw", 0 0, v0x563d1d3e3f20_0;  1 drivers
v0x563d1d3e76c0_0 .net "space", 5 0, L_0x563d1d3fd030;  1 drivers
v0x563d1d3e7760_0 .net "wr_clk", 0 0, v0x563d1d3e9a10_0;  alias, 1 drivers
v0x563d1d3e7800_0 .net "wr_data", 7 0, v0x563d1d3e9c10_0;  1 drivers
v0x563d1d3e78e0_0 .net "wr_en", 0 0, v0x563d1d3e9db0_0;  1 drivers
v0x563d1d3e79a0_0 .net "wr_en_i", 0 0, L_0x563d1d3fe110;  1 drivers
v0x563d1d3e7a60_0 .var "wr_ptr", 4 0;
v0x563d1d3e7b40_0 .net "wr_ptr_dec", 4 0, L_0x563d1d3fc1c0;  1 drivers
v0x563d1d3e7c20_0 .net "wr_ptr_gray", 4 0, L_0x563d1d3fc080;  1 drivers
v0x563d1d3e7d00_0 .var "wr_ptr_gray_r", 4 0;
v0x563d1d3e7de0_0 .var "wr_ptr_s1", 4 0;
v0x563d1d3e7ec0_0 .var "wr_ptr_s2", 4 0;
v0x563d1d3e7fa0_0 .var "wr_ptr_sync", 4 0;
v0x563d1d3e8080_0 .var "wr_rst", 0 0;
v0x563d1d3e8140_0 .var "wr_rst_cnt", 2 0;
L_0x563d1d3fc080 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT_R4.binary2gray, 5, v0x563d1d3e7a60_0 (v0x563d1d3e46b0_0) S_0x563d1d3e4310;
L_0x563d1d3fc120 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT_R4.binary2gray, 5, v0x563d1d3e6cf0_0 (v0x563d1d3e46b0_0) S_0x563d1d3e4310;
L_0x563d1d3fc1c0 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT_R4.gray2binary, 5, v0x563d1d3e7ec0_0 (v0x563d1d3e4b60_0) S_0x563d1d3e47a0;
L_0x563d1d3fc260 .ufunc/vec4 TD_async_fifo_near_full_tb.DUT_R4.gray2binary, 5, v0x563d1d3e7150_0 (v0x563d1d3e4b60_0) S_0x563d1d3e47a0;
L_0x563d1d3fc390 .cmp/eq 5, v0x563d1d3e6cf0_0, v0x563d1d3e7fa0_0;
L_0x563d1d3fc4e0 .functor MUXZ 1, v0x563d1d3e7310_0, L_0x7f68793e32e8, L_0x563d1d3fc390, C4<>;
L_0x563d1d3fc6b0 .cmp/eq 5, v0x563d1d3e6cf0_0, v0x563d1d3e7fa0_0;
L_0x563d1d3fc860 .functor MUXZ 1, L_0x563d1d3fc7a0, L_0x7f68793e3330, L_0x563d1d3fc6b0, C4<>;
L_0x563d1d3fca90 .arith/sub 5, v0x563d1d3e7a60_0, v0x563d1d3e7230_0;
L_0x563d1d3fcbf0 .concat [ 5 1 0 0], L_0x563d1d3fca90, L_0x7f68793e33c0;
L_0x563d1d3fcd90 .concat [ 6 26 0 0], L_0x563d1d3fcbf0, L_0x7f68793e3408;
L_0x563d1d3fce80 .arith/sub 32, L_0x7f68793e3378, L_0x563d1d3fcd90;
L_0x563d1d3fd030 .part L_0x563d1d3fce80, 0, 6;
L_0x563d1d3fd120 .part v0x563d1d3e7a60_0, 0, 4;
L_0x563d1d3fd1c0 .part v0x563d1d3e7230_0, 0, 4;
L_0x563d1d3fd2b0 .cmp/eq 4, L_0x563d1d3fd120, L_0x563d1d3fd1c0;
L_0x563d1d3fd480 .part v0x563d1d3e7a60_0, 4, 1;
L_0x563d1d3fd5b0 .part v0x563d1d3e7230_0, 4, 1;
L_0x563d1d3fd8f0 .functor MUXZ 1, L_0x7f68793e3498, L_0x7f68793e3450, L_0x563d1d3fcb30, C4<>;
L_0x563d1d3fda80 .concat [ 6 26 0 0], L_0x563d1d3fd030, L_0x7f68793e34e0;
L_0x563d1d3fd650 .cmp/ge 32, L_0x7f68793e3528, L_0x563d1d3fda80;
L_0x563d1d3fddb0 .functor MUXZ 1, L_0x563d1d3fdd10, L_0x7f68793e3570, L_0x563d1d3fd650, C4<>;
L_0x563d1d3fe260 .reduce/nor L_0x563d1d3fc4e0;
S_0x563d1d3e30b0 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x563d1d3e29d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x563d1d3e2d00 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x563d1d3e2d40 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x563d1d3e3420_0 .net "clk", 0 0, v0x563d1d3e9460_0;  alias, 1 drivers
v0x563d1d3e3530_0 .net "din", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3e35f0_0 .var "dout", 0 0;
v0x563d1d3e36b0_0 .net "rst", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3e3750_0 .var "sync_r1", 0 0;
v0x563d1d3e3880_0 .var "sync_r2", 0 0;
S_0x563d1d3e39e0 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x563d1d3e29d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x563d1d3e32b0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x563d1d3e32f0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x563d1d3e3d70_0 .net "clk", 0 0, v0x563d1d3e9a10_0;  alias, 1 drivers
v0x563d1d3e3e60_0 .net "din", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3e3f20_0 .var "dout", 0 0;
v0x563d1d3e3fe0_0 .net "rst", 0 0, v0x563d1d3e9970_0;  alias, 1 drivers
v0x563d1d3e4080_0 .var "sync_r1", 0 0;
v0x563d1d3e41b0_0 .var "sync_r2", 0 0;
S_0x563d1d3e4310 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x563d1d3e29d0;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x563d1d3e4310
v0x563d1d3e45d0_0 .var/i "i", 31 0;
v0x563d1d3e46b0_0 .var "input_value", 4 0;
TD_async_fifo_near_full_tb.DUT_R4.binary2gray ;
    %load/vec4 v0x563d1d3e46b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3e45d0_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x563d1d3e45d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x563d1d3e46b0_0;
    %load/vec4 v0x563d1d3e45d0_0;
    %part/s 1;
    %load/vec4 v0x563d1d3e46b0_0;
    %load/vec4 v0x563d1d3e45d0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x563d1d3e45d0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x563d1d3e45d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3e45d0_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x563d1d3e47a0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x563d1d3e29d0;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x563d1d3e47a0
v0x563d1d3e4a80_0 .var/i "i", 31 0;
v0x563d1d3e4b60_0 .var "input_value", 4 0;
TD_async_fifo_near_full_tb.DUT_R4.gray2binary ;
    %load/vec4 v0x563d1d3e4b60_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x563d1d3e4a80_0, 0, 32;
T_5.12 ;
    %load/vec4 v0x563d1d3e4a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x563d1d3e4b60_0;
    %load/vec4 v0x563d1d3e4a80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x563d1d3e4a80_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x563d1d3e4a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x563d1d3e4a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x563d1d3e4a80_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x563d1d3e87d0 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 383, 4 383 0, S_0x563d1d355990;
 .timescale -12 -12;
S_0x563d1d3e8960 .scope begin, "completion_thread" "completion_thread" 4 398, 4 398 0, S_0x563d1d3e87d0;
 .timescale -12 -12;
E_0x563d1d2f5ba0 .event anyedge, v0x563d1d3824b0_0;
S_0x563d1d3e8b50 .scope begin, "timeout_thread" "timeout_thread" 4 385, 4 385 0, S_0x563d1d3e87d0;
 .timescale -12 -12;
S_0x563d1d3e8d50 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 89, 4 89 0, S_0x563d1d355990;
 .timescale -12 -12;
TD_async_fifo_near_full_tb.wait_reset_complete ;
T_6.14 ;
    %load/vec4 v0x563d1d3e2280_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.16, 8;
    %load/vec4 v0x563d1d3e14d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.16;
    %jmp/0xz T_6.15, 8;
    %wait E_0x563d1d2f1aa0;
    %jmp T_6.14;
T_6.15 ;
    %pushi/vec4 5, 0, 32;
T_6.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.18, 5;
    %jmp/1 T_6.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_6.17;
T_6.18 ;
    %pop/vec4 1;
    %end;
    .scope S_0x563d1d367b30;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3824b0_0, 0, 32;
    %pushi/str "";
    %store/str v0x563d1d39d000_0;
    %end;
    .thread T_7, $init;
    .scope S_0x563d1d3cd9e0;
T_8 ;
    %wait E_0x563d1d2f3fd0;
    %load/vec4 v0x563d1d3ce040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3ce0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3ce210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3cdf80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563d1d3cde70_0;
    %assign/vec4 v0x563d1d3ce0e0_0, 0;
    %load/vec4 v0x563d1d3ce0e0_0;
    %assign/vec4 v0x563d1d3ce210_0, 0;
    %load/vec4 v0x563d1d3ce210_0;
    %assign/vec4 v0x563d1d3cdf80_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563d1d3ccff0;
T_9 ;
    %wait E_0x563d1d2f2fe0;
    %load/vec4 v0x563d1d3cd6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3cd770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3cd880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3cd5b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563d1d3cd4d0_0;
    %assign/vec4 v0x563d1d3cd770_0, 0;
    %load/vec4 v0x563d1d3cd770_0;
    %assign/vec4 v0x563d1d3cd880_0, 0;
    %load/vec4 v0x563d1d3cd880_0;
    %assign/vec4 v0x563d1d3cd5b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563d1d3ccaa0;
T_10 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e1fe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e20c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e21a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e1150_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563d1d3e1070_0;
    %assign/vec4 v0x563d1d3e1150_0, 0;
    %load/vec4 v0x563d1d3e1f00_0;
    %assign/vec4 v0x563d1d3e1fe0_0, 0;
    %load/vec4 v0x563d1d3e1fe0_0;
    %assign/vec4 v0x563d1d3e20c0_0, 0;
    %load/vec4 v0x563d1d3e1d40_0;
    %assign/vec4 v0x563d1d3e21a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563d1d3ccaa0;
T_11 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e1230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e1310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e13f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e1f00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563d1d3e1e20_0;
    %assign/vec4 v0x563d1d3e1f00_0, 0;
    %load/vec4 v0x563d1d3e1150_0;
    %assign/vec4 v0x563d1d3e1230_0, 0;
    %load/vec4 v0x563d1d3e1230_0;
    %assign/vec4 v0x563d1d3e1310_0, 0;
    %load/vec4 v0x563d1d3e0f90_0;
    %assign/vec4 v0x563d1d3e13f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563d1d3ccaa0;
T_12 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3d0710_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3d0710_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563d1d3ccaa0;
T_13 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e17e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x563d1d3e2340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e2280_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x563d1d3e2340_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x563d1d3e2340_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x563d1d3e2340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e2280_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e2280_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563d1d3ccaa0;
T_14 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e1c60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563d1d3e1ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x563d1d3d0650_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x563d1d3e1c60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x563d1d3e1c60_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563d1d3ccaa0;
T_15 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e1ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x563d1d3e1a20_0;
    %load/vec4 v0x563d1d3e1c60_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d1d3d0970, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x563d1d3ccaa0;
T_16 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x563d1d3e1590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e14d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563d1d3e1590_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x563d1d3e1590_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x563d1d3e1590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e14d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e14d0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563d1d3ccaa0;
T_17 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e0eb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x563d1d3e0d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x563d1d3d04d0_0;
    %nor/r;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x563d1d3e0eb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x563d1d3e0eb0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x563d1d3ccaa0;
T_18 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e0df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x563d1d3e0eb0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x563d1d3d0970, 4;
    %assign/vec4 v0x563d1d3e0c70_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563d1d3e39e0;
T_19 ;
    %wait E_0x563d1d2f3fd0;
    %load/vec4 v0x563d1d3e3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e4080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e41b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e3f20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x563d1d3e3e60_0;
    %assign/vec4 v0x563d1d3e4080_0, 0;
    %load/vec4 v0x563d1d3e4080_0;
    %assign/vec4 v0x563d1d3e41b0_0, 0;
    %load/vec4 v0x563d1d3e41b0_0;
    %assign/vec4 v0x563d1d3e3f20_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x563d1d3e30b0;
T_20 ;
    %wait E_0x563d1d2f2fe0;
    %load/vec4 v0x563d1d3e36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e3750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e3880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e35f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x563d1d3e3530_0;
    %assign/vec4 v0x563d1d3e3750_0, 0;
    %load/vec4 v0x563d1d3e3750_0;
    %assign/vec4 v0x563d1d3e3880_0, 0;
    %load/vec4 v0x563d1d3e3880_0;
    %assign/vec4 v0x563d1d3e35f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x563d1d3e29d0;
T_21 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e7310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7de0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e6f90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x563d1d3e6eb0_0;
    %assign/vec4 v0x563d1d3e6f90_0, 0;
    %load/vec4 v0x563d1d3e7d00_0;
    %assign/vec4 v0x563d1d3e7de0_0, 0;
    %load/vec4 v0x563d1d3e7de0_0;
    %assign/vec4 v0x563d1d3e7ec0_0, 0;
    %load/vec4 v0x563d1d3e7b40_0;
    %assign/vec4 v0x563d1d3e7fa0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563d1d3e29d0;
T_22 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7d00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x563d1d3e7c20_0;
    %assign/vec4 v0x563d1d3e7d00_0, 0;
    %load/vec4 v0x563d1d3e6f90_0;
    %assign/vec4 v0x563d1d3e7070_0, 0;
    %load/vec4 v0x563d1d3e7070_0;
    %assign/vec4 v0x563d1d3e7150_0, 0;
    %load/vec4 v0x563d1d3e6dd0_0;
    %assign/vec4 v0x563d1d3e7230_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x563d1d3e29d0;
T_23 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e66b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e66b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x563d1d3e29d0;
T_24 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x563d1d3e8140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e8080_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x563d1d3e8140_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x563d1d3e8140_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x563d1d3e8140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e8080_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e8080_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x563d1d3e29d0;
T_25 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e7a60_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x563d1d3e78e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x563d1d3e65f0_0;
    %nor/r;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x563d1d3e7a60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x563d1d3e7a60_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x563d1d3e29d0;
T_26 ;
    %wait E_0x563d1d2f1aa0;
    %load/vec4 v0x563d1d3e79a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x563d1d3e7800_0;
    %load/vec4 v0x563d1d3e7a60_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d1d3e6910, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x563d1d3e29d0;
T_27 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x563d1d3e73d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e7310_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x563d1d3e73d0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x563d1d3e73d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x563d1d3e73d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e7310_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e7310_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x563d1d3e29d0;
T_28 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e7310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563d1d3e6cf0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x563d1d3e6b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v0x563d1d3e6470_0;
    %nor/r;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x563d1d3e6cf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x563d1d3e6cf0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x563d1d3e29d0;
T_29 ;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e6c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x563d1d3e6cf0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x563d1d3e6910, 4;
    %assign/vec4 v0x563d1d3e6a90_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x563d1d355990;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d1d3e9a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d1d3e9460_0, 0, 1;
    %end;
    .thread T_30, $init;
    .scope S_0x563d1d355990;
T_31 ;
    %delay 10000, 0;
    %load/vec4 v0x563d1d3e9a10_0;
    %nor/r;
    %assign/vec4 v0x563d1d3e9a10_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x563d1d355990;
T_32 ;
    %delay 10000, 0;
    %load/vec4 v0x563d1d3e9460_0;
    %nor/r;
    %assign/vec4 v0x563d1d3e9460_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x563d1d355990;
T_33 ;
    %vpi_call/w 4 84 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 85 "$dumpvars" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x563d1d3cae30;
T_34 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x563d1d3cb630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cb730_0, 0, 32;
    %end;
    .thread T_34, $init;
    .scope S_0x563d1d3cb810;
T_35 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x563d1d3cbd40_0, 0, 32;
    %end;
    .thread T_35, $init;
    .scope S_0x563d1d3cbe40;
T_36 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x563d1d3cc8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cc9c0_0, 0, 32;
    %end;
    .thread T_36, $init;
    .scope S_0x563d1d355990;
T_37 ;
    %pushi/str "N-Minus-1-Not-Full";
    %store/str v0x563d1d39d000_0;
    %vpi_call/w 4 101 "$display", "\000" {0 0 0};
    %vpi_call/w 4 102 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 103 "$display", "  TEST CASE: %s", "N-Minus-1-Not-Full" {0 0 0};
    %vpi_call/w 4 104 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 105 "$display", "\000" {0 0 0};
    %vpi_call/w 4 100 "$display", "Testing: Write N-1 entries, verify not full" {0 0 0};
    %vpi_call/w 4 101 "$display", "  FIFO depth: %0d", P_0x563d1d37bd60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9800_0, 0;
    %pushi/vec4 20, 0, 32;
T_37.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.1, 5;
    %jmp/1 T_37.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.0;
T_37.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %alloc S_0x563d1d3e8d50;
    %fork TD_async_fifo_near_full_tb.wait_reset_complete, S_0x563d1d3e8d50;
    %join;
    %free S_0x563d1d3e8d50;
    %fork t_1, S_0x563d1d3ca5f0;
    %jmp t_0;
    .scope S_0x563d1d3ca5f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d37aef0_0, 0, 32;
T_37.2 ;
    %load/vec4 v0x563d1d37aef0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_37.3, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d37aef0_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d37aef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d37aef0_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %end;
    .scope S_0x563d1d355990;
t_0 %join;
    %pushi/vec4 5, 0, 32;
T_37.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.5, 5;
    %jmp/1 T_37.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.4;
T_37.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 124 "$display", "  After %0d writes: full=%b", 32'sb00000000000000000000000000001111, v0x563d1d3e90d0_0 {0 0 0};
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e90d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_37.6, 6;
    %vpi_call/w 4 129 "$display", "\000" {0 0 0};
    %vpi_call/w 4 130 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 131 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000001111101 {0 0 0};
    %vpi_call/w 4 132 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 133 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e90d0_0, v0x563d1d3e90d0_0 {0 0 0};
    %vpi_call/w 4 134 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 135 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.6 ;
    %vpi_call/w 4 127 "$display", "  PASS: N-1 entries does not trigger full" {0 0 0};
    %pushi/str "N-Entries-Full";
    %store/str v0x563d1d39d000_0;
    %vpi_call/w 4 135 "$display", "\000" {0 0 0};
    %vpi_call/w 4 136 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 137 "$display", "  TEST CASE: %s", "N-Entries-Full" {0 0 0};
    %vpi_call/w 4 138 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 139 "$display", "\000" {0 0 0};
    %vpi_call/w 4 134 "$display", "Testing: Write N entries, verify full" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %pushi/vec4 20, 0, 32;
T_37.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.9, 5;
    %jmp/1 T_37.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.8;
T_37.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %alloc S_0x563d1d3e8d50;
    %fork TD_async_fifo_near_full_tb.wait_reset_complete, S_0x563d1d3e8d50;
    %join;
    %free S_0x563d1d3e8d50;
    %fork t_3, S_0x563d1d3ca890;
    %jmp t_2;
    .scope S_0x563d1d3ca890;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3caa90_0, 0, 32;
T_37.10 ;
    %load/vec4 v0x563d1d3caa90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_37.11, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d3caa90_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3caa90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3caa90_0, 0, 32;
    %jmp T_37.10;
T_37.11 ;
    %end;
    .scope S_0x563d1d355990;
t_2 %join;
    %pushi/vec4 5, 0, 32;
T_37.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.13, 5;
    %jmp/1 T_37.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.12;
T_37.13 ;
    %pop/vec4 1;
    %vpi_call/w 4 155 "$display", "  After %0d writes: full=%b", P_0x563d1d37bd60, v0x563d1d3e90d0_0 {0 0 0};
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e90d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_37.14, 6;
    %vpi_call/w 4 160 "$display", "\000" {0 0 0};
    %vpi_call/w 4 161 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 162 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000010011100 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e90d0_0, v0x563d1d3e90d0_0 {0 0 0};
    %vpi_call/w 4 165 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.14 ;
    %vpi_call/w 4 158 "$display", "  PASS: N entries triggers full" {0 0 0};
    %pushi/str "Sustained-Near-Full";
    %store/str v0x563d1d39d000_0;
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %vpi_call/w 4 167 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 168 "$display", "  TEST CASE: %s", "Sustained-Near-Full" {0 0 0};
    %vpi_call/w 4 169 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 170 "$display", "\000" {0 0 0};
    %fork t_5, S_0x563d1d3cae30;
    %jmp t_4;
    .scope S_0x563d1d3cae30;
t_5 ;
    %vpi_call/w 4 168 "$display", "Testing: Operate at N-1 entries for %0d cycles", v0x563d1d3cb630_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %pushi/vec4 20, 0, 32;
T_37.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.17, 5;
    %jmp/1 T_37.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.16;
T_37.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %alloc S_0x563d1d3e8d50;
    %fork TD_async_fifo_near_full_tb.wait_reset_complete, S_0x563d1d3e8d50;
    %join;
    %free S_0x563d1d3e8d50;
    %fork t_7, S_0x563d1d3cb010;
    %jmp t_6;
    .scope S_0x563d1d3cb010;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cb210_0, 0, 32;
T_37.18 ;
    %load/vec4 v0x563d1d3cb210_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_37.19, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d3cb210_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cb210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cb210_0, 0, 32;
    %jmp T_37.18;
T_37.19 ;
    %end;
    .scope S_0x563d1d3cae30;
t_6 %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x563d1d3e9e80_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_37.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.21, 5;
    %jmp/1 T_37.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f3570;
    %jmp T_37.20;
T_37.21 ;
    %pop/vec4 1;
    %fork t_9, S_0x563d1d3cb310;
    %jmp t_8;
    .scope S_0x563d1d3cb310;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cb530_0, 0, 32;
T_37.22 ;
    %load/vec4 v0x563d1d3cb530_0;
    %load/vec4 v0x563d1d3cb630_0;
    %cmp/s;
    %jmp/0xz T_37.23, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d3e9e80_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3e9e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563d1d3e9e80_0, 0, 32;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 3, 0, 32;
T_37.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.25, 5;
    %jmp/1 T_37.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f3570;
    %jmp T_37.24;
T_37.25 ;
    %pop/vec4 1;
T_37.26 ;
    %load/vec4 v0x563d1d3e8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz T_37.27, 8;
    %wait E_0x563d1d2f3570;
    %jmp T_37.26;
T_37.27 ;
    %wait E_0x563d1d2f3570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %wait E_0x563d1d2f3570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e9500_0;
    %store/vec4 v0x563d1d3e98d0_0, 0, 8;
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e98d0_0;
    %pad/u 32;
    %load/vec4 v0x563d1d3cb730_0;
    %cmp/ne;
    %jmp/0xz  T_37.28, 6;
    %vpi_call/w 4 214 "$display", "\000" {0 0 0};
    %vpi_call/w 4 215 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 216 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000011010010 {0 0 0};
    %vpi_call/w 4 217 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 218 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e98d0_0, v0x563d1d3e98d0_0 {0 0 0};
    %vpi_call/w 4 219 "$display", "  Actual:   %0d (0x%0h)", v0x563d1d3cb730_0, v0x563d1d3cb730_0 {0 0 0};
    %vpi_call/w 4 220 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cb730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563d1d3cb730_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_37.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.31, 5;
    %jmp/1 T_37.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.30;
T_37.31 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cb530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cb530_0, 0, 32;
    %jmp T_37.22;
T_37.23 ;
    %end;
    .scope S_0x563d1d3cae30;
t_8 %join;
    %vpi_call/w 4 217 "$display", "  Completed %0d cycles at near-full", v0x563d1d3cb630_0 {0 0 0};
    %vpi_call/w 4 218 "$display", "  PASS: Sustained near-full operation" {0 0 0};
    %end;
    .scope S_0x563d1d355990;
t_4 %join;
    %pushi/str "Reserve-Early-Full";
    %store/str v0x563d1d39d000_0;
    %vpi_call/w 4 226 "$display", "\000" {0 0 0};
    %vpi_call/w 4 227 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 228 "$display", "  TEST CASE: %s", "Reserve-Early-Full" {0 0 0};
    %vpi_call/w 4 229 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 230 "$display", "\000" {0 0 0};
    %fork t_11, S_0x563d1d3cb810;
    %jmp t_10;
    .scope S_0x563d1d3cb810;
t_11 ;
    %vpi_call/w 4 227 "$display", "Testing: RESERVE=4 triggers full at %0d entries", v0x563d1d3cbd40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9800_0, 0;
    %pushi/vec4 20, 0, 32;
T_37.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.33, 5;
    %jmp/1 T_37.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.32;
T_37.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %alloc S_0x563d1d3e8d50;
    %fork TD_async_fifo_near_full_tb.wait_reset_complete, S_0x563d1d3e8d50;
    %join;
    %free S_0x563d1d3e8d50;
    %fork t_13, S_0x563d1d3cba40;
    %jmp t_12;
    .scope S_0x563d1d3cba40;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cbc40_0, 0, 32;
T_37.34 ;
    %load/vec4 v0x563d1d3cbc40_0;
    %load/vec4 v0x563d1d3cbd40_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_37.35, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9db0_0, 0;
    %load/vec4 v0x563d1d3cbc40_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9c10_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9db0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cbc40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cbc40_0, 0, 32;
    %jmp T_37.34;
T_37.35 ;
    %end;
    .scope S_0x563d1d3cb810;
t_12 %join;
    %pushi/vec4 5, 0, 32;
T_37.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.37, 5;
    %jmp/1 T_37.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.36;
T_37.37 ;
    %pop/vec4 1;
    %load/vec4 v0x563d1d3cbd40_0;
    %subi 1, 0, 32;
    %vpi_call/w 4 247 "$display", "  After %0d writes: full_r4=%b", S<0,vec4,s32>, v0x563d1d3e91d0_0 {1 0 0};
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e91d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_37.38, 6;
    %vpi_call/w 4 252 "$display", "\000" {0 0 0};
    %vpi_call/w 4 253 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 254 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000011111000 {0 0 0};
    %vpi_call/w 4 255 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 256 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e91d0_0, v0x563d1d3e91d0_0 {0 0 0};
    %vpi_call/w 4 257 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 258 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.38 ;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9db0_0, 0;
    %load/vec4 v0x563d1d3cbd40_0;
    %subi 1, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9c10_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9db0_0, 0;
    %pushi/vec4 5, 0, 32;
T_37.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.41, 5;
    %jmp/1 T_37.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.40;
T_37.41 ;
    %pop/vec4 1;
    %vpi_call/w 4 258 "$display", "  After %0d writes: full_r4=%b", v0x563d1d3cbd40_0, v0x563d1d3e91d0_0 {0 0 0};
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e91d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_37.42, 6;
    %vpi_call/w 4 263 "$display", "\000" {0 0 0};
    %vpi_call/w 4 264 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 265 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000100000011 {0 0 0};
    %vpi_call/w 4 266 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 267 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e91d0_0, v0x563d1d3e91d0_0 {0 0 0};
    %vpi_call/w 4 268 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 269 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.42 ;
    %vpi_call/w 4 261 "$display", "  PASS: RESERVE triggers early full correctly" {0 0 0};
    %end;
    .scope S_0x563d1d355990;
t_10 %join;
    %pushi/str "Full-Boundary-Timing";
    %store/str v0x563d1d39d000_0;
    %vpi_call/w 4 269 "$display", "\000" {0 0 0};
    %vpi_call/w 4 270 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 271 "$display", "  TEST CASE: %s", "Full-Boundary-Timing" {0 0 0};
    %vpi_call/w 4 272 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 273 "$display", "\000" {0 0 0};
    %vpi_call/w 4 268 "$display", "Testing: Full flag timing at capacity boundary" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %pushi/vec4 20, 0, 32;
T_37.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.45, 5;
    %jmp/1 T_37.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.44;
T_37.45 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %alloc S_0x563d1d3e8d50;
    %fork TD_async_fifo_near_full_tb.wait_reset_complete, S_0x563d1d3e8d50;
    %join;
    %free S_0x563d1d3e8d50;
    %fork t_15, S_0x563d1d3cab70;
    %jmp t_14;
    .scope S_0x563d1d3cab70;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cad50_0, 0, 32;
T_37.46 ;
    %load/vec4 v0x563d1d3cad50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_37.47, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d3cad50_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cad50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cad50_0, 0, 32;
    %jmp T_37.46;
T_37.47 ;
    %end;
    .scope S_0x563d1d355990;
t_14 %join;
    %pushi/vec4 5, 0, 32;
T_37.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.49, 5;
    %jmp/1 T_37.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.48;
T_37.49 ;
    %pop/vec4 1;
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e90d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_37.50, 6;
    %vpi_call/w 4 292 "$display", "\000" {0 0 0};
    %vpi_call/w 4 293 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 294 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000100100000 {0 0 0};
    %vpi_call/w 4 295 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 296 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e90d0_0, v0x563d1d3e90d0_0 {0 0 0};
    %vpi_call/w 4 297 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 298 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.50 ;
    %pushi/vec4 5, 0, 32;
T_37.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.53, 5;
    %jmp/1 T_37.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f3570;
    %jmp T_37.52;
T_37.53 ;
    %pop/vec4 1;
    %wait E_0x563d1d2f3570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %wait E_0x563d1d2f3570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %pushi/vec4 10, 0, 32;
T_37.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.55, 5;
    %jmp/1 T_37.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.54;
T_37.55 ;
    %pop/vec4 1;
    %vpi_call/w 4 299 "$display", "  After 1 read: full=%b", v0x563d1d3e90d0_0 {0 0 0};
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e90d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_37.56, 6;
    %vpi_call/w 4 304 "$display", "\000" {0 0 0};
    %vpi_call/w 4 305 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 306 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000100101100 {0 0 0};
    %vpi_call/w 4 307 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 308 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e90d0_0, v0x563d1d3e90d0_0 {0 0 0};
    %vpi_call/w 4 309 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 310 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.56 ;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 5, 0, 32;
T_37.58 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.59, 5;
    %jmp/1 T_37.59, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.58;
T_37.59 ;
    %pop/vec4 1;
    %vpi_call/w 4 311 "$display", "  After 1 write: full=%b", v0x563d1d3e90d0_0 {0 0 0};
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e90d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_37.60, 6;
    %vpi_call/w 4 316 "$display", "\000" {0 0 0};
    %vpi_call/w 4 317 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 318 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000100111000 {0 0 0};
    %vpi_call/w 4 319 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 320 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e90d0_0, v0x563d1d3e90d0_0 {0 0 0};
    %vpi_call/w 4 321 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 322 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.60 ;
    %vpi_call/w 4 314 "$display", "  PASS: Full flag boundary timing correct" {0 0 0};
    %pushi/str "Near-Full-Integrity";
    %store/str v0x563d1d39d000_0;
    %vpi_call/w 4 322 "$display", "\000" {0 0 0};
    %vpi_call/w 4 323 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 324 "$display", "  TEST CASE: %s", "Near-Full-Integrity" {0 0 0};
    %vpi_call/w 4 325 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 326 "$display", "\000" {0 0 0};
    %fork t_17, S_0x563d1d3cbe40;
    %jmp t_16;
    .scope S_0x563d1d3cbe40;
t_17 ;
    %vpi_call/w 4 324 "$display", "Testing: Data integrity while operating at near-full" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %pushi/vec4 20, 0, 32;
T_37.62 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.63, 5;
    %jmp/1 T_37.63, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.62;
T_37.63 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9970_0, 0;
    %alloc S_0x563d1d3e8d50;
    %fork TD_async_fifo_near_full_tb.wait_reset_complete, S_0x563d1d3e8d50;
    %join;
    %free S_0x563d1d3e8d50;
    %fork t_19, S_0x563d1d3cc020;
    %jmp t_18;
    .scope S_0x563d1d3cc020;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cc220_0, 0, 32;
T_37.64 ;
    %load/vec4 v0x563d1d3cc220_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_37.65, 5;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d3cc220_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cc220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cc220_0, 0, 32;
    %jmp T_37.64;
T_37.65 ;
    %end;
    .scope S_0x563d1d3cbe40;
t_18 %join;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x563d1d3e9e80_0, 0, 32;
    %fork t_21, S_0x563d1d3cbe40;
    %fork t_22, S_0x563d1d3cbe40;
    %join;
    %join;
    %jmp t_20;
t_21 ;
    %fork t_24, S_0x563d1d3cc320;
    %jmp t_23;
    .scope S_0x563d1d3cc320;
t_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cc520_0, 0, 32;
T_37.66 ;
    %load/vec4 v0x563d1d3cc520_0;
    %load/vec4 v0x563d1d3cc8c0_0;
    %cmp/s;
    %jmp/0xz T_37.67, 5;
    %wait E_0x563d1d2f1aa0;
T_37.68 ;
    %load/vec4 v0x563d1d3e90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_37.69, 8;
    %wait E_0x563d1d2f1aa0;
    %jmp T_37.68;
T_37.69 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    %load/vec4 v0x563d1d3e9e80_0;
    %pad/s 8;
    %assign/vec4 v0x563d1d3e9b40_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3e9e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563d1d3e9e80_0, 0, 32;
    %wait E_0x563d1d2f1aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9ce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cc520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cc520_0, 0, 32;
    %jmp T_37.66;
T_37.67 ;
    %end;
    .scope S_0x563d1d3cbe40;
t_23 %join;
    %end;
t_22 ;
    %pushi/vec4 10, 0, 32;
T_37.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.71, 5;
    %jmp/1 T_37.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x563d1d2f3570;
    %jmp T_37.70;
T_37.71 ;
    %pop/vec4 1;
    %fork t_26, S_0x563d1d3cc600;
    %jmp t_25;
    .scope S_0x563d1d3cc600;
t_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d1d3cc7e0_0, 0, 32;
T_37.72 ;
    %load/vec4 v0x563d1d3cc7e0_0;
    %load/vec4 v0x563d1d3cc8c0_0;
    %subi 4294967282, 0, 32;
    %cmp/s;
    %jmp/0xz T_37.73, 5;
T_37.74 ;
    %load/vec4 v0x563d1d3e8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz T_37.75, 8;
    %wait E_0x563d1d2f3570;
    %jmp T_37.74;
T_37.75 ;
    %wait E_0x563d1d2f3570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %wait E_0x563d1d2f3570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d1d3e9730_0, 0;
    %wait E_0x563d1d2f3570;
    %load/vec4 v0x563d1d3e9500_0;
    %store/vec4 v0x563d1d3e98d0_0, 0, 8;
    %load/vec4 v0x563d1d39cc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d39cc10_0, 0, 32;
    %load/vec4 v0x563d1d3e98d0_0;
    %pad/u 32;
    %load/vec4 v0x563d1d3cc9c0_0;
    %cmp/ne;
    %jmp/0xz  T_37.76, 6;
    %vpi_call/w 4 374 "$display", "\000" {0 0 0};
    %vpi_call/w 4 375 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 376 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv", 32'sb00000000000000000000000101110010 {0 0 0};
    %vpi_call/w 4 377 "$display", "  Test: %s", v0x563d1d39d000_0 {0 0 0};
    %vpi_call/w 4 378 "$display", "  Expected: %0d (0x%0h)", v0x563d1d3e98d0_0, v0x563d1d3e98d0_0 {0 0 0};
    %vpi_call/w 4 379 "$display", "  Actual:   %0d (0x%0h)", v0x563d1d3cc9c0_0, v0x563d1d3cc9c0_0 {0 0 0};
    %vpi_call/w 4 380 "$display", "\000" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
T_37.76 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cc9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x563d1d3cc9c0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x563d1d3cc7e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x563d1d3cc7e0_0, 0, 32;
    %jmp T_37.72;
T_37.73 ;
    %end;
    .scope S_0x563d1d3cbe40;
t_25 %join;
    %end;
    .scope S_0x563d1d3cbe40;
t_20 ;
    %vpi_call/w 4 376 "$display", "  PASS: Data integrity at near-full verified" {0 0 0};
    %end;
    .scope S_0x563d1d355990;
t_16 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x563d1d3824b0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x563d1d355990;
T_38 ;
    %fork t_28, S_0x563d1d3e87d0;
    %jmp t_27;
    .scope S_0x563d1d3e87d0;
t_28 ;
    %fork t_30, S_0x563d1d3e87d0;
    %fork t_31, S_0x563d1d3e87d0;
    %join;
    %join;
    %jmp t_29;
t_30 ;
    %fork t_33, S_0x563d1d3e8b50;
    %jmp t_32;
    .scope S_0x563d1d3e8b50;
t_33 ;
    %delay 3000000000, 0;
    %load/vec4 v0x563d1d3824b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %vpi_call/w 4 388 "$display", "\000" {0 0 0};
    %vpi_call/w 4 389 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 390 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 391 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x563d1d3820a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d1d3820a0_0, 0, 32;
    %alloc S_0x563d1d368000;
    %fork TD_$unit.__vunit_print_summary, S_0x563d1d368000;
    %join;
    %free S_0x563d1d368000;
    %alloc S_0x563d1d370c00;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x563d1d3892e0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x563d1d370c00;
    %join;
    %free S_0x563d1d370c00;
    %vpi_call/w 4 395 "$finish" {0 0 0};
T_38.0 ;
    %end;
    .scope S_0x563d1d3e87d0;
t_32 %join;
    %end;
t_31 ;
    %fork t_35, S_0x563d1d3e8960;
    %jmp t_34;
    .scope S_0x563d1d3e8960;
t_35 ;
T_38.2 ;
    %load/vec4 v0x563d1d3824b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_38.3, 6;
    %wait E_0x563d1d2f5ba0;
    %jmp T_38.2;
T_38.3 ;
    %disable S_0x563d1d3e8b50;
    %alloc S_0x563d1d368000;
    %fork TD_$unit.__vunit_print_summary, S_0x563d1d368000;
    %join;
    %free S_0x563d1d368000;
    %alloc S_0x563d1d370c00;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x563d1d3820a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x563d1d3892e0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x563d1d370c00;
    %join;
    %free S_0x563d1d370c00;
    %vpi_call/w 4 403 "$finish" {0 0 0};
    %end;
    .scope S_0x563d1d3e87d0;
t_34 %join;
    %end;
    .scope S_0x563d1d3e87d0;
t_29 ;
    %end;
    .scope S_0x563d1d355990;
t_27 %join;
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/near_full/async_fifo_near_full_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
