
*** Running vivado
    with args -log iicComm_iiccomm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iicComm_iiccomm_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source iicComm_iiccomm_0_0.tcl -notrace
Command: synth_design -top iicComm_iiccomm_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20754 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1255.332 ; gain = 80.992 ; free physical = 120374 ; free virtual = 499793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'iicComm_iiccomm_0_0' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ip/iicComm_iiccomm_0_0/synth/iicComm_iiccomm_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'iiccomm' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm.v:12]
	Parameter ap_ST_fsm_state1 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 70'b0000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 70'b0000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 70'b0000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 70'b0000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 70'b0000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 70'b0000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 70'b0000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 70'b0000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 70'b0000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 70'b0000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 70'b0000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 70'b0000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 70'b0000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 70'b0000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 70'b0000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 70'b0000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 70'b0000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 70'b0000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 70'b0000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 70'b0000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 70'b0000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 70'b0000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 70'b0000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 70'b0000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 70'b0000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 70'b0000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 70'b0000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 70'b0000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 70'b0000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 70'b0000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 70'b0000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 70'b0000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 70'b0000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 70'b0000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 70'b0000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 70'b0000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 70'b0000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 70'b0000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 70'b0000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 70'b0000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 70'b0000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 70'b0000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 70'b0000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 70'b0000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 70'b0000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 70'b0000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 70'b0000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 70'b0000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 70'b0000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 70'b0000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 70'b0000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 70'b0000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 70'b0000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 70'b0000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 70'b0000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 70'b0000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 70'b0000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 70'b0000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 70'b0001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 70'b0010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 70'b0100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 70'b1000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IIC_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IIC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IIC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IIC_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IIC_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IIC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IIC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IIC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IIC_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_IIC_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IIC_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_IIC_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_IIC_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm.v:242]
INFO: [Synth 8-638] synthesizing module 'iiccomm_AXILiteS_s_axi' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_STAT_REG_OUTVALUE_I_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_STAT_REG_OUTVALUE_I_CTRL bound to: 7'b0010100 
	Parameter ADDR_STAT_REG_OUTVALUE_O_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_STAT_REG_OUTVALUE_O_CTRL bound to: 7'b0011100 
	Parameter ADDR_INTERR_REG_OUTVALUE_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_INTERR_REG_OUTVALUE_CTRL bound to: 7'b0100100 
	Parameter ADDR_EMPTY_PIRQ_OUTVALUE_I_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_EMPTY_PIRQ_OUTVALUE_I_CTRL bound to: 7'b0101100 
	Parameter ADDR_EMPTY_PIRQ_OUTVALUE_O_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_EMPTY_PIRQ_OUTVALUE_O_CTRL bound to: 7'b0110100 
	Parameter ADDR_FULL_PIRQ_OUTVALUE_I_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_FULL_PIRQ_OUTVALUE_I_CTRL bound to: 7'b0111100 
	Parameter ADDR_FULL_PIRQ_OUTVALUE_O_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_FULL_PIRQ_OUTVALUE_O_CTRL bound to: 7'b1000100 
	Parameter ADDR_STAT_REG_OUTVALUE_NEW_I_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_STAT_REG_OUTVALUE_NEW_I_CTRL bound to: 7'b1001100 
	Parameter ADDR_STAT_REG_OUTVALUE_NEW_O_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_STAT_REG_OUTVALUE_NEW_O_CTRL bound to: 7'b1010100 
	Parameter ADDR_TX_FIFO_OUTVALUE_I_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_TX_FIFO_OUTVALUE_I_CTRL bound to: 7'b1011100 
	Parameter ADDR_TX_FIFO_OUTVALUE_O_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_TX_FIFO_OUTVALUE_O_CTRL bound to: 7'b1100100 
	Parameter ADDR_RX_FIFO_OUTVALUE_I_DATA_0 bound to: 7'b1101000 
	Parameter ADDR_RX_FIFO_OUTVALUE_I_CTRL bound to: 7'b1101100 
	Parameter ADDR_RX_FIFO_OUTVALUE_O_DATA_0 bound to: 7'b1110000 
	Parameter ADDR_RX_FIFO_OUTVALUE_O_CTRL bound to: 7'b1110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_AXILiteS_s_axi.v:304]
INFO: [Synth 8-256] done synthesizing module 'iiccomm_AXILiteS_s_axi' (1#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_throttl' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_throttl' (2#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_write' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_fifo' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_fifo' (3#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_reg_slice' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_reg_slice' (4#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_fifo__parameterized0' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_fifo__parameterized0' (4#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_buffer' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_buffer' (5#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_fifo__parameterized1' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_fifo__parameterized1' (5#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_fifo__parameterized2' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_fifo__parameterized2' (5#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_write' (6#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_read' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_buffer__parameterized0' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_buffer__parameterized0' (6#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'iiccomm_iic_m_axi_reg_slice__parameterized0' [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_reg_slice__parameterized0' (6#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi_read' (7#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'iiccomm_iic_m_axi' (8#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:10]
INFO: [Synth 8-256] done synthesizing module 'iiccomm' (9#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm.v:12]
INFO: [Synth 8-256] done synthesizing module 'iicComm_iiccomm_0_0' (10#1) [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ip/iicComm_iiccomm_0_0/synth/iicComm_iiccomm_0_0.v:56]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1305.863 ; gain = 131.523 ; free physical = 120294 ; free virtual = 499714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1305.863 ; gain = 131.523 ; free physical = 120274 ; free virtual = 499694
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ip/iicComm_iiccomm_0_0/constraints/iiccomm_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ip/iicComm_iiccomm_0_0/constraints/iiccomm_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.runs/iicComm_iiccomm_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.runs/iicComm_iiccomm_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1703.047 ; gain = 0.000 ; free physical = 119375 ; free virtual = 498796
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119377 ; free virtual = 498797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119377 ; free virtual = 498797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.runs/iicComm_iiccomm_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119379 ; free virtual = 498799
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'iiccomm_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1161]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'iiccomm_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119349 ; free virtual = 498770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 32    
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 69    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	  71 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   5 Input     29 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 27    
	   5 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iiccomm_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  24 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module iiccomm_iic_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iiccomm_iic_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module iiccomm_iic_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module iiccomm_iic_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module iiccomm 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	  71 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   5 Input     29 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element wreq_throttl/throttl_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/usedw_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element bus_write/fifo_resp/pout_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element bus_write/could_multi_bursts.loop_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_write/bus_equal_gen.len_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:2119]
WARNING: [Synth 8-6014] Unused sequential element bus_read/buff_rdata/usedw_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/pout_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element bus_read/could_multi_bursts.loop_cnt_reg was removed.  [/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ipshared/c575/hdl/verilog/iiccomm_iic_m_axi.v:1161]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARCACHE[3]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARCACHE[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARCACHE[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARCACHE[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARPROT[2]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARPROT[1]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARPROT[0]
WARNING: [Synth 8-3331] design iiccomm_iic_m_axi has unconnected port I_ARUSER[0]
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p1_reg[29] )
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/align_len_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/start_addr_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/align_len_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/align_len_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/start_addr_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/end_addr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/end_addr_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/start_addr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/start_addr_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module iiccomm.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_read/fifo_rreq/q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/start_addr_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/start_addr_buf_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/sect_addr_buf_reg[11]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/fifo_rreq/q_reg[33]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/start_addr_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/start_addr_buf_reg[31]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/sect_addr_buf_reg[11]) is unused and will be removed from module iiccomm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:09 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119243 ; free virtual = 498663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|iiccomm_iic_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|iiccomm_iic_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119549 ; free virtual = 498970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1703.047 ; gain = 528.707 ; free physical = 119403 ; free virtual = 498824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|iiccomm_iic_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|iiccomm_iic_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module iiccomm.
WARNING: [Synth 8-3332] Sequential element (iiccomm_iic_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]) is unused and will be removed from module iiccomm.
INFO: [Synth 8-4480] The timing for the instance inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119304 ; free virtual = 498725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119233 ; free virtual = 498654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119215 ; free virtual = 498636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119198 ; free virtual = 498619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119198 ; free virtual = 498619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119198 ; free virtual = 498619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119256 ; free virtual = 498678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    56|
|2     |LUT1     |    14|
|3     |LUT2     |   156|
|4     |LUT3     |   384|
|5     |LUT4     |   107|
|6     |LUT5     |   196|
|7     |LUT6     |   231|
|8     |MUXF7    |    65|
|9     |MUXF8    |    31|
|10    |RAMB18E1 |     2|
|11    |SRL16E   |    19|
|12    |FDRE     |  1360|
|13    |FDSE     |     6|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------------------+------+
|      |Instance                           |Module                                      |Cells |
+------+-----------------------------------+--------------------------------------------+------+
|1     |top                                |                                            |  2627|
|2     |  inst                             |iiccomm                                     |  2627|
|3     |    iiccomm_AXILiteS_s_axi_U       |iiccomm_AXILiteS_s_axi                      |   992|
|4     |    iiccomm_iic_m_axi_U            |iiccomm_iic_m_axi                           |  1413|
|5     |      bus_read                     |iiccomm_iic_m_axi_read                      |   715|
|6     |        buff_rdata                 |iiccomm_iic_m_axi_buffer__parameterized0    |   173|
|7     |        fifo_rctl                  |iiccomm_iic_m_axi_fifo__parameterized1_0    |    65|
|8     |        fifo_rreq                  |iiccomm_iic_m_axi_fifo__parameterized0_1    |    42|
|9     |        rs_rdata                   |iiccomm_iic_m_axi_reg_slice__parameterized0 |   122|
|10    |        rs_rreq                    |iiccomm_iic_m_axi_reg_slice_2               |    27|
|11    |      bus_write                    |iiccomm_iic_m_axi_write                     |   675|
|12    |        buff_wdata                 |iiccomm_iic_m_axi_buffer                    |   175|
|13    |        \bus_equal_gen.fifo_burst  |iiccomm_iic_m_axi_fifo                      |    78|
|14    |        fifo_resp                  |iiccomm_iic_m_axi_fifo__parameterized1      |    26|
|15    |        fifo_resp_to_user          |iiccomm_iic_m_axi_fifo__parameterized2      |    27|
|16    |        fifo_wreq                  |iiccomm_iic_m_axi_fifo__parameterized0      |    39|
|17    |        rs_wreq                    |iiccomm_iic_m_axi_reg_slice                 |    23|
|18    |      wreq_throttl                 |iiccomm_iic_m_axi_throttl                   |    19|
+------+-----------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1710.195 ; gain = 535.855 ; free physical = 119256 ; free virtual = 498678
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1710.195 ; gain = 138.672 ; free physical = 119307 ; free virtual = 498728
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:27 . Memory (MB): peak = 1710.203 ; gain = 535.855 ; free physical = 119308 ; free virtual = 498730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:29 . Memory (MB): peak = 1742.211 ; gain = 581.250 ; free physical = 119338 ; free virtual = 498760
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.runs/iicComm_iiccomm_0_0_synth_1/iicComm_iiccomm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.srcs/sources_1/bd/iicComm/ip/iicComm_iiccomm_0_0/iicComm_iiccomm_0_0.xci
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/iicComm/iicComm/iicComm.runs/iicComm_iiccomm_0_0_synth_1/iicComm_iiccomm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file iicComm_iiccomm_0_0_utilization_synth.rpt -pb iicComm_iiccomm_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1766.223 ; gain = 0.000 ; free physical = 119238 ; free virtual = 498662
INFO: [Common 17-206] Exiting Vivado at Tue Aug  7 10:50:09 2018...
