# MIPS-Multicycle-Processor
Implementation of MIPS Multicycle Processor (with datapath and control) using Verilog

Made as part of the Course CSF342: Computer Architecture at BITS Pilani

## Collaborators
1. Jagrit Lodha (2019A3PS0165P)
2. Avi Tanwar (2019A8PS0332P)
3. Ishan Garg (2019A7PS0034P)
