
CONTROL_ADC_SERVO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004dc  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000674  08000674  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000674  08000674  00010674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000678  08000678  00010678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  0800067c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000024  20000008  08000684  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000002c  08000684  0002002c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   000011ba  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000038f  00000000  00000000  000211f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000000d8  00000000  00000000  00021588  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000b0  00000000  00000000  00021660  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000053c  00000000  00000000  00021710  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000950  00000000  00000000  00021c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002259c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000274  00000000  00000000  00022618  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002288c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000008 	.word	0x20000008
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800065c 	.word	0x0800065c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000000c 	.word	0x2000000c
 80001d4:	0800065c 	.word	0x0800065c

080001d8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	6039      	str	r1, [r7, #0]
 80001e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80001e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	da0b      	bge.n	8000204 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001ec:	490d      	ldr	r1, [pc, #52]	; (8000224 <NVIC_SetPriority+0x4c>)
 80001ee:	79fb      	ldrb	r3, [r7, #7]
 80001f0:	f003 030f 	and.w	r3, r3, #15
 80001f4:	3b04      	subs	r3, #4
 80001f6:	683a      	ldr	r2, [r7, #0]
 80001f8:	b2d2      	uxtb	r2, r2
 80001fa:	0112      	lsls	r2, r2, #4
 80001fc:	b2d2      	uxtb	r2, r2
 80001fe:	440b      	add	r3, r1
 8000200:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000202:	e009      	b.n	8000218 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000204:	4908      	ldr	r1, [pc, #32]	; (8000228 <NVIC_SetPriority+0x50>)
 8000206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020a:	683a      	ldr	r2, [r7, #0]
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	0112      	lsls	r2, r2, #4
 8000210:	b2d2      	uxtb	r2, r2
 8000212:	440b      	add	r3, r1
 8000214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000218:	bf00      	nop
 800021a:	370c      	adds	r7, #12
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr
 8000224:	e000ed00 	.word	0xe000ed00
 8000228:	e000e100 	.word	0xe000e100

0800022c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	3b01      	subs	r3, #1
 8000238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800023c:	d301      	bcc.n	8000242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800023e:	2301      	movs	r3, #1
 8000240:	e00f      	b.n	8000262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000242:	4a0a      	ldr	r2, [pc, #40]	; (800026c <SysTick_Config+0x40>)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3b01      	subs	r3, #1
 8000248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800024a:	210f      	movs	r1, #15
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f7ff ffc2 	bl	80001d8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000254:	4b05      	ldr	r3, [pc, #20]	; (800026c <SysTick_Config+0x40>)
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800025a:	4b04      	ldr	r3, [pc, #16]	; (800026c <SysTick_Config+0x40>)
 800025c:	2207      	movs	r2, #7
 800025e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000260:	2300      	movs	r3, #0
}
 8000262:	4618      	mov	r0, r3
 8000264:	3708      	adds	r7, #8
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	e000e010 	.word	0xe000e010

08000270 <TIM2_Init>:
void ADC_WaitForConv (void);
uint16_t ADC_GetVal (void);
void Delay_ms(uint16_t time_ms);

void TIM2_Init(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	// 1. Set clock
	RCC -> APB1ENR |= (1<<0); // enable tim2 clock (1<<0); macro RCC_APB1ENR_TIM2EN
 8000274:	4a2b      	ldr	r2, [pc, #172]	; (8000324 <TIM2_Init+0xb4>)
 8000276:	4b2b      	ldr	r3, [pc, #172]	; (8000324 <TIM2_Init+0xb4>)
 8000278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6413      	str	r3, [r2, #64]	; 0x40

	// 2. Configure the output pin:

    /* a) Select the output mode by writing CCS bits in CCMRx register */
	TIM2 ->CCMR1 |= (1<<3); // OC1PE
 8000280:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000288:	699b      	ldr	r3, [r3, #24]
 800028a:	f043 0308 	orr.w	r3, r3, #8
 800028e:	6193      	str	r3, [r2, #24]

	// 3. Select the PWM mode PWM1 o by writing OCxM bits in CCMRx register
	TIM2 -> CCMR1 |= (6<<4);//  Set OC1M: Output PWM mode 1 Analog Pin A0
 8000290:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000298:	699b      	ldr	r3, [r3, #24]
 800029a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800029e:	6193      	str	r3, [r2, #24]

/*	For example, If I want to give a pulse width of 1 ms i.e. (1*1000/20) = 50%,
    I will write 50 instead of X in CCR1 register.
    For 2 ms, It will be 100%, and for 1.5 ms, It will be 75% and so on*/

	TIM2->PSC = 319;
 80002a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002a4:	f240 123f 	movw	r2, #319	; 0x13f
 80002a8:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 999;
 80002aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80002b2:	62da      	str	r2, [r3, #44]	; 0x2c
	//TIM2 -> CCR1 = 998; // duty ccr1 / arr *100 %

	//5. Set the preload bit in CCMRx register and the ARPE bit in the CR1 register

	//ARPE: Auto-reload preload enable
	TIM2 -> CR1 |= (1<<7);//ARPE
 80002b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002c2:	6013      	str	r3, [r2, #0]
	// Center-aligned mode 1 off
	//TIM2 -> CR1 |= (1<<5);

	//6. Enable the capture compare

	TIM2 -> CCER |= (1<<0); // 1: On - OC1 signal is output on the corresponding output pin
 80002c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002cc:	6a1b      	ldr	r3, [r3, #32]
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	6213      	str	r3, [r2, #32]
	TIM2 -> EGR |= (1<<0); //Re-initialize the counter and generates an update of the registers
 80002d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6153      	str	r3, [r2, #20]

	//7. Enable the counter.

	TIM2->CR1 |= TIM_CR1_CEN;
 80002e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f043 0301 	orr.w	r3, r3, #1
 80002f2:	6013      	str	r3, [r2, #0]

	// Config Pin
	GPIOA -> MODER |= (2<<0); // PA0 10: Alternate function mode PIN A1
 80002f4:	4a0c      	ldr	r2, [pc, #48]	; (8000328 <TIM2_Init+0xb8>)
 80002f6:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <TIM2_Init+0xb8>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f043 0302 	orr.w	r3, r3, #2
 80002fe:	6013      	str	r3, [r2, #0]
	GPIOA -> OTYPER &=~(1<<0);// 0: Output push-pull (reset state)
 8000300:	4a09      	ldr	r2, [pc, #36]	; (8000328 <TIM2_Init+0xb8>)
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <TIM2_Init+0xb8>)
 8000304:	685b      	ldr	r3, [r3, #4]
 8000306:	f023 0301 	bic.w	r3, r3, #1
 800030a:	6053      	str	r3, [r2, #4]

	//!!!!!!!!!!!!
	// GPIO alternate function: GPIOA ->  AFR[1] Px8 - Px15, AFR[0] Px0 - Px7

	GPIOA ->AFR[0] |= (1<<0); // Set AF1, TIM2
 800030c:	4a06      	ldr	r2, [pc, #24]	; (8000328 <TIM2_Init+0xb8>)
 800030e:	4b06      	ldr	r3, [pc, #24]	; (8000328 <TIM2_Init+0xb8>)
 8000310:	6a1b      	ldr	r3, [r3, #32]
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6213      	str	r3, [r2, #32]


}
 8000318:	bf00      	nop
 800031a:	46bd      	mov	sp, r7
 800031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop
 8000324:	40023800 	.word	0x40023800
 8000328:	40020000 	.word	0x40020000

0800032c <main>:


int main(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b084      	sub	sp, #16
 8000330:	af02      	add	r7, sp, #8

	ADC_Init ();
 8000332:	f000 f843 	bl	80003bc <ADC_Init>
	ADC_Enable ();
 8000336:	f000 f87f 	bl	8000438 <ADC_Enable>
	//DMA_Init ();
	//DMA_Config ();
	TIM2_Init();
 800033a:	f7ff ff99 	bl	8000270 <TIM2_Init>

	ADC_Start ();
 800033e:	f000 f895 	bl	800046c <ADC_Start>


	while (1)
	{

	ADC_VAL = ADC_GetVal();
 8000342:	f000 f8d1 	bl	80004e8 <ADC_GetVal>
 8000346:	4603      	mov	r3, r0
 8000348:	461a      	mov	r2, r3
 800034a:	4b12      	ldr	r3, [pc, #72]	; (8000394 <main+0x68>)
 800034c:	801a      	strh	r2, [r3, #0]
	ADC_WaitForConv();
 800034e:	f000 f8bb 	bl	80004c8 <ADC_WaitForConv>
	// Map The ADC Result To Servo Pulse Width
	angle = mapping(ADC_VAL, 0, 4096, 25, 125);
 8000352:	4b10      	ldr	r3, [pc, #64]	; (8000394 <main+0x68>)
 8000354:	881b      	ldrh	r3, [r3, #0]
 8000356:	b29b      	uxth	r3, r3
 8000358:	4618      	mov	r0, r3
 800035a:	237d      	movs	r3, #125	; 0x7d
 800035c:	9300      	str	r3, [sp, #0]
 800035e:	2319      	movs	r3, #25
 8000360:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000364:	2100      	movs	r1, #0
 8000366:	f000 f893 	bl	8000490 <mapping>
 800036a:	4603      	mov	r3, r0
 800036c:	b29a      	uxth	r2, r3
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <main+0x6c>)
 8000370:	801a      	strh	r2, [r3, #0]
	Delay_ms (1000);
 8000372:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000376:	f000 f8c3 	bl	8000500 <Delay_ms>

	TIM2 -> CCR1 = angle;
 800037a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800037e:	4a06      	ldr	r2, [pc, #24]	; (8000398 <main+0x6c>)
 8000380:	8812      	ldrh	r2, [r2, #0]
 8000382:	635a      	str	r2, [r3, #52]	; 0x34
	Delay_ms (1000);
 8000384:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000388:	f000 f8ba 	bl	8000500 <Delay_ms>
	//TIM2 -> CCR1 = 100; //  duty cycle is 2 ms  according to Real servo position +45 Deg
	TIM2 -> CCR1 = 125; // duty cycle is 2.5 ms, according to Real servo position +90 Deg
	Delay_ms (2000);
	*/

	int breakPtr = 0;
 800038c:	2300      	movs	r3, #0
 800038e:	607b      	str	r3, [r7, #4]
	{
 8000390:	e7d7      	b.n	8000342 <main+0x16>
 8000392:	bf00      	nop
 8000394:	20000024 	.word	0x20000024
 8000398:	20000026 	.word	0x20000026

0800039c <SysTick_Handler>:
	}
}

/* Interrupts */
void SysTick_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
msTicks++;
 80003a0:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <SysTick_Handler+0x1c>)
 80003a2:	881b      	ldrh	r3, [r3, #0]
 80003a4:	3301      	adds	r3, #1
 80003a6:	b29a      	uxth	r2, r3
 80003a8:	4b03      	ldr	r3, [pc, #12]	; (80003b8 <SysTick_Handler+0x1c>)
 80003aa:	801a      	strh	r2, [r3, #0]
}
 80003ac:	bf00      	nop
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	20000028 	.word	0x20000028

080003bc <ADC_Init>:


/* Private functions */

void ADC_Init (void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
	5. Set the Regular channel sequence length in ADC_SQR1 and set Channel 1 in ADC_SQR3
	7. Set the Respective GPIO PINs in the Analog Mode
	************************************************/

//1. Enable ADC and GPIO clock
	RCC->APB2ENR |= (1<<8);  // enable ADC1 clock
 80003c0:	4a1a      	ldr	r2, [pc, #104]	; (800042c <ADC_Init+0x70>)
 80003c2:	4b1a      	ldr	r3, [pc, #104]	; (800042c <ADC_Init+0x70>)
 80003c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003ca:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->AHB1ENR |= (1<<0);  // enable GPIOA clock
 80003cc:	4a17      	ldr	r2, [pc, #92]	; (800042c <ADC_Init+0x70>)
 80003ce:	4b17      	ldr	r3, [pc, #92]	; (800042c <ADC_Init+0x70>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6313      	str	r3, [r2, #48]	; 0x30

//2. Set Resolution in the Control Register 1 (CR1)
	ADC1->CR1 &= ~(1<<24);   // 12 bit RES
 80003d8:	4a15      	ldr	r2, [pc, #84]	; (8000430 <ADC_Init+0x74>)
 80003da:	4b15      	ldr	r3, [pc, #84]	; (8000430 <ADC_Init+0x74>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80003e2:	6053      	str	r3, [r2, #4]

//3. Set the Continuous Conversion, enable DMA and Data Alignment in Control Reg 2 (CR2)
    ADC1->CR2 |= (1<<1);     // enable continuous conversion mode
 80003e4:	4a12      	ldr	r2, [pc, #72]	; (8000430 <ADC_Init+0x74>)
 80003e6:	4b12      	ldr	r3, [pc, #72]	; (8000430 <ADC_Init+0x74>)
 80003e8:	689b      	ldr	r3, [r3, #8]
 80003ea:	f043 0302 	orr.w	r3, r3, #2
 80003ee:	6093      	str	r3, [r2, #8]
   // ADC1->CR2 |= (1<<10);    // EOC after each conversion
	ADC1->CR2 &= ~(1<<11);   // Data Alignment RIGHT
 80003f0:	4a0f      	ldr	r2, [pc, #60]	; (8000430 <ADC_Init+0x74>)
 80003f2:	4b0f      	ldr	r3, [pc, #60]	; (8000430 <ADC_Init+0x74>)
 80003f4:	689b      	ldr	r3, [r3, #8]
 80003f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80003fa:	6093      	str	r3, [r2, #8]

//4. Set the Sampling Time for the channels
	//ADC1->SMPR2 &= ~(1<<3);  // Sampling time of 3 cycles for channel 1

//5. Set the Regular channel sequence length in ADC_SQR1
	ADC1->SQR1 &= ~(15<<20);   // SQR1_L =0 for 1 conversions
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <ADC_Init+0x74>)
 80003fe:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <ADC_Init+0x74>)
 8000400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000402:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000406:	62d3      	str	r3, [r2, #44]	; 0x2c

	// Set Channel Sequence
	ADC1->SQR3 |= (1<<0);  // SEQ1 for Channel 1
 8000408:	4a09      	ldr	r2, [pc, #36]	; (8000430 <ADC_Init+0x74>)
 800040a:	4b09      	ldr	r3, [pc, #36]	; (8000430 <ADC_Init+0x74>)
 800040c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800040e:	f043 0301 	orr.w	r3, r3, #1
 8000412:	6353      	str	r3, [r2, #52]	; 0x34

//7. Set the Respective GPIO PINs in the Analog Mode
	GPIOA->MODER |= (3<<2);  // analog mode for PA 1 (channel 1)
 8000414:	4a07      	ldr	r2, [pc, #28]	; (8000434 <ADC_Init+0x78>)
 8000416:	4b07      	ldr	r3, [pc, #28]	; (8000434 <ADC_Init+0x78>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f043 030c 	orr.w	r3, r3, #12
 800041e:	6013      	str	r3, [r2, #0]

}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	40023800 	.word	0x40023800
 8000430:	40012000 	.word	0x40012000
 8000434:	40020000 	.word	0x40020000

08000438 <ADC_Enable>:


void ADC_Enable (void)
{
 8000438:	b480      	push	{r7}
 800043a:	b083      	sub	sp, #12
 800043c:	af00      	add	r7, sp, #0
	/************** STEPS TO FOLLOW *****************
	1. Enable the ADC by setting ADON bit in CR2
	2. Wait for ADC to stabilize (approx 10us)
	************************************************/
	ADC1->CR2 |= 1<<0;   // ADON =1 enable ADC1
 800043e:	4a0a      	ldr	r2, [pc, #40]	; (8000468 <ADC_Enable+0x30>)
 8000440:	4b09      	ldr	r3, [pc, #36]	; (8000468 <ADC_Enable+0x30>)
 8000442:	689b      	ldr	r3, [r3, #8]
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	6093      	str	r3, [r2, #8]
	uint32_t delay = 10000;
 800044a:	f242 7310 	movw	r3, #10000	; 0x2710
 800044e:	607b      	str	r3, [r7, #4]
	while (delay--);
 8000450:	bf00      	nop
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	1e5a      	subs	r2, r3, #1
 8000456:	607a      	str	r2, [r7, #4]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d1fa      	bne.n	8000452 <ADC_Enable+0x1a>
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr
 8000468:	40012000 	.word	0x40012000

0800046c <ADC_Start>:
	DMA2_Stream0->CR |= (1<<0);  // EN =1
}


void ADC_Start(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
	/************** STEPS TO FOLLOW *****************
	1. Clear the Status register
	2. Start the Conversion by Setting the SWSTART bit in CR2
	*************************************************/
	ADC1->SR = 0;                      // Clear Status register
 8000470:	4b06      	ldr	r3, [pc, #24]	; (800048c <ADC_Start+0x20>)
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
	ADC1->CR2 |= (1<<30);                // Start conversion for regular channel
 8000476:	4a05      	ldr	r2, [pc, #20]	; (800048c <ADC_Start+0x20>)
 8000478:	4b04      	ldr	r3, [pc, #16]	; (800048c <ADC_Start+0x20>)
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000480:	6093      	str	r3, [r2, #8]
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048a:	4770      	bx	lr
 800048c:	40012000 	.word	0x40012000

08000490 <mapping>:

}


uint32_t mapping(uint32_t au32_IN, uint32_t au32_INmin, uint32_t au32_INmax, uint32_t au32_OUTmin, uint32_t au32_OUTmax)
{
 8000490:	b480      	push	{r7}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	60f8      	str	r0, [r7, #12]
 8000498:	60b9      	str	r1, [r7, #8]
 800049a:	607a      	str	r2, [r7, #4]
 800049c:	603b      	str	r3, [r7, #0]
    return ((((au32_IN - au32_INmin)*(au32_OUTmax - au32_OUTmin))/(au32_INmax - au32_INmin)) + au32_OUTmin);
 800049e:	68fa      	ldr	r2, [r7, #12]
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	1ad3      	subs	r3, r2, r3
 80004a4:	69b9      	ldr	r1, [r7, #24]
 80004a6:	683a      	ldr	r2, [r7, #0]
 80004a8:	1a8a      	subs	r2, r1, r2
 80004aa:	fb02 f203 	mul.w	r2, r2, r3
 80004ae:	6879      	ldr	r1, [r7, #4]
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	1acb      	subs	r3, r1, r3
 80004b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	4413      	add	r3, r2
}
 80004bc:	4618      	mov	r0, r3
 80004be:	3714      	adds	r7, #20
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr

080004c8 <ADC_WaitForConv>:

void ADC_WaitForConv (void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
	/*************************************************
	EOC Flag will be set, once the conversion is finished
	*************************************************/
	while (!(ADC1->SR & (1<<1)));  // wait for EOC flag to set
 80004cc:	bf00      	nop
 80004ce:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <ADC_WaitForConv+0x1c>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	f003 0302 	and.w	r3, r3, #2
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d0f9      	beq.n	80004ce <ADC_WaitForConv+0x6>
}
 80004da:	bf00      	nop
 80004dc:	46bd      	mov	sp, r7
 80004de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e2:	4770      	bx	lr
 80004e4:	40012000 	.word	0x40012000

080004e8 <ADC_GetVal>:

uint16_t ADC_GetVal (void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
	return ADC1->DR;  // Read the Data Register
 80004ec:	4b03      	ldr	r3, [pc, #12]	; (80004fc <ADC_GetVal+0x14>)
 80004ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004f0:	b29b      	uxth	r3, r3
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr
 80004fc:	40012000 	.word	0x40012000

08000500 <Delay_ms>:

void Delay_ms(uint16_t time_ms)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	80fb      	strh	r3, [r7, #6]
	static int config_flag = 1;
	msTicks=0;
 800050a:	4b0e      	ldr	r3, [pc, #56]	; (8000544 <Delay_ms+0x44>)
 800050c:	2200      	movs	r2, #0
 800050e:	801a      	strh	r2, [r3, #0]

	if(config_flag)
 8000510:	4b0d      	ldr	r3, [pc, #52]	; (8000548 <Delay_ms+0x48>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d00b      	beq.n	8000530 <Delay_ms+0x30>
	{
		SysTick_Config(SystemCoreClock/1000); // set interrupt period every 1ms
 8000518:	4b0c      	ldr	r3, [pc, #48]	; (800054c <Delay_ms+0x4c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a0c      	ldr	r2, [pc, #48]	; (8000550 <Delay_ms+0x50>)
 800051e:	fba2 2303 	umull	r2, r3, r2, r3
 8000522:	099b      	lsrs	r3, r3, #6
 8000524:	4618      	mov	r0, r3
 8000526:	f7ff fe81 	bl	800022c <SysTick_Config>
		config_flag = 0;
 800052a:	4b07      	ldr	r3, [pc, #28]	; (8000548 <Delay_ms+0x48>)
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
	}

	while(msTicks<time_ms);
 8000530:	bf00      	nop
 8000532:	4b04      	ldr	r3, [pc, #16]	; (8000544 <Delay_ms+0x44>)
 8000534:	881b      	ldrh	r3, [r3, #0]
 8000536:	88fa      	ldrh	r2, [r7, #6]
 8000538:	429a      	cmp	r2, r3
 800053a:	d8fa      	bhi.n	8000532 <Delay_ms+0x32>

}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	20000028 	.word	0x20000028
 8000548:	20000000 	.word	0x20000000
 800054c:	20000004 	.word	0x20000004
 8000550:	10624dd3 	.word	0x10624dd3

08000554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000554:	f8df d034 	ldr.w	sp, [pc, #52]	; 800058c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000558:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800055a:	e003      	b.n	8000564 <LoopCopyDataInit>

0800055c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800055e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000560:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000562:	3104      	adds	r1, #4

08000564 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000564:	480b      	ldr	r0, [pc, #44]	; (8000594 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000566:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000568:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800056a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800056c:	d3f6      	bcc.n	800055c <CopyDataInit>
  ldr  r2, =_sbss
 800056e:	4a0b      	ldr	r2, [pc, #44]	; (800059c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000570:	e002      	b.n	8000578 <LoopFillZerobss>

08000572 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000572:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000574:	f842 3b04 	str.w	r3, [r2], #4

08000578 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000578:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800057a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800057c:	d3f9      	bcc.n	8000572 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800057e:	f000 f813 	bl	80005a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000582:	f000 f847 	bl	8000614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000586:	f7ff fed1 	bl	800032c <main>
  bx  lr    
 800058a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800058c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000590:	0800067c 	.word	0x0800067c
  ldr  r0, =_sdata
 8000594:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000598:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 800059c:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 80005a0:	2000002c 	.word	0x2000002c

080005a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005a4:	e7fe      	b.n	80005a4 <ADC_IRQHandler>
	...

080005a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005ac:	4a16      	ldr	r2, [pc, #88]	; (8000608 <SystemInit+0x60>)
 80005ae:	4b16      	ldr	r3, [pc, #88]	; (8000608 <SystemInit+0x60>)
 80005b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005bc:	4a13      	ldr	r2, [pc, #76]	; (800060c <SystemInit+0x64>)
 80005be:	4b13      	ldr	r3, [pc, #76]	; (800060c <SystemInit+0x64>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f043 0301 	orr.w	r3, r3, #1
 80005c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005c8:	4b10      	ldr	r3, [pc, #64]	; (800060c <SystemInit+0x64>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80005ce:	4a0f      	ldr	r2, [pc, #60]	; (800060c <SystemInit+0x64>)
 80005d0:	4b0e      	ldr	r3, [pc, #56]	; (800060c <SystemInit+0x64>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005de:	4b0b      	ldr	r3, [pc, #44]	; (800060c <SystemInit+0x64>)
 80005e0:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <SystemInit+0x68>)
 80005e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005e4:	4a09      	ldr	r2, [pc, #36]	; (800060c <SystemInit+0x64>)
 80005e6:	4b09      	ldr	r3, [pc, #36]	; (800060c <SystemInit+0x64>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <SystemInit+0x64>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005f6:	4b04      	ldr	r3, [pc, #16]	; (8000608 <SystemInit+0x60>)
 80005f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005fc:	609a      	str	r2, [r3, #8]
#endif
}
 80005fe:	bf00      	nop
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	e000ed00 	.word	0xe000ed00
 800060c:	40023800 	.word	0x40023800
 8000610:	24003010 	.word	0x24003010

08000614 <__libc_init_array>:
 8000614:	b570      	push	{r4, r5, r6, lr}
 8000616:	4e0d      	ldr	r6, [pc, #52]	; (800064c <__libc_init_array+0x38>)
 8000618:	4c0d      	ldr	r4, [pc, #52]	; (8000650 <__libc_init_array+0x3c>)
 800061a:	1ba4      	subs	r4, r4, r6
 800061c:	10a4      	asrs	r4, r4, #2
 800061e:	2500      	movs	r5, #0
 8000620:	42a5      	cmp	r5, r4
 8000622:	d109      	bne.n	8000638 <__libc_init_array+0x24>
 8000624:	4e0b      	ldr	r6, [pc, #44]	; (8000654 <__libc_init_array+0x40>)
 8000626:	4c0c      	ldr	r4, [pc, #48]	; (8000658 <__libc_init_array+0x44>)
 8000628:	f000 f818 	bl	800065c <_init>
 800062c:	1ba4      	subs	r4, r4, r6
 800062e:	10a4      	asrs	r4, r4, #2
 8000630:	2500      	movs	r5, #0
 8000632:	42a5      	cmp	r5, r4
 8000634:	d105      	bne.n	8000642 <__libc_init_array+0x2e>
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800063c:	4798      	blx	r3
 800063e:	3501      	adds	r5, #1
 8000640:	e7ee      	b.n	8000620 <__libc_init_array+0xc>
 8000642:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000646:	4798      	blx	r3
 8000648:	3501      	adds	r5, #1
 800064a:	e7f2      	b.n	8000632 <__libc_init_array+0x1e>
 800064c:	08000674 	.word	0x08000674
 8000650:	08000674 	.word	0x08000674
 8000654:	08000674 	.word	0x08000674
 8000658:	08000678 	.word	0x08000678

0800065c <_init>:
 800065c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800065e:	bf00      	nop
 8000660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000662:	bc08      	pop	{r3}
 8000664:	469e      	mov	lr, r3
 8000666:	4770      	bx	lr

08000668 <_fini>:
 8000668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066a:	bf00      	nop
 800066c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800066e:	bc08      	pop	{r3}
 8000670:	469e      	mov	lr, r3
 8000672:	4770      	bx	lr
