ISim log file
Running: C:\Users\ib701\Desktop\Single-Cycle-RISC-Verilog\Single-Cycle-RISC-Verilog\Single_Cycle_RISC_Single_Cycle_RISC_sch_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/Single_Cycle_RISC_Single_Cycle_RISC_sch_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 5000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
0ns 0 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

40ns 1 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

60ns 0 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

80ns 1 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

100ns 0 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

120ns 1 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

140ns 0 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

160ns 1 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

180ns 0 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

200ns 1 0 0 0 0000 0000 0 0000 0000 xxxx xxxx x

220ns 0 0 1 0 0000 0000 1 0025 0047 xxxx xxxx x

240ns 1 0 1 0 0000 0000 1 0025 0047 xxxx xxxx x

260ns 0 0 1 0 0000 0000 1 0026 0089 xxxx xxxx x

280ns 1 0 1 0 0000 0000 1 0026 0089 xxxx xxxx x

300ns 0 0 1 1 0000 1025 1 0026 0089 1025 xxxx 0

320ns 1 0 1 1 0000 1025 1 0026 0089 1025 xxxx 0

340ns 0 0 1 1 0001 0863 1 0026 0089 0863 xxxx 0

360ns 1 0 1 1 0001 0863 1 0026 0089 0863 xxxx 0

380ns 0 0 1 1 0002 e000 1 0026 0089 e000 xxxx 0

400ns 1 0 1 1 0002 e000 1 0026 0089 e000 xxxx 0

420ns 0 0 1 1 0003 1900 1 0026 0089 1900 xxxx 0

440ns 1 0 1 1 0003 1900 1 0026 0089 1900 xxxx 0

460ns 0 0 1 1 0004 1a01 1 0026 0089 1a01 xxxx 0

480ns 1 0 1 1 0004 1a01 1 0026 0089 1a01 xxxx 0

500ns 0 0 1 1 0005 e020 1 0026 0089 e020 xxxx 0

520ns 1 0 1 1 0005 e020 1 0026 0089 e020 xxxx 0

540ns 0 0 1 1 0006 e040 1 0026 0089 e040 xxxx 0

560ns 1 0 1 1 0006 e040 1 0026 0089 e040 xxxx 0

580ns 0 0 1 1 0007 0328 1 0026 0089 0328 xxxx 0

600ns 1 0 1 1 0007 0328 1 0026 0089 0328 xxxx 0

620ns 0 0 1 1 0008 e060 1 0026 0089 e060 xxxx 0

640ns 1 0 1 1 0008 e060 1 0026 0089 e060 xxxx 0

660ns 0 0 1 1 0009 032a 1 0026 0089 032a xxxx 0

680ns 1 0 1 1 0009 032a 1 0026 0089 032a xxxx 0

700ns 0 0 1 1 000a e060 1 0026 0089 e060 xxxx 0

720ns 1 0 1 1 000a e060 1 0026 0089 e060 xxxx 0

740ns 0 0 1 1 000b e001 1 0026 0089 e001 xxxx 1

760ns 1 0 1 1 000b e001 1 0026 0089 e001 xxxx 1

780ns 0 1 0 0 000b e001 0 0026 0089 1025 0000 0

800ns 1 1 0 0 000b e001 0 0026 0089 1025 0000 0

820ns 0 0 0 0 000b e001 0 0026 0089 1025 0000 0

840ns 1 0 0 0 000b e001 0 0026 0089 0863 0000 0

860ns 0 0 0 0 000b e001 0 0026 0089 0863 0000 0

880ns 1 0 0 0 000b e001 0 0026 0089 e000 0000 0

900ns 0 0 0 0 000b e001 0 0026 0089 e000 6325 0

920ns 1 0 0 0 000b e001 0 0026 0089 1900 6325 0

940ns 0 0 0 0 000b e001 0 0026 0089 1900 6325 0

960ns 1 0 0 0 000b e001 0 0026 0089 1a01 6325 0

980ns 0 0 0 0 000b e001 0 0026 0089 1a01 6325 0

1000ns 1 0 0 0 000b e001 0 0026 0089 e020 6325 0

1020ns 0 0 0 0 000b e001 0 0026 0089 e020 0047 0

1040ns 1 0 0 0 000b e001 0 0026 0089 e040 0047 0

1060ns 0 0 0 0 000b e001 0 0026 0089 e040 0089 0

1080ns 1 0 0 0 000b e001 0 0026 0089 0328 0089 0

1100ns 0 0 0 0 000b e001 0 0026 0089 0328 0089 0

1120ns 1 0 0 0 000b e001 0 0026 0089 e060 0089 0

1140ns 0 0 0 0 000b e001 0 0026 0089 e060 00d0 0

1160ns 1 0 0 0 000b e001 0 0026 0089 032a 00d0 0

1180ns 0 0 0 0 000b e001 0 0026 0089 032a 00d0 0

1200ns 1 0 0 0 000b e001 0 0026 0089 e060 00d0 0

1220ns 0 0 0 0 000b e001 0 0026 0089 e060 ffbe 0

Stopped at time : 1240 ns : File "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/tb_Single_Cycle_RISC.v" Line 66
