// Seed: 2741501688
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  reg id_3;
  id_4(
      .id_0(id_3),
      .id_1(id_3),
      .id_2(id_3),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_0),
      .id_6(id_5),
      .id_7(1),
      .id_8(1'b0 - id_0 == 1)
  );
  always id_3 <= 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    output supply1 id_16,
    input supply1 id_17,
    input wand id_18,
    input supply0 id_19
);
  assign id_4.id_14 = 1;
  wand id_21, id_22 = 1, id_23, id_24, id_25;
  module_0(
      id_19, id_1
  );
endmodule
