
NUCLEO-F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d34c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b20  0800d4f0  0800d4f0  0001d4f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e010  0800e010  0002025c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e010  0800e010  0001e010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e018  0800e018  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e018  0800e018  0001e018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e01c  0800e01c  0001e01c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000080  0800e020  00020080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noinit       00000044  20000000  20000000  00030000  2**2
                  ALLOC
 10 .ip_code      00000000  08060000  08060000  0002025c  2**0
                  CONTENTS
 11 .bss          00000674  2000025c  2000025c  0002025c  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  200008d0  200008d0  0002025c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000221de  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00003867  00000000  00000000  0004246a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001d60  00000000  00000000  00045cd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001bb8  00000000  00000000  00047a38  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0001a396  00000000  00000000  000495f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   000178e5  00000000  00000000  00063986  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    0009cf81  00000000  00000000  0007b26b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001181ec  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008780  00000000  00000000  00118268  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000025c 	.word	0x2000025c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d4d4 	.word	0x0800d4d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000260 	.word	0x20000260
 80001dc:	0800d4d4 	.word	0x0800d4d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b972 	b.w	8000eb4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	4688      	mov	r8, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14b      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4615      	mov	r5, r2
 8000bfa:	d967      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0720 	rsb	r7, r2, #32
 8000c06:	fa01 f302 	lsl.w	r3, r1, r2
 8000c0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c0e:	4095      	lsls	r5, r2
 8000c10:	ea47 0803 	orr.w	r8, r7, r3
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c20:	fa1f fc85 	uxth.w	ip, r5
 8000c24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18eb      	adds	r3, r5, r3
 8000c36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c3a:	f080 811b 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8118 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c44:	3f02      	subs	r7, #2
 8000c46:	442b      	add	r3, r5
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5c:	45a4      	cmp	ip, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	192c      	adds	r4, r5, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8107 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c6a:	45a4      	cmp	ip, r4
 8000c6c:	f240 8104 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c70:	3802      	subs	r0, #2
 8000c72:	442c      	add	r4, r5
 8000c74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c78:	eba4 040c 	sub.w	r4, r4, ip
 8000c7c:	2700      	movs	r7, #0
 8000c7e:	b11e      	cbz	r6, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c6 4300 	strd	r4, r3, [r6]
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0xbe>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80eb 	beq.w	8000e6e <__udivmoddi4+0x286>
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c9e:	4638      	mov	r0, r7
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	fab3 f783 	clz	r7, r3
 8000caa:	2f00      	cmp	r7, #0
 8000cac:	d147      	bne.n	8000d3e <__udivmoddi4+0x156>
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xd0>
 8000cb2:	4282      	cmp	r2, r0
 8000cb4:	f200 80fa 	bhi.w	8000eac <__udivmoddi4+0x2c4>
 8000cb8:	1a84      	subs	r4, r0, r2
 8000cba:	eb61 0303 	sbc.w	r3, r1, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	4698      	mov	r8, r3
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d0e0      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000cc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cca:	e7dd      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000ccc:	b902      	cbnz	r2, 8000cd0 <__udivmoddi4+0xe8>
 8000cce:	deff      	udf	#255	; 0xff
 8000cd0:	fab2 f282 	clz	r2, r2
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f040 808f 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cda:	1b49      	subs	r1, r1, r5
 8000cdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ce0:	fa1f f885 	uxth.w	r8, r5
 8000ce4:	2701      	movs	r7, #1
 8000ce6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfc:	18eb      	adds	r3, r5, r3
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4299      	cmp	r1, r3
 8000d06:	f200 80cd 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x14c>
 8000d24:	192c      	adds	r4, r5, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x14a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80b6 	bhi.w	8000e9e <__udivmoddi4+0x2b6>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e79f      	b.n	8000c7e <__udivmoddi4+0x96>
 8000d3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d42:	40bb      	lsls	r3, r7
 8000d44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d5c:	4325      	orrs	r5, r4
 8000d5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d62:	0c2c      	lsrs	r4, r5, #16
 8000d64:	fb08 3319 	mls	r3, r8, r9, r3
 8000d68:	fa1f fa8e 	uxth.w	sl, lr
 8000d6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d70:	fb09 f40a 	mul.w	r4, r9, sl
 8000d74:	429c      	cmp	r4, r3
 8000d76:	fa02 f207 	lsl.w	r2, r2, r7
 8000d7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1e 0303 	adds.w	r3, lr, r3
 8000d84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d88:	f080 8087 	bcs.w	8000e9a <__udivmoddi4+0x2b2>
 8000d8c:	429c      	cmp	r4, r3
 8000d8e:	f240 8084 	bls.w	8000e9a <__udivmoddi4+0x2b2>
 8000d92:	f1a9 0902 	sub.w	r9, r9, #2
 8000d96:	4473      	add	r3, lr
 8000d98:	1b1b      	subs	r3, r3, r4
 8000d9a:	b2ad      	uxth	r5, r5
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dac:	45a2      	cmp	sl, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1e 0404 	adds.w	r4, lr, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	d26b      	bcs.n	8000e92 <__udivmoddi4+0x2aa>
 8000dba:	45a2      	cmp	sl, r4
 8000dbc:	d969      	bls.n	8000e92 <__udivmoddi4+0x2aa>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4474      	add	r4, lr
 8000dc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dca:	eba4 040a 	sub.w	r4, r4, sl
 8000dce:	454c      	cmp	r4, r9
 8000dd0:	46c2      	mov	sl, r8
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	d354      	bcc.n	8000e80 <__udivmoddi4+0x298>
 8000dd6:	d051      	beq.n	8000e7c <__udivmoddi4+0x294>
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d069      	beq.n	8000eb0 <__udivmoddi4+0x2c8>
 8000ddc:	ebb1 050a 	subs.w	r5, r1, sl
 8000de0:	eb64 0403 	sbc.w	r4, r4, r3
 8000de4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	40fc      	lsrs	r4, r7
 8000dec:	ea4c 0505 	orr.w	r5, ip, r5
 8000df0:	e9c6 5400 	strd	r5, r4, [r6]
 8000df4:	2700      	movs	r7, #0
 8000df6:	e747      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000df8:	f1c2 0320 	rsb	r3, r2, #32
 8000dfc:	fa20 f703 	lsr.w	r7, r0, r3
 8000e00:	4095      	lsls	r5, r2
 8000e02:	fa01 f002 	lsl.w	r0, r1, r2
 8000e06:	fa21 f303 	lsr.w	r3, r1, r3
 8000e0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e0e:	4338      	orrs	r0, r7
 8000e10:	0c01      	lsrs	r1, r0, #16
 8000e12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e16:	fa1f f885 	uxth.w	r8, r5
 8000e1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb07 f308 	mul.w	r3, r7, r8
 8000e26:	428b      	cmp	r3, r1
 8000e28:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x256>
 8000e2e:	1869      	adds	r1, r5, r1
 8000e30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e34:	d22f      	bcs.n	8000e96 <__udivmoddi4+0x2ae>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	d92d      	bls.n	8000e96 <__udivmoddi4+0x2ae>
 8000e3a:	3f02      	subs	r7, #2
 8000e3c:	4429      	add	r1, r5
 8000e3e:	1acb      	subs	r3, r1, r3
 8000e40:	b281      	uxth	r1, r0
 8000e42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4e:	fb00 f308 	mul.w	r3, r0, r8
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x27e>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e5c:	d217      	bcs.n	8000e8e <__udivmoddi4+0x2a6>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d915      	bls.n	8000e8e <__udivmoddi4+0x2a6>
 8000e62:	3802      	subs	r0, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e6c:	e73b      	b.n	8000ce6 <__udivmoddi4+0xfe>
 8000e6e:	4637      	mov	r7, r6
 8000e70:	4630      	mov	r0, r6
 8000e72:	e709      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e74:	4607      	mov	r7, r0
 8000e76:	e6e7      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6fb      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e7c:	4541      	cmp	r1, r8
 8000e7e:	d2ab      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e84:	eb69 020e 	sbc.w	r2, r9, lr
 8000e88:	3801      	subs	r0, #1
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	e7a4      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e8e:	4660      	mov	r0, ip
 8000e90:	e7e9      	b.n	8000e66 <__udivmoddi4+0x27e>
 8000e92:	4618      	mov	r0, r3
 8000e94:	e795      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e96:	4667      	mov	r7, ip
 8000e98:	e7d1      	b.n	8000e3e <__udivmoddi4+0x256>
 8000e9a:	4681      	mov	r9, r0
 8000e9c:	e77c      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	442c      	add	r4, r5
 8000ea2:	e747      	b.n	8000d34 <__udivmoddi4+0x14c>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	442b      	add	r3, r5
 8000eaa:	e72f      	b.n	8000d0c <__udivmoddi4+0x124>
 8000eac:	4638      	mov	r0, r7
 8000eae:	e708      	b.n	8000cc2 <__udivmoddi4+0xda>
 8000eb0:	4637      	mov	r7, r6
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0xa0>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_Init+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <HAL_Init+0x40>)
 8000ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_Init+0x40>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <HAL_Init+0x40>)
 8000ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ed2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <HAL_Init+0x40>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <HAL_Init+0x40>)
 8000eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ede:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f96d 	bl	80011c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f000 f808 	bl	8000efc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eec:	f009 fee2 	bl	800acb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40023c00 	.word	0x40023c00

08000efc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <HAL_InitTick+0x54>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <HAL_InitTick+0x58>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 f9b4 	bl	8001288 <HAL_SYSTICK_Config>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e00e      	b.n	8000f48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b0f      	cmp	r3, #15
 8000f2e:	d80a      	bhi.n	8000f46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f30:	2200      	movs	r2, #0
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295
 8000f38:	f000 f962 	bl	8001200 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f3c:	4a06      	ldr	r2, [pc, #24]	; (8000f58 <HAL_InitTick+0x5c>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e000      	b.n	8000f48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000088 	.word	0x20000088
 8000f54:	20000084 	.word	0x20000084
 8000f58:	20000080 	.word	0x20000080

08000f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <HAL_IncTick+0x20>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_IncTick+0x24>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <HAL_IncTick+0x24>)
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000084 	.word	0x20000084
 8000f80:	2000028c 	.word	0x2000028c

08000f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b03      	ldr	r3, [pc, #12]	; (8000f98 <HAL_GetTick+0x14>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	2000028c 	.word	0x2000028c

08000f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff ffee 	bl	8000f84 <HAL_GetTick>
 8000fa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fb4:	d005      	beq.n	8000fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb6:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <HAL_Delay+0x40>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fc2:	bf00      	nop
 8000fc4:	f7ff ffde 	bl	8000f84 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d8f7      	bhi.n	8000fc4 <HAL_Delay+0x28>
  {
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000084 	.word	0x20000084

08000fe0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000fe4:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <HAL_SuspendTick+0x1c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a04      	ldr	r2, [pc, #16]	; (8000ffc <HAL_SuspendTick+0x1c>)
 8000fea:	f023 0302 	bic.w	r3, r3, #2
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	e000e010 	.word	0xe000e010

08001000 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <HAL_ResumeTick+0x1c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a04      	ldr	r2, [pc, #16]	; (800101c <HAL_ResumeTick+0x1c>)
 800100a:	f043 0302 	orr.w	r3, r3, #2
 800100e:	6013      	str	r3, [r2, #0]
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000e010 	.word	0xe000e010

08001020 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <__NVIC_SetPriorityGrouping+0x44>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001036:	68ba      	ldr	r2, [r7, #8]
 8001038:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800103c:	4013      	ands	r3, r2
 800103e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001048:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800104c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001050:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001052:	4a04      	ldr	r2, [pc, #16]	; (8001064 <__NVIC_SetPriorityGrouping+0x44>)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	60d3      	str	r3, [r2, #12]
}
 8001058:	bf00      	nop
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800106c:	4b04      	ldr	r3, [pc, #16]	; (8001080 <__NVIC_GetPriorityGrouping+0x18>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	f003 0307 	and.w	r3, r3, #7
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	2b00      	cmp	r3, #0
 8001094:	db0b      	blt.n	80010ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	f003 021f 	and.w	r2, r3, #31
 800109c:	4907      	ldr	r1, [pc, #28]	; (80010bc <__NVIC_EnableIRQ+0x38>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	095b      	lsrs	r3, r3, #5
 80010a4:	2001      	movs	r0, #1
 80010a6:	fa00 f202 	lsl.w	r2, r0, r2
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000e100 	.word	0xe000e100

080010c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	db0a      	blt.n	80010ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	490c      	ldr	r1, [pc, #48]	; (800110c <__NVIC_SetPriority+0x4c>)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	0112      	lsls	r2, r2, #4
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	440b      	add	r3, r1
 80010e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010e8:	e00a      	b.n	8001100 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	4908      	ldr	r1, [pc, #32]	; (8001110 <__NVIC_SetPriority+0x50>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 030f 	and.w	r3, r3, #15
 80010f6:	3b04      	subs	r3, #4
 80010f8:	0112      	lsls	r2, r2, #4
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	440b      	add	r3, r1
 80010fe:	761a      	strb	r2, [r3, #24]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000e100 	.word	0xe000e100
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001114:	b480      	push	{r7}
 8001116:	b089      	sub	sp, #36	; 0x24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	f1c3 0307 	rsb	r3, r3, #7
 800112e:	2b04      	cmp	r3, #4
 8001130:	bf28      	it	cs
 8001132:	2304      	movcs	r3, #4
 8001134:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	3304      	adds	r3, #4
 800113a:	2b06      	cmp	r3, #6
 800113c:	d902      	bls.n	8001144 <NVIC_EncodePriority+0x30>
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3b03      	subs	r3, #3
 8001142:	e000      	b.n	8001146 <NVIC_EncodePriority+0x32>
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001148:	f04f 32ff 	mov.w	r2, #4294967295
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43da      	mvns	r2, r3
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	401a      	ands	r2, r3
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800115c:	f04f 31ff 	mov.w	r1, #4294967295
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	fa01 f303 	lsl.w	r3, r1, r3
 8001166:	43d9      	mvns	r1, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800116c:	4313      	orrs	r3, r2
         );
}
 800116e:	4618      	mov	r0, r3
 8001170:	3724      	adds	r7, #36	; 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800118c:	d301      	bcc.n	8001192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2301      	movs	r3, #1
 8001190:	e00f      	b.n	80011b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001192:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <SysTick_Config+0x40>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119a:	210f      	movs	r1, #15
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f7ff ff8e 	bl	80010c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <SysTick_Config+0x40>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011aa:	4b04      	ldr	r3, [pc, #16]	; (80011bc <SysTick_Config+0x40>)
 80011ac:	2207      	movs	r2, #7
 80011ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	e000e010 	.word	0xe000e010

080011c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b07      	cmp	r3, #7
 80011cc:	d00f      	beq.n	80011ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2b06      	cmp	r3, #6
 80011d2:	d00c      	beq.n	80011ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b05      	cmp	r3, #5
 80011d8:	d009      	beq.n	80011ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b04      	cmp	r3, #4
 80011de:	d006      	beq.n	80011ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	d003      	beq.n	80011ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80011e6:	2192      	movs	r1, #146	; 0x92
 80011e8:	4804      	ldr	r0, [pc, #16]	; (80011fc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80011ea:	f009 fd3f 	bl	800ac6c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff ff16 	bl	8001020 <__NVIC_SetPriorityGrouping>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	0800d4f0 	.word	0x0800d4f0

08001200 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b0f      	cmp	r3, #15
 8001216:	d903      	bls.n	8001220 <HAL_NVIC_SetPriority+0x20>
 8001218:	21aa      	movs	r1, #170	; 0xaa
 800121a:	480e      	ldr	r0, [pc, #56]	; (8001254 <HAL_NVIC_SetPriority+0x54>)
 800121c:	f009 fd26 	bl	800ac6c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	2b0f      	cmp	r3, #15
 8001224:	d903      	bls.n	800122e <HAL_NVIC_SetPriority+0x2e>
 8001226:	21ab      	movs	r1, #171	; 0xab
 8001228:	480a      	ldr	r0, [pc, #40]	; (8001254 <HAL_NVIC_SetPriority+0x54>)
 800122a:	f009 fd1f 	bl	800ac6c <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800122e:	f7ff ff1b 	bl	8001068 <__NVIC_GetPriorityGrouping>
 8001232:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	68b9      	ldr	r1, [r7, #8]
 8001238:	6978      	ldr	r0, [r7, #20]
 800123a:	f7ff ff6b 	bl	8001114 <NVIC_EncodePriority>
 800123e:	4602      	mov	r2, r0
 8001240:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff3a 	bl	80010c0 <__NVIC_SetPriority>
}
 800124c:	bf00      	nop
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	0800d4f0 	.word	0x0800d4f0

08001258 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	2b00      	cmp	r3, #0
 8001268:	da03      	bge.n	8001272 <HAL_NVIC_EnableIRQ+0x1a>
 800126a:	21be      	movs	r1, #190	; 0xbe
 800126c:	4805      	ldr	r0, [pc, #20]	; (8001284 <HAL_NVIC_EnableIRQ+0x2c>)
 800126e:	f009 fcfd 	bl	800ac6c <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ff04 	bl	8001084 <__NVIC_EnableIRQ>
}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	0800d4f0 	.word	0x0800d4f0

08001288 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f7ff ff73 	bl	800117c <SysTick_Config>
 8001296:	4603      	mov	r3, r0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e017      	b.n	80012e2 <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a0d      	ldr	r2, [pc, #52]	; (80012ec <HAL_CRC_Init+0x4c>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d003      	beq.n	80012c4 <HAL_CRC_Init+0x24>
 80012bc:	2168      	movs	r1, #104	; 0x68
 80012be:	480c      	ldr	r0, [pc, #48]	; (80012f0 <HAL_CRC_Init+0x50>)
 80012c0:	f009 fcd4 	bl	800ac6c <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	795b      	ldrb	r3, [r3, #5]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d105      	bne.n	80012da <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f009 fd15 	bl	800ad04 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2201      	movs	r2, #1
 80012de:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023000 	.word	0x40023000
 80012f0:	0800d52c 	.word	0x0800d52c

080012f4 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b087      	sub	sp, #28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2202      	movs	r2, #2
 8001308:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	689a      	ldr	r2, [r3, #8]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f042 0201 	orr.w	r2, r2, #1
 8001318:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	e00a      	b.n	8001336 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	441a      	add	r2, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	3301      	adds	r3, #1
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	697a      	ldr	r2, [r7, #20]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	429a      	cmp	r2, r3
 800133c:	d3f0      	bcc.n	8001320 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	2201      	movs	r2, #1
 800134a:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800134c:	693b      	ldr	r3, [r7, #16]
}
 800134e:	4618      	mov	r0, r3
 8001350:	371c      	adds	r7, #28
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001368:	f7ff fe0c 	bl	8000f84 <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d101      	bne.n	8001378 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e204      	b.n	8001782 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a97      	ldr	r2, [pc, #604]	; (80015dc <HAL_DMA_Init+0x280>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d04e      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a96      	ldr	r2, [pc, #600]	; (80015e0 <HAL_DMA_Init+0x284>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d049      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a94      	ldr	r2, [pc, #592]	; (80015e4 <HAL_DMA_Init+0x288>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d044      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a93      	ldr	r2, [pc, #588]	; (80015e8 <HAL_DMA_Init+0x28c>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d03f      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a91      	ldr	r2, [pc, #580]	; (80015ec <HAL_DMA_Init+0x290>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d03a      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a90      	ldr	r2, [pc, #576]	; (80015f0 <HAL_DMA_Init+0x294>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d035      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a8e      	ldr	r2, [pc, #568]	; (80015f4 <HAL_DMA_Init+0x298>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d030      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a8d      	ldr	r2, [pc, #564]	; (80015f8 <HAL_DMA_Init+0x29c>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d02b      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a8b      	ldr	r2, [pc, #556]	; (80015fc <HAL_DMA_Init+0x2a0>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d026      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a8a      	ldr	r2, [pc, #552]	; (8001600 <HAL_DMA_Init+0x2a4>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d021      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a88      	ldr	r2, [pc, #544]	; (8001604 <HAL_DMA_Init+0x2a8>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d01c      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a87      	ldr	r2, [pc, #540]	; (8001608 <HAL_DMA_Init+0x2ac>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d017      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a85      	ldr	r2, [pc, #532]	; (800160c <HAL_DMA_Init+0x2b0>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d012      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a84      	ldr	r2, [pc, #528]	; (8001610 <HAL_DMA_Init+0x2b4>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d00d      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a82      	ldr	r2, [pc, #520]	; (8001614 <HAL_DMA_Init+0x2b8>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d008      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a81      	ldr	r2, [pc, #516]	; (8001618 <HAL_DMA_Init+0x2bc>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d003      	beq.n	8001420 <HAL_DMA_Init+0xc4>
 8001418:	21b8      	movs	r1, #184	; 0xb8
 800141a:	4880      	ldr	r0, [pc, #512]	; (800161c <HAL_DMA_Init+0x2c0>)
 800141c:	f009 fc26 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d026      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001430:	d021      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800143a:	d01c      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8001444:	d017      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800144e:	d012      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8001458:	d00d      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001462:	d008      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 800146c:	d003      	beq.n	8001476 <HAL_DMA_Init+0x11a>
 800146e:	21b9      	movs	r1, #185	; 0xb9
 8001470:	486a      	ldr	r0, [pc, #424]	; (800161c <HAL_DMA_Init+0x2c0>)
 8001472:	f009 fbfb 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00b      	beq.n	8001496 <HAL_DMA_Init+0x13a>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b40      	cmp	r3, #64	; 0x40
 8001484:	d007      	beq.n	8001496 <HAL_DMA_Init+0x13a>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2b80      	cmp	r3, #128	; 0x80
 800148c:	d003      	beq.n	8001496 <HAL_DMA_Init+0x13a>
 800148e:	21ba      	movs	r1, #186	; 0xba
 8001490:	4862      	ldr	r0, [pc, #392]	; (800161c <HAL_DMA_Init+0x2c0>)
 8001492:	f009 fbeb 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800149e:	d007      	beq.n	80014b0 <HAL_DMA_Init+0x154>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d003      	beq.n	80014b0 <HAL_DMA_Init+0x154>
 80014a8:	21bb      	movs	r1, #187	; 0xbb
 80014aa:	485c      	ldr	r0, [pc, #368]	; (800161c <HAL_DMA_Init+0x2c0>)
 80014ac:	f009 fbde 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014b8:	d007      	beq.n	80014ca <HAL_DMA_Init+0x16e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_DMA_Init+0x16e>
 80014c2:	21bc      	movs	r1, #188	; 0xbc
 80014c4:	4855      	ldr	r0, [pc, #340]	; (800161c <HAL_DMA_Init+0x2c0>)
 80014c6:	f009 fbd1 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d00d      	beq.n	80014ee <HAL_DMA_Init+0x192>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014da:	d008      	beq.n	80014ee <HAL_DMA_Init+0x192>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014e4:	d003      	beq.n	80014ee <HAL_DMA_Init+0x192>
 80014e6:	21bd      	movs	r1, #189	; 0xbd
 80014e8:	484c      	ldr	r0, [pc, #304]	; (800161c <HAL_DMA_Init+0x2c0>)
 80014ea:	f009 fbbf 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00d      	beq.n	8001512 <HAL_DMA_Init+0x1b6>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80014fe:	d008      	beq.n	8001512 <HAL_DMA_Init+0x1b6>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001508:	d003      	beq.n	8001512 <HAL_DMA_Init+0x1b6>
 800150a:	21be      	movs	r1, #190	; 0xbe
 800150c:	4843      	ldr	r0, [pc, #268]	; (800161c <HAL_DMA_Init+0x2c0>)
 800150e:	f009 fbad 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00c      	beq.n	8001534 <HAL_DMA_Init+0x1d8>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001522:	d007      	beq.n	8001534 <HAL_DMA_Init+0x1d8>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	2b20      	cmp	r3, #32
 800152a:	d003      	beq.n	8001534 <HAL_DMA_Init+0x1d8>
 800152c:	21bf      	movs	r1, #191	; 0xbf
 800152e:	483b      	ldr	r0, [pc, #236]	; (800161c <HAL_DMA_Init+0x2c0>)
 8001530:	f009 fb9c 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a1b      	ldr	r3, [r3, #32]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d012      	beq.n	8001562 <HAL_DMA_Init+0x206>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001544:	d00d      	beq.n	8001562 <HAL_DMA_Init+0x206>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a1b      	ldr	r3, [r3, #32]
 800154a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800154e:	d008      	beq.n	8001562 <HAL_DMA_Init+0x206>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001558:	d003      	beq.n	8001562 <HAL_DMA_Init+0x206>
 800155a:	21c0      	movs	r1, #192	; 0xc0
 800155c:	482f      	ldr	r0, [pc, #188]	; (800161c <HAL_DMA_Init+0x2c0>)
 800155e:	f009 fb85 	bl	800ac6c <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001566:	2b00      	cmp	r3, #0
 8001568:	d007      	beq.n	800157a <HAL_DMA_Init+0x21e>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156e:	2b04      	cmp	r3, #4
 8001570:	d003      	beq.n	800157a <HAL_DMA_Init+0x21e>
 8001572:	21c1      	movs	r1, #193	; 0xc1
 8001574:	4829      	ldr	r0, [pc, #164]	; (800161c <HAL_DMA_Init+0x2c0>)
 8001576:	f009 fb79 	bl	800ac6c <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157e:	2b00      	cmp	r3, #0
 8001580:	d065      	beq.n	800164e <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00f      	beq.n	80015aa <HAL_DMA_Init+0x24e>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158e:	2b01      	cmp	r3, #1
 8001590:	d00b      	beq.n	80015aa <HAL_DMA_Init+0x24e>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001596:	2b02      	cmp	r3, #2
 8001598:	d007      	beq.n	80015aa <HAL_DMA_Init+0x24e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d003      	beq.n	80015aa <HAL_DMA_Init+0x24e>
 80015a2:	21c6      	movs	r1, #198	; 0xc6
 80015a4:	481d      	ldr	r0, [pc, #116]	; (800161c <HAL_DMA_Init+0x2c0>)
 80015a6:	f009 fb61 	bl	800ac6c <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d036      	beq.n	8001620 <HAL_DMA_Init+0x2c4>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80015ba:	d031      	beq.n	8001620 <HAL_DMA_Init+0x2c4>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015c4:	d02c      	beq.n	8001620 <HAL_DMA_Init+0x2c4>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80015ce:	d027      	beq.n	8001620 <HAL_DMA_Init+0x2c4>
 80015d0:	21c7      	movs	r1, #199	; 0xc7
 80015d2:	4812      	ldr	r0, [pc, #72]	; (800161c <HAL_DMA_Init+0x2c0>)
 80015d4:	f009 fb4a 	bl	800ac6c <assert_failed>
 80015d8:	e022      	b.n	8001620 <HAL_DMA_Init+0x2c4>
 80015da:	bf00      	nop
 80015dc:	40026010 	.word	0x40026010
 80015e0:	40026028 	.word	0x40026028
 80015e4:	40026040 	.word	0x40026040
 80015e8:	40026058 	.word	0x40026058
 80015ec:	40026070 	.word	0x40026070
 80015f0:	40026088 	.word	0x40026088
 80015f4:	400260a0 	.word	0x400260a0
 80015f8:	400260b8 	.word	0x400260b8
 80015fc:	40026410 	.word	0x40026410
 8001600:	40026428 	.word	0x40026428
 8001604:	40026440 	.word	0x40026440
 8001608:	40026458 	.word	0x40026458
 800160c:	40026470 	.word	0x40026470
 8001610:	40026488 	.word	0x40026488
 8001614:	400264a0 	.word	0x400264a0
 8001618:	400264b8 	.word	0x400264b8
 800161c:	0800d564 	.word	0x0800d564
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001624:	2b00      	cmp	r3, #0
 8001626:	d012      	beq.n	800164e <HAL_DMA_Init+0x2f2>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001630:	d00d      	beq.n	800164e <HAL_DMA_Init+0x2f2>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800163a:	d008      	beq.n	800164e <HAL_DMA_Init+0x2f2>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001640:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001644:	d003      	beq.n	800164e <HAL_DMA_Init+0x2f2>
 8001646:	21c8      	movs	r1, #200	; 0xc8
 8001648:	4850      	ldr	r0, [pc, #320]	; (800178c <HAL_DMA_Init+0x430>)
 800164a:	f009 fb0f 	bl	800ac6c <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2202      	movs	r2, #2
 800165a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 0201 	bic.w	r2, r2, #1
 800166c:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800166e:	e00f      	b.n	8001690 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001670:	f7ff fc88 	bl	8000f84 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b05      	cmp	r3, #5
 800167c:	d908      	bls.n	8001690 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2220      	movs	r2, #32
 8001682:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2203      	movs	r2, #3
 8001688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e078      	b.n	8001782 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1e8      	bne.n	8001670 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	4b39      	ldr	r3, [pc, #228]	; (8001790 <HAL_DMA_Init+0x434>)
 80016aa:	4013      	ands	r3, r2
 80016ac:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	4313      	orrs	r3, r2
 80016e0:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	d107      	bne.n	80016fa <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4313      	orrs	r3, r2
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	f023 0307 	bic.w	r3, r3, #7
 8001710:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	4313      	orrs	r3, r2
 800171a:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001720:	2b04      	cmp	r3, #4
 8001722:	d117      	bne.n	8001754 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	4313      	orrs	r3, r2
 800172c:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001732:	2b00      	cmp	r3, #0
 8001734:	d00e      	beq.n	8001754 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 faa2 	bl	8001c80 <DMA_CheckFifoParam>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d008      	beq.n	8001754 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2240      	movs	r2, #64	; 0x40
 8001746:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2201      	movs	r2, #1
 800174c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001750:	2301      	movs	r3, #1
 8001752:	e016      	b.n	8001782 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f000 fa59 	bl	8001c14 <DMA_CalcBaseAndBitshift>
 8001762:	4603      	mov	r3, r0
 8001764:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800176a:	223f      	movs	r2, #63	; 0x3f
 800176c:	409a      	lsls	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	0800d564 	.word	0x0800d564
 8001790:	f010803f 	.word	0xf010803f

08001794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
 80017a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017a2:	2300      	movs	r3, #0
 80017a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_DMA_Start_IT+0x26>
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017b8:	d304      	bcc.n	80017c4 <HAL_DMA_Start_IT+0x30>
 80017ba:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 80017be:	4827      	ldr	r0, [pc, #156]	; (800185c <HAL_DMA_Start_IT+0xc8>)
 80017c0:	f009 fa54 	bl	800ac6c <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d101      	bne.n	80017d2 <HAL_DMA_Start_IT+0x3e>
 80017ce:	2302      	movs	r3, #2
 80017d0:	e040      	b.n	8001854 <HAL_DMA_Start_IT+0xc0>
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2201      	movs	r2, #1
 80017d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d12f      	bne.n	8001846 <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2202      	movs	r2, #2
 80017ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	68f8      	ldr	r0, [r7, #12]
 80017fc:	f000 f9dc 	bl	8001bb8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001804:	223f      	movs	r2, #63	; 0x3f
 8001806:	409a      	lsls	r2, r3
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 0216 	orr.w	r2, r2, #22
 800181a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	2b00      	cmp	r3, #0
 8001822:	d007      	beq.n	8001834 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f042 0208 	orr.w	r2, r2, #8
 8001832:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f042 0201 	orr.w	r2, r2, #1
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	e005      	b.n	8001852 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800184e:	2302      	movs	r3, #2
 8001850:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001852:	7dfb      	ldrb	r3, [r7, #23]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	0800d564 	.word	0x0800d564

08001860 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d004      	beq.n	800187e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2280      	movs	r2, #128	; 0x80
 8001878:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e00c      	b.n	8001898 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2205      	movs	r2, #5
 8001882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f022 0201 	bic.w	r2, r2, #1
 8001894:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80018b0:	4b92      	ldr	r3, [pc, #584]	; (8001afc <HAL_DMA_IRQHandler+0x258>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a92      	ldr	r2, [pc, #584]	; (8001b00 <HAL_DMA_IRQHandler+0x25c>)
 80018b6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ba:	0a9b      	lsrs	r3, r3, #10
 80018bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ce:	2208      	movs	r2, #8
 80018d0:	409a      	lsls	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d01a      	beq.n	8001910 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d013      	beq.n	8001910 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0204 	bic.w	r2, r2, #4
 80018f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018fc:	2208      	movs	r2, #8
 80018fe:	409a      	lsls	r2, r3
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001908:	f043 0201 	orr.w	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001914:	2201      	movs	r2, #1
 8001916:	409a      	lsls	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4013      	ands	r3, r2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d012      	beq.n	8001946 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00b      	beq.n	8001946 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001932:	2201      	movs	r2, #1
 8001934:	409a      	lsls	r2, r3
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193e:	f043 0202 	orr.w	r2, r3, #2
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800194a:	2204      	movs	r2, #4
 800194c:	409a      	lsls	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	4013      	ands	r3, r2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d012      	beq.n	800197c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00b      	beq.n	800197c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001968:	2204      	movs	r2, #4
 800196a:	409a      	lsls	r2, r3
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001974:	f043 0204 	orr.w	r2, r3, #4
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001980:	2210      	movs	r2, #16
 8001982:	409a      	lsls	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4013      	ands	r3, r2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d043      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	2b00      	cmp	r3, #0
 8001998:	d03c      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800199e:	2210      	movs	r2, #16
 80019a0:	409a      	lsls	r2, r3
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d018      	beq.n	80019e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d108      	bne.n	80019d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d024      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	4798      	blx	r3
 80019d2:	e01f      	b.n	8001a14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d01b      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	4798      	blx	r3
 80019e4:	e016      	b.n	8001a14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d107      	bne.n	8001a04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 0208 	bic.w	r2, r2, #8
 8001a02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a18:	2220      	movs	r2, #32
 8001a1a:	409a      	lsls	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 808e 	beq.w	8001b42 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0310 	and.w	r3, r3, #16
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8086 	beq.w	8001b42 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	409a      	lsls	r2, r3
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d136      	bne.n	8001abc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0216 	bic.w	r2, r2, #22
 8001a5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	695a      	ldr	r2, [r3, #20]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d103      	bne.n	8001a7e <HAL_DMA_IRQHandler+0x1da>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d007      	beq.n	8001a8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f022 0208 	bic.w	r2, r2, #8
 8001a8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a92:	223f      	movs	r2, #63	; 0x3f
 8001a94:	409a      	lsls	r2, r3
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d07d      	beq.n	8001bae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	4798      	blx	r3
        }
        return;
 8001aba:	e078      	b.n	8001bae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d01c      	beq.n	8001b04 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d108      	bne.n	8001aea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d030      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	4798      	blx	r3
 8001ae8:	e02b      	b.n	8001b42 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d027      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	4798      	blx	r3
 8001afa:	e022      	b.n	8001b42 <HAL_DMA_IRQHandler+0x29e>
 8001afc:	20000088 	.word	0x20000088
 8001b00:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10f      	bne.n	8001b32 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 0210 	bic.w	r2, r2, #16
 8001b20:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d032      	beq.n	8001bb0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d022      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2205      	movs	r2, #5
 8001b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f022 0201 	bic.w	r2, r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	3301      	adds	r3, #1
 8001b72:	60bb      	str	r3, [r7, #8]
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d307      	bcc.n	8001b8a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1f2      	bne.n	8001b6e <HAL_DMA_IRQHandler+0x2ca>
 8001b88:	e000      	b.n	8001b8c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001b8a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d005      	beq.n	8001bb0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	4798      	blx	r3
 8001bac:	e000      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001bae:	bf00      	nop
    }
  }
}
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop

08001bb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
 8001bc4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bd4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	2b40      	cmp	r3, #64	; 0x40
 8001be4:	d108      	bne.n	8001bf8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001bf6:	e007      	b.n	8001c08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	60da      	str	r2, [r3, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	3b10      	subs	r3, #16
 8001c24:	4a14      	ldr	r2, [pc, #80]	; (8001c78 <DMA_CalcBaseAndBitshift+0x64>)
 8001c26:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2a:	091b      	lsrs	r3, r3, #4
 8001c2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c2e:	4a13      	ldr	r2, [pc, #76]	; (8001c7c <DMA_CalcBaseAndBitshift+0x68>)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4413      	add	r3, r2
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2b03      	cmp	r3, #3
 8001c40:	d909      	bls.n	8001c56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c4a:	f023 0303 	bic.w	r3, r3, #3
 8001c4e:	1d1a      	adds	r2, r3, #4
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	659a      	str	r2, [r3, #88]	; 0x58
 8001c54:	e007      	b.n	8001c66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c5e:	f023 0303 	bic.w	r3, r3, #3
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	aaaaaaab 	.word	0xaaaaaaab
 8001c7c:	0800dcc4 	.word	0x0800dcc4

08001c80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d11f      	bne.n	8001cda <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2b03      	cmp	r3, #3
 8001c9e:	d855      	bhi.n	8001d4c <DMA_CheckFifoParam+0xcc>
 8001ca0:	a201      	add	r2, pc, #4	; (adr r2, 8001ca8 <DMA_CheckFifoParam+0x28>)
 8001ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca6:	bf00      	nop
 8001ca8:	08001cb9 	.word	0x08001cb9
 8001cac:	08001ccb 	.word	0x08001ccb
 8001cb0:	08001cb9 	.word	0x08001cb9
 8001cb4:	08001d4d 	.word	0x08001d4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d045      	beq.n	8001d50 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001cc8:	e042      	b.n	8001d50 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001cd2:	d13f      	bne.n	8001d54 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001cd8:	e03c      	b.n	8001d54 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ce2:	d121      	bne.n	8001d28 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b03      	cmp	r3, #3
 8001ce8:	d836      	bhi.n	8001d58 <DMA_CheckFifoParam+0xd8>
 8001cea:	a201      	add	r2, pc, #4	; (adr r2, 8001cf0 <DMA_CheckFifoParam+0x70>)
 8001cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf0:	08001d01 	.word	0x08001d01
 8001cf4:	08001d07 	.word	0x08001d07
 8001cf8:	08001d01 	.word	0x08001d01
 8001cfc:	08001d19 	.word	0x08001d19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	73fb      	strb	r3, [r7, #15]
      break;
 8001d04:	e02f      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d024      	beq.n	8001d5c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d16:	e021      	b.n	8001d5c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001d20:	d11e      	bne.n	8001d60 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001d26:	e01b      	b.n	8001d60 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d902      	bls.n	8001d34 <DMA_CheckFifoParam+0xb4>
 8001d2e:	2b03      	cmp	r3, #3
 8001d30:	d003      	beq.n	8001d3a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001d32:	e018      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	73fb      	strb	r3, [r7, #15]
      break;
 8001d38:	e015      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d00e      	beq.n	8001d64 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	73fb      	strb	r3, [r7, #15]
      break;
 8001d4a:	e00b      	b.n	8001d64 <DMA_CheckFifoParam+0xe4>
      break;
 8001d4c:	bf00      	nop
 8001d4e:	e00a      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      break;
 8001d50:	bf00      	nop
 8001d52:	e008      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      break;
 8001d54:	bf00      	nop
 8001d56:	e006      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      break;
 8001d58:	bf00      	nop
 8001d5a:	e004      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      break;
 8001d5c:	bf00      	nop
 8001d5e:	e002      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      break;   
 8001d60:	bf00      	nop
 8001d62:	e000      	b.n	8001d66 <DMA_CheckFifoParam+0xe6>
      break;
 8001d64:	bf00      	nop
    }
  } 
  
  return status; 
 8001d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d86:	4b2b      	ldr	r3, [pc, #172]	; (8001e34 <HAL_FLASH_Program+0xc0>)
 8001d88:	7e1b      	ldrb	r3, [r3, #24]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d101      	bne.n	8001d92 <HAL_FLASH_Program+0x1e>
 8001d8e:	2302      	movs	r3, #2
 8001d90:	e04b      	b.n	8001e2a <HAL_FLASH_Program+0xb6>
 8001d92:	4b28      	ldr	r3, [pc, #160]	; (8001e34 <HAL_FLASH_Program+0xc0>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00c      	beq.n	8001db8 <HAL_FLASH_Program+0x44>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d009      	beq.n	8001db8 <HAL_FLASH_Program+0x44>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d006      	beq.n	8001db8 <HAL_FLASH_Program+0x44>
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d003      	beq.n	8001db8 <HAL_FLASH_Program+0x44>
 8001db0:	21a4      	movs	r1, #164	; 0xa4
 8001db2:	4821      	ldr	r0, [pc, #132]	; (8001e38 <HAL_FLASH_Program+0xc4>)
 8001db4:	f008 ff5a 	bl	800ac6c <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001db8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001dbc:	f000 f8b2 	bl	8001f24 <FLASH_WaitForLastOperation>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001dc4:	7dfb      	ldrb	r3, [r7, #23]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d12b      	bne.n	8001e22 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d105      	bne.n	8001ddc <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001dd0:	783b      	ldrb	r3, [r7, #0]
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	68b8      	ldr	r0, [r7, #8]
 8001dd6:	f000 f9ad 	bl	8002134 <FLASH_Program_Byte>
 8001dda:	e016      	b.n	8001e0a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d105      	bne.n	8001dee <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001de2:	883b      	ldrh	r3, [r7, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	68b8      	ldr	r0, [r7, #8]
 8001de8:	f000 f966 	bl	80020b8 <FLASH_Program_HalfWord>
 8001dec:	e00d      	b.n	8001e0a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d105      	bne.n	8001e00 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	4619      	mov	r1, r3
 8001df8:	68b8      	ldr	r0, [r7, #8]
 8001dfa:	f000 f91f 	bl	800203c <FLASH_Program_Word>
 8001dfe:	e004      	b.n	8001e0a <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e04:	68b8      	ldr	r0, [r7, #8]
 8001e06:	f000 f8cd 	bl	8001fa4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e0a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e0e:	f000 f889 	bl	8001f24 <FLASH_WaitForLastOperation>
 8001e12:	4603      	mov	r3, r0
 8001e14:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001e16:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_FLASH_Program+0xc8>)
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	4a08      	ldr	r2, [pc, #32]	; (8001e3c <HAL_FLASH_Program+0xc8>)
 8001e1c:	f023 0301 	bic.w	r3, r3, #1
 8001e20:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001e22:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <HAL_FLASH_Program+0xc0>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000290 	.word	0x20000290
 8001e38:	0800d59c 	.word	0x0800d59c
 8001e3c:	40023c00 	.word	0x40023c00

08001e40 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <HAL_FLASH_Unlock+0x38>)
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	da0b      	bge.n	8001e6a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <HAL_FLASH_Unlock+0x38>)
 8001e54:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_FLASH_Unlock+0x3c>)
 8001e56:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001e58:	4b07      	ldr	r3, [pc, #28]	; (8001e78 <HAL_FLASH_Unlock+0x38>)
 8001e5a:	4a09      	ldr	r2, [pc, #36]	; (8001e80 <HAL_FLASH_Unlock+0x40>)
 8001e5c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001e5e:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <HAL_FLASH_Unlock+0x38>)
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	da01      	bge.n	8001e6a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	40023c00 	.word	0x40023c00
 8001e7c:	45670123 	.word	0x45670123
 8001e80:	cdef89ab 	.word	0xcdef89ab

08001e84 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <HAL_FLASH_Lock+0x1c>)
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	4a04      	ldr	r2, [pc, #16]	; (8001ea0 <HAL_FLASH_Lock+0x1c>)
 8001e8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001e92:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	40023c00 	.word	0x40023c00

08001ea4 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d007      	beq.n	8001ec4 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001eb6:	4a07      	ldr	r2, [pc, #28]	; (8001ed4 <HAL_FLASH_OB_Unlock+0x30>)
 8001eb8:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001eba:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001ebc:	4a06      	ldr	r2, [pc, #24]	; (8001ed8 <HAL_FLASH_OB_Unlock+0x34>)
 8001ebe:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e000      	b.n	8001ec6 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	40023c00 	.word	0x40023c00
 8001ed4:	08192a3b 	.word	0x08192a3b
 8001ed8:	4c5d6e7f 	.word	0x4c5d6e7f

08001edc <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <HAL_FLASH_OB_Lock+0x1c>)
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	4a04      	ldr	r2, [pc, #16]	; (8001ef8 <HAL_FLASH_OB_Lock+0x1c>)
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	40023c00 	.word	0x40023c00

08001efc <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8001f00:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <HAL_FLASH_OB_Launch+0x24>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	4a06      	ldr	r2, [pc, #24]	; (8001f20 <HAL_FLASH_OB_Launch+0x24>)
 8001f08:	f043 0302 	orr.w	r3, r3, #2
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 8001f10:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f14:	f000 f806 	bl	8001f24 <FLASH_WaitForLastOperation>
 8001f18:	4603      	mov	r3, r0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023c14 	.word	0x40023c14

08001f24 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <FLASH_WaitForLastOperation+0x78>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001f36:	f7ff f825 	bl	8000f84 <HAL_GetTick>
 8001f3a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001f3c:	e010      	b.n	8001f60 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d00c      	beq.n	8001f60 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d007      	beq.n	8001f5c <FLASH_WaitForLastOperation+0x38>
 8001f4c:	f7ff f81a 	bl	8000f84 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d201      	bcs.n	8001f60 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e019      	b.n	8001f94 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001f60:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <FLASH_WaitForLastOperation+0x7c>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1e8      	bne.n	8001f3e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <FLASH_WaitForLastOperation+0x7c>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f78:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <FLASH_WaitForLastOperation+0x7c>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001f7e:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <FLASH_WaitForLastOperation+0x7c>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001f8a:	f000 f90f 	bl	80021ac <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
  
}  
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20000290 	.word	0x20000290
 8001fa0:	40023c00 	.word	0x40023c00

08001fa4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fb6:	d303      	bcc.n	8001fc0 <FLASH_Program_DoubleWord+0x1c>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	; (8002028 <FLASH_Program_DoubleWord+0x84>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d90c      	bls.n	8001fda <FLASH_Program_DoubleWord+0x36>
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4a1a      	ldr	r2, [pc, #104]	; (800202c <FLASH_Program_DoubleWord+0x88>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d903      	bls.n	8001fd0 <FLASH_Program_DoubleWord+0x2c>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4a19      	ldr	r2, [pc, #100]	; (8002030 <FLASH_Program_DoubleWord+0x8c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d904      	bls.n	8001fda <FLASH_Program_DoubleWord+0x36>
 8001fd0:	f240 2167 	movw	r1, #615	; 0x267
 8001fd4:	4817      	ldr	r0, [pc, #92]	; (8002034 <FLASH_Program_DoubleWord+0x90>)
 8001fd6:	f008 fe49 	bl	800ac6c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001fda:	4b17      	ldr	r3, [pc, #92]	; (8002038 <FLASH_Program_DoubleWord+0x94>)
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	4a16      	ldr	r2, [pc, #88]	; (8002038 <FLASH_Program_DoubleWord+0x94>)
 8001fe0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fe4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001fe6:	4b14      	ldr	r3, [pc, #80]	; (8002038 <FLASH_Program_DoubleWord+0x94>)
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	4a13      	ldr	r2, [pc, #76]	; (8002038 <FLASH_Program_DoubleWord+0x94>)
 8001fec:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001ff0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ff2:	4b11      	ldr	r3, [pc, #68]	; (8002038 <FLASH_Program_DoubleWord+0x94>)
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	4a10      	ldr	r2, [pc, #64]	; (8002038 <FLASH_Program_DoubleWord+0x94>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002004:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002008:	e9d7 1200 	ldrd	r1, r2, [r7]
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	f04f 0400 	mov.w	r4, #0
 8002014:	0013      	movs	r3, r2
 8002016:	2400      	movs	r4, #0
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	3204      	adds	r2, #4
 800201c:	6013      	str	r3, [r2, #0]
}
 800201e:	bf00      	nop
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	bd90      	pop	{r4, r7, pc}
 8002026:	bf00      	nop
 8002028:	0807ffff 	.word	0x0807ffff
 800202c:	1fff77ff 	.word	0x1fff77ff
 8002030:	1fff7a0f 	.word	0x1fff7a0f
 8002034:	0800d59c 	.word	0x0800d59c
 8002038:	40023c00 	.word	0x40023c00

0800203c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800204c:	d303      	bcc.n	8002056 <FLASH_Program_Word+0x1a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a14      	ldr	r2, [pc, #80]	; (80020a4 <FLASH_Program_Word+0x68>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d90c      	bls.n	8002070 <FLASH_Program_Word+0x34>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a13      	ldr	r2, [pc, #76]	; (80020a8 <FLASH_Program_Word+0x6c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d903      	bls.n	8002066 <FLASH_Program_Word+0x2a>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a12      	ldr	r2, [pc, #72]	; (80020ac <FLASH_Program_Word+0x70>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d904      	bls.n	8002070 <FLASH_Program_Word+0x34>
 8002066:	f240 2189 	movw	r1, #649	; 0x289
 800206a:	4811      	ldr	r0, [pc, #68]	; (80020b0 <FLASH_Program_Word+0x74>)
 800206c:	f008 fdfe 	bl	800ac6c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002070:	4b10      	ldr	r3, [pc, #64]	; (80020b4 <FLASH_Program_Word+0x78>)
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	4a0f      	ldr	r2, [pc, #60]	; (80020b4 <FLASH_Program_Word+0x78>)
 8002076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800207a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800207c:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <FLASH_Program_Word+0x78>)
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	4a0c      	ldr	r2, [pc, #48]	; (80020b4 <FLASH_Program_Word+0x78>)
 8002082:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002086:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002088:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <FLASH_Program_Word+0x78>)
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	4a09      	ldr	r2, [pc, #36]	; (80020b4 <FLASH_Program_Word+0x78>)
 800208e:	f043 0301 	orr.w	r3, r3, #1
 8002092:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	601a      	str	r2, [r3, #0]
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	0807ffff 	.word	0x0807ffff
 80020a8:	1fff77ff 	.word	0x1fff77ff
 80020ac:	1fff7a0f 	.word	0x1fff7a0f
 80020b0:	0800d59c 	.word	0x0800d59c
 80020b4:	40023c00 	.word	0x40023c00

080020b8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020ca:	d303      	bcc.n	80020d4 <FLASH_Program_HalfWord+0x1c>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a14      	ldr	r2, [pc, #80]	; (8002120 <FLASH_Program_HalfWord+0x68>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d90c      	bls.n	80020ee <FLASH_Program_HalfWord+0x36>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a13      	ldr	r2, [pc, #76]	; (8002124 <FLASH_Program_HalfWord+0x6c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d903      	bls.n	80020e4 <FLASH_Program_HalfWord+0x2c>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <FLASH_Program_HalfWord+0x70>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d904      	bls.n	80020ee <FLASH_Program_HalfWord+0x36>
 80020e4:	f240 21a2 	movw	r1, #674	; 0x2a2
 80020e8:	4810      	ldr	r0, [pc, #64]	; (800212c <FLASH_Program_HalfWord+0x74>)
 80020ea:	f008 fdbf 	bl	800ac6c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80020ee:	4b10      	ldr	r3, [pc, #64]	; (8002130 <FLASH_Program_HalfWord+0x78>)
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	4a0f      	ldr	r2, [pc, #60]	; (8002130 <FLASH_Program_HalfWord+0x78>)
 80020f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80020fa:	4b0d      	ldr	r3, [pc, #52]	; (8002130 <FLASH_Program_HalfWord+0x78>)
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	4a0c      	ldr	r2, [pc, #48]	; (8002130 <FLASH_Program_HalfWord+0x78>)
 8002100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002104:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002106:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <FLASH_Program_HalfWord+0x78>)
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	4a09      	ldr	r2, [pc, #36]	; (8002130 <FLASH_Program_HalfWord+0x78>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	887a      	ldrh	r2, [r7, #2]
 8002116:	801a      	strh	r2, [r3, #0]
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	0807ffff 	.word	0x0807ffff
 8002124:	1fff77ff 	.word	0x1fff77ff
 8002128:	1fff7a0f 	.word	0x1fff7a0f
 800212c:	0800d59c 	.word	0x0800d59c
 8002130:	40023c00 	.word	0x40023c00

08002134 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	460b      	mov	r3, r1
 800213e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002146:	d303      	bcc.n	8002150 <FLASH_Program_Byte+0x1c>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a13      	ldr	r2, [pc, #76]	; (8002198 <FLASH_Program_Byte+0x64>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d90c      	bls.n	800216a <FLASH_Program_Byte+0x36>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a12      	ldr	r2, [pc, #72]	; (800219c <FLASH_Program_Byte+0x68>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d903      	bls.n	8002160 <FLASH_Program_Byte+0x2c>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <FLASH_Program_Byte+0x6c>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d904      	bls.n	800216a <FLASH_Program_Byte+0x36>
 8002160:	f240 21bb 	movw	r1, #699	; 0x2bb
 8002164:	480f      	ldr	r0, [pc, #60]	; (80021a4 <FLASH_Program_Byte+0x70>)
 8002166:	f008 fd81 	bl	800ac6c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800216a:	4b0f      	ldr	r3, [pc, #60]	; (80021a8 <FLASH_Program_Byte+0x74>)
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	4a0e      	ldr	r2, [pc, #56]	; (80021a8 <FLASH_Program_Byte+0x74>)
 8002170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002174:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002176:	4b0c      	ldr	r3, [pc, #48]	; (80021a8 <FLASH_Program_Byte+0x74>)
 8002178:	4a0b      	ldr	r2, [pc, #44]	; (80021a8 <FLASH_Program_Byte+0x74>)
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <FLASH_Program_Byte+0x74>)
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	4a09      	ldr	r2, [pc, #36]	; (80021a8 <FLASH_Program_Byte+0x74>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	78fa      	ldrb	r2, [r7, #3]
 800218e:	701a      	strb	r2, [r3, #0]
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	0807ffff 	.word	0x0807ffff
 800219c:	1fff77ff 	.word	0x1fff77ff
 80021a0:	1fff7a0f 	.word	0x1fff7a0f
 80021a4:	0800d59c 	.word	0x0800d59c
 80021a8:	40023c00 	.word	0x40023c00

080021ac <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80021b0:	4b2f      	ldr	r3, [pc, #188]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0310 	and.w	r3, r3, #16
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d008      	beq.n	80021ce <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80021bc:	4b2d      	ldr	r3, [pc, #180]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	f043 0310 	orr.w	r3, r3, #16
 80021c4:	4a2b      	ldr	r2, [pc, #172]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 80021c6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80021c8:	4b29      	ldr	r3, [pc, #164]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 80021ca:	2210      	movs	r2, #16
 80021cc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80021ce:	4b28      	ldr	r3, [pc, #160]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d008      	beq.n	80021ec <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80021da:	4b26      	ldr	r3, [pc, #152]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f043 0308 	orr.w	r3, r3, #8
 80021e2:	4a24      	ldr	r2, [pc, #144]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 80021e4:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80021e6:	4b22      	ldr	r3, [pc, #136]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 80021e8:	2220      	movs	r2, #32
 80021ea:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80021ec:	4b20      	ldr	r3, [pc, #128]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d008      	beq.n	800220a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80021f8:	4b1e      	ldr	r3, [pc, #120]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 80021fa:	69db      	ldr	r3, [r3, #28]
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	4a1c      	ldr	r2, [pc, #112]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 8002202:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002204:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 8002206:	2240      	movs	r2, #64	; 0x40
 8002208:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800220a:	4b19      	ldr	r3, [pc, #100]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002212:	2b00      	cmp	r3, #0
 8002214:	d008      	beq.n	8002228 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002216:	4b17      	ldr	r3, [pc, #92]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	f043 0302 	orr.w	r3, r3, #2
 800221e:	4a15      	ldr	r2, [pc, #84]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 8002220:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 8002224:	2280      	movs	r2, #128	; 0x80
 8002226:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002228:	4b11      	ldr	r3, [pc, #68]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002230:	2b00      	cmp	r3, #0
 8002232:	d009      	beq.n	8002248 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 8002236:	69db      	ldr	r3, [r3, #28]
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	4a0d      	ldr	r2, [pc, #52]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 800223e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002240:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 8002242:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002246:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d008      	beq.n	8002266 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	f043 0320 	orr.w	r3, r3, #32
 800225c:	4a05      	ldr	r2, [pc, #20]	; (8002274 <FLASH_SetErrorCode+0xc8>)
 800225e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002260:	4b03      	ldr	r3, [pc, #12]	; (8002270 <FLASH_SetErrorCode+0xc4>)
 8002262:	2202      	movs	r2, #2
 8002264:	60da      	str	r2, [r3, #12]
  }
}
 8002266:	bf00      	nop
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	40023c00 	.word	0x40023c00
 8002274:	20000290 	.word	0x20000290

08002278 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002284:	4b3d      	ldr	r3, [pc, #244]	; (800237c <HAL_FLASHEx_OBProgram+0x104>)
 8002286:	7e1b      	ldrb	r3, [r3, #24]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_FLASHEx_OBProgram+0x18>
 800228c:	2302      	movs	r3, #2
 800228e:	e071      	b.n	8002374 <HAL_FLASHEx_OBProgram+0xfc>
 8002290:	4b3a      	ldr	r3, [pc, #232]	; (800237c <HAL_FLASHEx_OBProgram+0x104>)
 8002292:	2201      	movs	r2, #1
 8002294:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b0f      	cmp	r3, #15
 800229c:	d904      	bls.n	80022a8 <HAL_FLASHEx_OBProgram+0x30>
 800229e:	f44f 7193 	mov.w	r1, #294	; 0x126
 80022a2:	4837      	ldr	r0, [pc, #220]	; (8002380 <HAL_FLASHEx_OBProgram+0x108>)
 80022a4:	f008 fce2 	bl	800ac6c <assert_failed>

  /*Write protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d025      	beq.n	8002300 <HAL_FLASHEx_OBProgram+0x88>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d008      	beq.n	80022ce <HAL_FLASHEx_OBProgram+0x56>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d004      	beq.n	80022ce <HAL_FLASHEx_OBProgram+0x56>
 80022c4:	f240 112b 	movw	r1, #299	; 0x12b
 80022c8:	482d      	ldr	r0, [pc, #180]	; (8002380 <HAL_FLASHEx_OBProgram+0x108>)
 80022ca:	f008 fccf 	bl	800ac6c <assert_failed>
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d10a      	bne.n	80022ec <HAL_FLASHEx_OBProgram+0x74>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	4619      	mov	r1, r3
 80022e0:	4610      	mov	r0, r2
 80022e2:	f000 f8e9 	bl	80024b8 <FLASH_OB_EnableWRP>
 80022e6:	4603      	mov	r3, r0
 80022e8:	73fb      	strb	r3, [r7, #15]
 80022ea:	e009      	b.n	8002300 <HAL_FLASHEx_OBProgram+0x88>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	4619      	mov	r1, r3
 80022f6:	4610      	mov	r0, r2
 80022f8:	f000 f91a 	bl	8002530 <FLASH_OB_DisableWRP>
 80022fc:	4603      	mov	r3, r0
 80022fe:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d007      	beq.n	800231c <HAL_FLASHEx_OBProgram+0xa4>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f946 	bl	80025a4 <FLASH_OB_RDP_LevelConfig>
 8002318:	4603      	mov	r3, r0
 800231a:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	2b00      	cmp	r3, #0
 8002326:	d013      	beq.n	8002350 <HAL_FLASHEx_OBProgram+0xd8>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	7e1b      	ldrb	r3, [r3, #24]
 800232c:	f003 0320 	and.w	r3, r3, #32
 8002330:	b2d8      	uxtb	r0, r3
                                     pOBInit->USERConfig&OB_STOP_NO_RST,
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8002336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800233a:	b2d9      	uxtb	r1, r3
                                     pOBInit->USERConfig&OB_STDBY_NO_RST);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8002340:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002344:	b2db      	uxtb	r3, r3
 8002346:	461a      	mov	r2, r3
 8002348:	f000 f956 	bl	80025f8 <FLASH_OB_UserConfig>
 800234c:	4603      	mov	r3, r0
 800234e:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b00      	cmp	r3, #0
 800235a:	d007      	beq.n	800236c <HAL_FLASHEx_OBProgram+0xf4>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	695b      	ldr	r3, [r3, #20]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	4618      	mov	r0, r3
 8002364:	f000 f99a 	bl	800269c <FLASH_OB_BOR_LevelConfig>
 8002368:	4603      	mov	r3, r0
 800236a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800236c:	4b03      	ldr	r3, [pc, #12]	; (800237c <HAL_FLASHEx_OBProgram+0x104>)
 800236e:	2200      	movs	r2, #0
 8002370:	761a      	strb	r2, [r3, #24]

  return status;
 8002372:	7bfb      	ldrb	r3, [r7, #15]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000290 	.word	0x20000290
 8002380:	0800d5d8 	.word	0x0800d5d8

08002384 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	220f      	movs	r2, #15
 8002390:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8002392:	f000 f9c3 	bl	800271c <FLASH_OB_GetWRP>
 8002396:	4603      	mov	r3, r0
 8002398:	461a      	mov	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 800239e:	f000 f9c9 	bl	8002734 <FLASH_OB_GetRDP>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 80023aa:	f000 f9a7 	bl	80026fc <FLASH_OB_GetUser>
 80023ae:	4603      	mov	r3, r0
 80023b0:	461a      	mov	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 80023b6:	f000 f9dd 	bl	8002774 <FLASH_OB_GetBOR>
 80023ba:	4603      	mov	r3, r0
 80023bc:	461a      	mov	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	615a      	str	r2, [r3, #20]
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d019      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d016      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d013      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b03      	cmp	r3, #3
 80023f2:	d010      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b04      	cmp	r3, #4
 80023f8:	d00d      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b05      	cmp	r3, #5
 80023fe:	d00a      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b06      	cmp	r3, #6
 8002404:	d007      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b07      	cmp	r3, #7
 800240a:	d004      	beq.n	8002416 <FLASH_Erase_Sector+0x4a>
 800240c:	f240 31db 	movw	r1, #987	; 0x3db
 8002410:	4827      	ldr	r0, [pc, #156]	; (80024b0 <FLASH_Erase_Sector+0xe4>)
 8002412:	f008 fc2b 	bl	800ac6c <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8002416:	78fb      	ldrb	r3, [r7, #3]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00d      	beq.n	8002438 <FLASH_Erase_Sector+0x6c>
 800241c:	78fb      	ldrb	r3, [r7, #3]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d00a      	beq.n	8002438 <FLASH_Erase_Sector+0x6c>
 8002422:	78fb      	ldrb	r3, [r7, #3]
 8002424:	2b02      	cmp	r3, #2
 8002426:	d007      	beq.n	8002438 <FLASH_Erase_Sector+0x6c>
 8002428:	78fb      	ldrb	r3, [r7, #3]
 800242a:	2b03      	cmp	r3, #3
 800242c:	d004      	beq.n	8002438 <FLASH_Erase_Sector+0x6c>
 800242e:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8002432:	481f      	ldr	r0, [pc, #124]	; (80024b0 <FLASH_Erase_Sector+0xe4>)
 8002434:	f008 fc1a 	bl	800ac6c <assert_failed>
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d102      	bne.n	8002444 <FLASH_Erase_Sector+0x78>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	e010      	b.n	8002466 <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d103      	bne.n	8002452 <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800244a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	e009      	b.n	8002466 <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002452:	78fb      	ldrb	r3, [r7, #3]
 8002454:	2b02      	cmp	r3, #2
 8002456:	d103      	bne.n	8002460 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002458:	f44f 7300 	mov.w	r3, #512	; 0x200
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	e002      	b.n	8002466 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002460:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002464:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002466:	4b13      	ldr	r3, [pc, #76]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 800246c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002470:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002472:	4b10      	ldr	r3, [pc, #64]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	490f      	ldr	r1, [pc, #60]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4313      	orrs	r3, r2
 800247c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800247e:	4b0d      	ldr	r3, [pc, #52]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	4a0c      	ldr	r2, [pc, #48]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 8002484:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002488:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800248a:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 800248c:	691a      	ldr	r2, [r3, #16]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4313      	orrs	r3, r2
 8002494:	4a07      	ldr	r2, [pc, #28]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 8002496:	f043 0302 	orr.w	r3, r3, #2
 800249a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800249c:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <FLASH_Erase_Sector+0xe8>)
 80024a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a6:	6113      	str	r3, [r2, #16]
}
 80024a8:	bf00      	nop
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	0800d5d8 	.word	0x0800d5d8
 80024b4:	40023c00 	.word	0x40023c00

080024b8 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80024cc:	f023 030f 	bic.w	r3, r3, #15
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d102      	bne.n	80024da <FLASH_OB_EnableWRP+0x22>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <FLASH_OB_EnableWRP+0x2c>
 80024da:	f240 410d 	movw	r1, #1037	; 0x40d
 80024de:	4812      	ldr	r0, [pc, #72]	; (8002528 <FLASH_OB_EnableWRP+0x70>)
 80024e0:	f008 fbc4 	bl	800ac6c <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d004      	beq.n	80024f4 <FLASH_OB_EnableWRP+0x3c>
 80024ea:	f240 410e 	movw	r1, #1038	; 0x40e
 80024ee:	480e      	ldr	r0, [pc, #56]	; (8002528 <FLASH_OB_EnableWRP+0x70>)
 80024f0:	f008 fbbc 	bl	800ac6c <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024f8:	f7ff fd14 	bl	8001f24 <FLASH_WaitForLastOperation>
 80024fc:	4603      	mov	r3, r0
 80024fe:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10a      	bne.n	800251c <FLASH_OB_EnableWRP+0x64>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~WRPSector);  
 8002506:	4b09      	ldr	r3, [pc, #36]	; (800252c <FLASH_OB_EnableWRP+0x74>)
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	b29a      	uxth	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	b29b      	uxth	r3, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	b29b      	uxth	r3, r3
 8002514:	4905      	ldr	r1, [pc, #20]	; (800252c <FLASH_OB_EnableWRP+0x74>)
 8002516:	4013      	ands	r3, r2
 8002518:	b29b      	uxth	r3, r3
 800251a:	800b      	strh	r3, [r1, #0]
  }
  
  return status;
 800251c:	7bfb      	ldrb	r3, [r7, #15]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	0800d5d8 	.word	0x0800d5d8
 800252c:	40023c16 	.word	0x40023c16

08002530 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002544:	f023 030f 	bic.w	r3, r3, #15
 8002548:	2b00      	cmp	r3, #0
 800254a:	d102      	bne.n	8002552 <FLASH_OB_DisableWRP+0x22>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d104      	bne.n	800255c <FLASH_OB_DisableWRP+0x2c>
 8002552:	f240 4131 	movw	r1, #1073	; 0x431
 8002556:	4811      	ldr	r0, [pc, #68]	; (800259c <FLASH_OB_DisableWRP+0x6c>)
 8002558:	f008 fb88 	bl	800ac6c <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d004      	beq.n	800256c <FLASH_OB_DisableWRP+0x3c>
 8002562:	f240 4132 	movw	r1, #1074	; 0x432
 8002566:	480d      	ldr	r0, [pc, #52]	; (800259c <FLASH_OB_DisableWRP+0x6c>)
 8002568:	f008 fb80 	bl	800ac6c <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800256c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002570:	f7ff fcd8 	bl	8001f24 <FLASH_WaitForLastOperation>
 8002574:	4603      	mov	r3, r0
 8002576:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d108      	bne.n	8002590 <FLASH_OB_DisableWRP+0x60>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector; 
 800257e:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <FLASH_OB_DisableWRP+0x70>)
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	b29a      	uxth	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	b29b      	uxth	r3, r3
 8002588:	4905      	ldr	r1, [pc, #20]	; (80025a0 <FLASH_OB_DisableWRP+0x70>)
 800258a:	4313      	orrs	r3, r2
 800258c:	b29b      	uxth	r3, r3
 800258e:	800b      	strh	r3, [r1, #0]
  }
  
  return status;
 8002590:	7bfb      	ldrb	r3, [r7, #15]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	0800d5d8 	.word	0x0800d5d8
 80025a0:	40023c16 	.word	0x40023c16

080025a4 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	2baa      	cmp	r3, #170	; 0xaa
 80025b6:	d00a      	beq.n	80025ce <FLASH_OB_RDP_LevelConfig+0x2a>
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	2b55      	cmp	r3, #85	; 0x55
 80025bc:	d007      	beq.n	80025ce <FLASH_OB_RDP_LevelConfig+0x2a>
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	2bcc      	cmp	r3, #204	; 0xcc
 80025c2:	d004      	beq.n	80025ce <FLASH_OB_RDP_LevelConfig+0x2a>
 80025c4:	f240 418f 	movw	r1, #1167	; 0x48f
 80025c8:	4809      	ldr	r0, [pc, #36]	; (80025f0 <FLASH_OB_RDP_LevelConfig+0x4c>)
 80025ca:	f008 fb4f 	bl	800ac6c <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025d2:	f7ff fca7 	bl	8001f24 <FLASH_WaitForLastOperation>
 80025d6:	4603      	mov	r3, r0
 80025d8:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d102      	bne.n	80025e6 <FLASH_OB_RDP_LevelConfig+0x42>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 80025e0:	4a04      	ldr	r2, [pc, #16]	; (80025f4 <FLASH_OB_RDP_LevelConfig+0x50>)
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	7013      	strb	r3, [r2, #0]
  }
  
  return status;
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	0800d5d8 	.word	0x0800d5d8
 80025f4:	40023c15 	.word	0x40023c15

080025f8 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
 8002602:	460b      	mov	r3, r1
 8002604:	71bb      	strb	r3, [r7, #6]
 8002606:	4613      	mov	r3, r2
 8002608:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 800260a:	23ff      	movs	r3, #255	; 0xff
 800260c:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 800260e:	2300      	movs	r3, #0
 8002610:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	2b20      	cmp	r3, #32
 8002616:	d007      	beq.n	8002628 <FLASH_OB_UserConfig+0x30>
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d004      	beq.n	8002628 <FLASH_OB_UserConfig+0x30>
 800261e:	f240 41b2 	movw	r1, #1202	; 0x4b2
 8002622:	481c      	ldr	r0, [pc, #112]	; (8002694 <FLASH_OB_UserConfig+0x9c>)
 8002624:	f008 fb22 	bl	800ac6c <assert_failed>
  assert_param(IS_OB_STOP_SOURCE(Stop));
 8002628:	79bb      	ldrb	r3, [r7, #6]
 800262a:	2b40      	cmp	r3, #64	; 0x40
 800262c:	d007      	beq.n	800263e <FLASH_OB_UserConfig+0x46>
 800262e:	79bb      	ldrb	r3, [r7, #6]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d004      	beq.n	800263e <FLASH_OB_UserConfig+0x46>
 8002634:	f240 41b3 	movw	r1, #1203	; 0x4b3
 8002638:	4816      	ldr	r0, [pc, #88]	; (8002694 <FLASH_OB_UserConfig+0x9c>)
 800263a:	f008 fb17 	bl	800ac6c <assert_failed>
  assert_param(IS_OB_STDBY_SOURCE(Stdby));
 800263e:	797b      	ldrb	r3, [r7, #5]
 8002640:	2b80      	cmp	r3, #128	; 0x80
 8002642:	d007      	beq.n	8002654 <FLASH_OB_UserConfig+0x5c>
 8002644:	797b      	ldrb	r3, [r7, #5]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d004      	beq.n	8002654 <FLASH_OB_UserConfig+0x5c>
 800264a:	f240 41b4 	movw	r1, #1204	; 0x4b4
 800264e:	4811      	ldr	r0, [pc, #68]	; (8002694 <FLASH_OB_UserConfig+0x9c>)
 8002650:	f008 fb0c 	bl	800ac6c <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002654:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002658:	f7ff fc64 	bl	8001f24 <FLASH_WaitForLastOperation>
 800265c:	4603      	mov	r3, r0
 800265e:	73bb      	strb	r3, [r7, #14]
  
  if(status == HAL_OK)
 8002660:	7bbb      	ldrb	r3, [r7, #14]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d111      	bne.n	800268a <FLASH_OB_UserConfig+0x92>
  {     
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8002666:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <FLASH_OB_UserConfig+0xa0>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp))); 
 8002672:	79ba      	ldrb	r2, [r7, #6]
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	4313      	orrs	r3, r2
 8002678:	b2da      	uxtb	r2, r3
 800267a:	797b      	ldrb	r3, [r7, #5]
 800267c:	4313      	orrs	r3, r2
 800267e:	b2da      	uxtb	r2, r3
 8002680:	4905      	ldr	r1, [pc, #20]	; (8002698 <FLASH_OB_UserConfig+0xa0>)
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	4313      	orrs	r3, r2
 8002686:	b2db      	uxtb	r3, r3
 8002688:	700b      	strb	r3, [r1, #0]
  }
  
  return status; 
 800268a:	7bbb      	ldrb	r3, [r7, #14]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	0800d5d8 	.word	0x0800d5d8
 8002698:	40023c14 	.word	0x40023c14

0800269c <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d00d      	beq.n	80026c8 <FLASH_OB_BOR_LevelConfig+0x2c>
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	d00a      	beq.n	80026c8 <FLASH_OB_BOR_LevelConfig+0x2c>
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d007      	beq.n	80026c8 <FLASH_OB_BOR_LevelConfig+0x2c>
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	2b0c      	cmp	r3, #12
 80026bc:	d004      	beq.n	80026c8 <FLASH_OB_BOR_LevelConfig+0x2c>
 80026be:	f240 41d2 	movw	r1, #1234	; 0x4d2
 80026c2:	480c      	ldr	r0, [pc, #48]	; (80026f4 <FLASH_OB_BOR_LevelConfig+0x58>)
 80026c4:	f008 fad2 	bl	800ac6c <assert_failed>

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <FLASH_OB_BOR_LevelConfig+0x5c>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <FLASH_OB_BOR_LevelConfig+0x5c>)
 80026d0:	f023 030c 	bic.w	r3, r3, #12
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <FLASH_OB_BOR_LevelConfig+0x5c>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4906      	ldr	r1, [pc, #24]	; (80026f8 <FLASH_OB_BOR_LevelConfig+0x5c>)
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	700b      	strb	r3, [r1, #0]
  
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
  
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	0800d5d8 	.word	0x0800d5d8
 80026f8:	40023c14 	.word	0x40023c14

080026fc <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8002700:	4b05      	ldr	r3, [pc, #20]	; (8002718 <FLASH_OB_GetUser+0x1c>)
 8002702:	695b      	ldr	r3, [r3, #20]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f023 031f 	bic.w	r3, r3, #31
 800270a:	b2db      	uxtb	r3, r3
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	40023c00 	.word	0x40023c00

0800271c <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <FLASH_OB_GetWRP+0x14>)
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	b29b      	uxth	r3, r3
}
 8002726:	4618      	mov	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	40023c16 	.word	0x40023c16

08002734 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 800273a:	23aa      	movs	r3, #170	; 0xaa
 800273c:	71fb      	strb	r3, [r7, #7]

  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <FLASH_OB_GetRDP+0x3c>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2bcc      	cmp	r3, #204	; 0xcc
 8002746:	d102      	bne.n	800274e <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8002748:	23cc      	movs	r3, #204	; 0xcc
 800274a:	71fb      	strb	r3, [r7, #7]
 800274c:	e009      	b.n	8002762 <FLASH_OB_GetRDP+0x2e>
  }
  else if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0))
 800274e:	4b08      	ldr	r3, [pc, #32]	; (8002770 <FLASH_OB_GetRDP+0x3c>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2baa      	cmp	r3, #170	; 0xaa
 8002756:	d102      	bne.n	800275e <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8002758:	23aa      	movs	r3, #170	; 0xaa
 800275a:	71fb      	strb	r3, [r7, #7]
 800275c:	e001      	b.n	8002762 <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 800275e:	2355      	movs	r3, #85	; 0x55
 8002760:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8002762:	79fb      	ldrb	r3, [r7, #7]
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	40023c15 	.word	0x40023c15

08002774 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002778:	4b05      	ldr	r3, [pc, #20]	; (8002790 <FLASH_OB_GetBOR+0x1c>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	f003 030c 	and.w	r3, r3, #12
 8002782:	b2db      	uxtb	r3, r3
}
 8002784:	4618      	mov	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40023c14 	.word	0x40023c14

08002794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b088      	sub	sp, #32
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a3b      	ldr	r2, [pc, #236]	; (800289c <HAL_GPIO_Init+0x108>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d017      	beq.n	80027e2 <HAL_GPIO_Init+0x4e>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a3a      	ldr	r2, [pc, #232]	; (80028a0 <HAL_GPIO_Init+0x10c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d013      	beq.n	80027e2 <HAL_GPIO_Init+0x4e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a39      	ldr	r2, [pc, #228]	; (80028a4 <HAL_GPIO_Init+0x110>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d00f      	beq.n	80027e2 <HAL_GPIO_Init+0x4e>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a38      	ldr	r2, [pc, #224]	; (80028a8 <HAL_GPIO_Init+0x114>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d00b      	beq.n	80027e2 <HAL_GPIO_Init+0x4e>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a37      	ldr	r2, [pc, #220]	; (80028ac <HAL_GPIO_Init+0x118>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d007      	beq.n	80027e2 <HAL_GPIO_Init+0x4e>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a36      	ldr	r2, [pc, #216]	; (80028b0 <HAL_GPIO_Init+0x11c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d003      	beq.n	80027e2 <HAL_GPIO_Init+0x4e>
 80027da:	21b3      	movs	r1, #179	; 0xb3
 80027dc:	4835      	ldr	r0, [pc, #212]	; (80028b4 <HAL_GPIO_Init+0x120>)
 80027de:	f008 fa45 	bl	800ac6c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <HAL_GPIO_Init+0x64>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	0c1b      	lsrs	r3, r3, #16
 80027f2:	041b      	lsls	r3, r3, #16
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_GPIO_Init+0x6c>
 80027f8:	21b4      	movs	r1, #180	; 0xb4
 80027fa:	482e      	ldr	r0, [pc, #184]	; (80028b4 <HAL_GPIO_Init+0x120>)
 80027fc:	f008 fa36 	bl	800ac6c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d035      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d031      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b11      	cmp	r3, #17
 8002816:	d02d      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b02      	cmp	r3, #2
 800281e:	d029      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	2b12      	cmp	r3, #18
 8002826:	d025      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	4a22      	ldr	r2, [pc, #136]	; (80028b8 <HAL_GPIO_Init+0x124>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d020      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	4a21      	ldr	r2, [pc, #132]	; (80028bc <HAL_GPIO_Init+0x128>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d01b      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	4a1f      	ldr	r2, [pc, #124]	; (80028c0 <HAL_GPIO_Init+0x12c>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d016      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <HAL_GPIO_Init+0x130>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d011      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a1c      	ldr	r2, [pc, #112]	; (80028c8 <HAL_GPIO_Init+0x134>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d00c      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	4a1b      	ldr	r2, [pc, #108]	; (80028cc <HAL_GPIO_Init+0x138>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d007      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d003      	beq.n	8002874 <HAL_GPIO_Init+0xe0>
 800286c:	21b5      	movs	r1, #181	; 0xb5
 800286e:	4811      	ldr	r0, [pc, #68]	; (80028b4 <HAL_GPIO_Init+0x120>)
 8002870:	f008 f9fc 	bl	800ac6c <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00b      	beq.n	8002894 <HAL_GPIO_Init+0x100>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d007      	beq.n	8002894 <HAL_GPIO_Init+0x100>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d003      	beq.n	8002894 <HAL_GPIO_Init+0x100>
 800288c:	21b6      	movs	r1, #182	; 0xb6
 800288e:	4809      	ldr	r0, [pc, #36]	; (80028b4 <HAL_GPIO_Init+0x120>)
 8002890:	f008 f9ec 	bl	800ac6c <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002894:	2300      	movs	r3, #0
 8002896:	61fb      	str	r3, [r7, #28]
 8002898:	e211      	b.n	8002cbe <HAL_GPIO_Init+0x52a>
 800289a:	bf00      	nop
 800289c:	40020000 	.word	0x40020000
 80028a0:	40020400 	.word	0x40020400
 80028a4:	40020800 	.word	0x40020800
 80028a8:	40020c00 	.word	0x40020c00
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40021c00 	.word	0x40021c00
 80028b4:	0800d618 	.word	0x0800d618
 80028b8:	10110000 	.word	0x10110000
 80028bc:	10210000 	.word	0x10210000
 80028c0:	10310000 	.word	0x10310000
 80028c4:	10120000 	.word	0x10120000
 80028c8:	10220000 	.word	0x10220000
 80028cc:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028d0:	2201      	movs	r2, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f040 81e5 	bne.w	8002cb8 <HAL_GPIO_Init+0x524>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d00b      	beq.n	800290e <HAL_GPIO_Init+0x17a>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d007      	beq.n	800290e <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002902:	2b11      	cmp	r3, #17
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b12      	cmp	r3, #18
 800290c:	d144      	bne.n	8002998 <HAL_GPIO_Init+0x204>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00f      	beq.n	8002936 <HAL_GPIO_Init+0x1a2>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d00b      	beq.n	8002936 <HAL_GPIO_Init+0x1a2>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2b02      	cmp	r3, #2
 8002924:	d007      	beq.n	8002936 <HAL_GPIO_Init+0x1a2>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b03      	cmp	r3, #3
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x1a2>
 800292e:	21c8      	movs	r1, #200	; 0xc8
 8002930:	489f      	ldr	r0, [pc, #636]	; (8002bb0 <HAL_GPIO_Init+0x41c>)
 8002932:	f008 f99b 	bl	800ac6c <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	2203      	movs	r2, #3
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43db      	mvns	r3, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4013      	ands	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68da      	ldr	r2, [r3, #12]
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4313      	orrs	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800296c:	2201      	movs	r2, #1
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	091b      	lsrs	r3, r3, #4
 8002982:	f003 0201 	and.w	r2, r3, #1
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	4313      	orrs	r3, r2
 8002990:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d004      	beq.n	80029da <HAL_GPIO_Init+0x246>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2b12      	cmp	r3, #18
 80029d6:	f040 80a0 	bne.w	8002b1a <HAL_GPIO_Init+0x386>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d077      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	2b09      	cmp	r3, #9
 80029e8:	d073      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d06f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d06b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d067      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d063      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d05f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d05b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d057      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d053      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d04f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	2b04      	cmp	r3, #4
 8002a38:	d04b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	d047      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d043      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	2b05      	cmp	r3, #5
 8002a50:	d03f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	2b05      	cmp	r3, #5
 8002a58:	d03b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d037      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	2b06      	cmp	r3, #6
 8002a68:	d033      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	2b06      	cmp	r3, #6
 8002a70:	d02f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	2b05      	cmp	r3, #5
 8002a78:	d02b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	2b06      	cmp	r3, #6
 8002a80:	d027      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	2b07      	cmp	r3, #7
 8002a88:	d023      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	2b07      	cmp	r3, #7
 8002a90:	d01f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	2b07      	cmp	r3, #7
 8002a98:	d01b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	2b08      	cmp	r3, #8
 8002aa0:	d017      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	2b0a      	cmp	r3, #10
 8002aa8:	d013      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	2b09      	cmp	r3, #9
 8002ab0:	d00f      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	2b09      	cmp	r3, #9
 8002ab8:	d00b      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	2b0c      	cmp	r3, #12
 8002ac0:	d007      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	2b0f      	cmp	r3, #15
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_Init+0x33e>
 8002aca:	21e0      	movs	r1, #224	; 0xe0
 8002acc:	4838      	ldr	r0, [pc, #224]	; (8002bb0 <HAL_GPIO_Init+0x41c>)
 8002ace:	f008 f8cd 	bl	800ac6c <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	08da      	lsrs	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3208      	adds	r2, #8
 8002ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	220f      	movs	r2, #15
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4013      	ands	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	f003 0307 	and.w	r3, r3, #7
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	08da      	lsrs	r2, r3, #3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3208      	adds	r2, #8
 8002b14:	69b9      	ldr	r1, [r7, #24]
 8002b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	2203      	movs	r2, #3
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f003 0203 	and.w	r2, r3, #3
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 80ae 	beq.w	8002cb8 <HAL_GPIO_Init+0x524>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	4b14      	ldr	r3, [pc, #80]	; (8002bb4 <HAL_GPIO_Init+0x420>)
 8002b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b64:	4a13      	ldr	r2, [pc, #76]	; (8002bb4 <HAL_GPIO_Init+0x420>)
 8002b66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b6a:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6c:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <HAL_GPIO_Init+0x420>)
 8002b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b78:	4a0f      	ldr	r2, [pc, #60]	; (8002bb8 <HAL_GPIO_Init+0x424>)
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	089b      	lsrs	r3, r3, #2
 8002b7e:	3302      	adds	r3, #2
 8002b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	220f      	movs	r2, #15
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a07      	ldr	r2, [pc, #28]	; (8002bbc <HAL_GPIO_Init+0x428>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d025      	beq.n	8002bf0 <HAL_GPIO_Init+0x45c>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a06      	ldr	r2, [pc, #24]	; (8002bc0 <HAL_GPIO_Init+0x42c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d01f      	beq.n	8002bec <HAL_GPIO_Init+0x458>
 8002bac:	e00a      	b.n	8002bc4 <HAL_GPIO_Init+0x430>
 8002bae:	bf00      	nop
 8002bb0:	0800d618 	.word	0x0800d618
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40013800 	.word	0x40013800
 8002bbc:	40020000 	.word	0x40020000
 8002bc0:	40020400 	.word	0x40020400
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a42      	ldr	r2, [pc, #264]	; (8002cd0 <HAL_GPIO_Init+0x53c>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d00d      	beq.n	8002be8 <HAL_GPIO_Init+0x454>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a41      	ldr	r2, [pc, #260]	; (8002cd4 <HAL_GPIO_Init+0x540>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d007      	beq.n	8002be4 <HAL_GPIO_Init+0x450>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a40      	ldr	r2, [pc, #256]	; (8002cd8 <HAL_GPIO_Init+0x544>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d101      	bne.n	8002be0 <HAL_GPIO_Init+0x44c>
 8002bdc:	2304      	movs	r3, #4
 8002bde:	e008      	b.n	8002bf2 <HAL_GPIO_Init+0x45e>
 8002be0:	2307      	movs	r3, #7
 8002be2:	e006      	b.n	8002bf2 <HAL_GPIO_Init+0x45e>
 8002be4:	2303      	movs	r3, #3
 8002be6:	e004      	b.n	8002bf2 <HAL_GPIO_Init+0x45e>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e002      	b.n	8002bf2 <HAL_GPIO_Init+0x45e>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e000      	b.n	8002bf2 <HAL_GPIO_Init+0x45e>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	f002 0203 	and.w	r2, r2, #3
 8002bf8:	0092      	lsls	r2, r2, #2
 8002bfa:	4093      	lsls	r3, r2
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c02:	4936      	ldr	r1, [pc, #216]	; (8002cdc <HAL_GPIO_Init+0x548>)
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	089b      	lsrs	r3, r3, #2
 8002c08:	3302      	adds	r3, #2
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c10:	4b33      	ldr	r3, [pc, #204]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c34:	4a2a      	ldr	r2, [pc, #168]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c3a:	4b29      	ldr	r3, [pc, #164]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c5e:	4a20      	ldr	r2, [pc, #128]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c64:	4b1e      	ldr	r3, [pc, #120]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c88:	4a15      	ldr	r2, [pc, #84]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c8e:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x51e>
        {
          temp |= iocurrent;
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cb2:	4a0b      	ldr	r2, [pc, #44]	; (8002ce0 <HAL_GPIO_Init+0x54c>)
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	61fb      	str	r3, [r7, #28]
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	2b0f      	cmp	r3, #15
 8002cc2:	f67f ae05 	bls.w	80028d0 <HAL_GPIO_Init+0x13c>
      }
    }
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40020800 	.word	0x40020800
 8002cd4:	40020c00 	.word	0x40020c00
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40013800 	.word	0x40013800
 8002ce0:	40013c00 	.word	0x40013c00

08002ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	807b      	strh	r3, [r7, #2]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002cf4:	887b      	ldrh	r3, [r7, #2]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <HAL_GPIO_WritePin+0x20>
 8002cfa:	887b      	ldrh	r3, [r7, #2]
 8002cfc:	0c1b      	lsrs	r3, r3, #16
 8002cfe:	041b      	lsls	r3, r3, #16
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d004      	beq.n	8002d0e <HAL_GPIO_WritePin+0x2a>
 8002d04:	f240 119f 	movw	r1, #415	; 0x19f
 8002d08:	480e      	ldr	r0, [pc, #56]	; (8002d44 <HAL_GPIO_WritePin+0x60>)
 8002d0a:	f007 ffaf 	bl	800ac6c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002d0e:	787b      	ldrb	r3, [r7, #1]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d007      	beq.n	8002d24 <HAL_GPIO_WritePin+0x40>
 8002d14:	787b      	ldrb	r3, [r7, #1]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d004      	beq.n	8002d24 <HAL_GPIO_WritePin+0x40>
 8002d1a:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8002d1e:	4809      	ldr	r0, [pc, #36]	; (8002d44 <HAL_GPIO_WritePin+0x60>)
 8002d20:	f007 ffa4 	bl	800ac6c <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002d24:	787b      	ldrb	r3, [r7, #1]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d2a:	887a      	ldrh	r2, [r7, #2]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d30:	e003      	b.n	8002d3a <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d32:	887b      	ldrh	r3, [r7, #2]
 8002d34:	041a      	lsls	r2, r3, #16
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	619a      	str	r2, [r3, #24]
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	0800d618 	.word	0x0800d618

08002d48 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002d54:	887b      	ldrh	r3, [r7, #2]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d004      	beq.n	8002d64 <HAL_GPIO_TogglePin+0x1c>
 8002d5a:	887b      	ldrh	r3, [r7, #2]
 8002d5c:	0c1b      	lsrs	r3, r3, #16
 8002d5e:	041b      	lsls	r3, r3, #16
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <HAL_GPIO_TogglePin+0x26>
 8002d64:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8002d68:	480a      	ldr	r0, [pc, #40]	; (8002d94 <HAL_GPIO_TogglePin+0x4c>)
 8002d6a:	f007 ff7f 	bl	800ac6c <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695a      	ldr	r2, [r3, #20]
 8002d72:	887b      	ldrh	r3, [r7, #2]
 8002d74:	401a      	ands	r2, r3
 8002d76:	887b      	ldrh	r3, [r7, #2]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d104      	bne.n	8002d86 <HAL_GPIO_TogglePin+0x3e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002d7c:	887b      	ldrh	r3, [r7, #2]
 8002d7e:	041a      	lsls	r2, r3, #16
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002d84:	e002      	b.n	8002d8c <HAL_GPIO_TogglePin+0x44>
    GPIOx->BSRR = GPIO_Pin;
 8002d86:	887a      	ldrh	r2, [r7, #2]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	619a      	str	r2, [r3, #24]
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	0800d618 	.word	0x0800d618

08002d98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002da2:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002da4:	695a      	ldr	r2, [r3, #20]
 8002da6:	88fb      	ldrh	r3, [r7, #6]
 8002da8:	4013      	ands	r3, r2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d006      	beq.n	8002dbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dae:	4a05      	ldr	r2, [pc, #20]	; (8002dc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002db0:	88fb      	ldrh	r3, [r7, #6]
 8002db2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002db4:	88fb      	ldrh	r3, [r7, #6]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f007 fea8 	bl	800ab0c <HAL_GPIO_EXTI_Callback>
  }
}
 8002dbc:	bf00      	nop
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40013c00 	.word	0x40013c00

08002dc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e1b1      	b.n	800313e <HAL_I2C_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4aa2      	ldr	r2, [pc, #648]	; (8003068 <HAL_I2C_Init+0x2a0>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d00e      	beq.n	8002e02 <HAL_I2C_Init+0x3a>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4aa0      	ldr	r2, [pc, #640]	; (800306c <HAL_I2C_Init+0x2a4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d009      	beq.n	8002e02 <HAL_I2C_Init+0x3a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a9f      	ldr	r2, [pc, #636]	; (8003070 <HAL_I2C_Init+0x2a8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d004      	beq.n	8002e02 <HAL_I2C_Init+0x3a>
 8002df8:	f240 11bd 	movw	r1, #445	; 0x1bd
 8002dfc:	489d      	ldr	r0, [pc, #628]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002dfe:	f007 ff35 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d004      	beq.n	8002e14 <HAL_I2C_Init+0x4c>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a9a      	ldr	r2, [pc, #616]	; (8003078 <HAL_I2C_Init+0x2b0>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d904      	bls.n	8002e1e <HAL_I2C_Init+0x56>
 8002e14:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8002e18:	4896      	ldr	r0, [pc, #600]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002e1a:	f007 ff27 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d009      	beq.n	8002e3a <HAL_I2C_Init+0x72>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e2e:	d004      	beq.n	8002e3a <HAL_I2C_Init+0x72>
 8002e30:	f240 11bf 	movw	r1, #447	; 0x1bf
 8002e34:	488f      	ldr	r0, [pc, #572]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002e36:	f007 ff19 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e42:	f023 0303 	bic.w	r3, r3, #3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d004      	beq.n	8002e54 <HAL_I2C_Init+0x8c>
 8002e4a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8002e4e:	4889      	ldr	r0, [pc, #548]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002e50:	f007 ff0c 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e5c:	d009      	beq.n	8002e72 <HAL_I2C_Init+0xaa>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002e66:	d004      	beq.n	8002e72 <HAL_I2C_Init+0xaa>
 8002e68:	f240 11c1 	movw	r1, #449	; 0x1c1
 8002e6c:	4881      	ldr	r0, [pc, #516]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002e6e:	f007 fefd 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d008      	beq.n	8002e8c <HAL_I2C_Init+0xc4>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d004      	beq.n	8002e8c <HAL_I2C_Init+0xc4>
 8002e82:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8002e86:	487b      	ldr	r0, [pc, #492]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002e88:	f007 fef0 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d004      	beq.n	8002ea2 <HAL_I2C_Init+0xda>
 8002e98:	f240 11c3 	movw	r1, #451	; 0x1c3
 8002e9c:	4875      	ldr	r0, [pc, #468]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002e9e:	f007 fee5 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d008      	beq.n	8002ebc <HAL_I2C_Init+0xf4>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	2b40      	cmp	r3, #64	; 0x40
 8002eb0:	d004      	beq.n	8002ebc <HAL_I2C_Init+0xf4>
 8002eb2:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8002eb6:	486f      	ldr	r0, [pc, #444]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002eb8:	f007 fed8 	bl	800ac6c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d008      	beq.n	8002ed6 <HAL_I2C_Init+0x10e>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	2b80      	cmp	r3, #128	; 0x80
 8002eca:	d004      	beq.n	8002ed6 <HAL_I2C_Init+0x10e>
 8002ecc:	f240 11c5 	movw	r1, #453	; 0x1c5
 8002ed0:	4868      	ldr	r0, [pc, #416]	; (8003074 <HAL_I2C_Init+0x2ac>)
 8002ed2:	f007 fecb 	bl	800ac6c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f007 ff2c 	bl	800ad48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2224      	movs	r2, #36	; 0x24
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f28:	f001 fde2 	bl	8004af0 <HAL_RCC_GetPCLK1Freq>
 8002f2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4a52      	ldr	r2, [pc, #328]	; (800307c <HAL_I2C_Init+0x2b4>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d807      	bhi.n	8002f48 <HAL_I2C_Init+0x180>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4a51      	ldr	r2, [pc, #324]	; (8003080 <HAL_I2C_Init+0x2b8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	bf94      	ite	ls
 8002f40:	2301      	movls	r3, #1
 8002f42:	2300      	movhi	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	e006      	b.n	8002f56 <HAL_I2C_Init+0x18e>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4a4e      	ldr	r2, [pc, #312]	; (8003084 <HAL_I2C_Init+0x2bc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	bf94      	ite	ls
 8002f50:	2301      	movls	r3, #1
 8002f52:	2300      	movhi	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e0ef      	b.n	800313e <HAL_I2C_Init+0x376>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4a49      	ldr	r2, [pc, #292]	; (8003088 <HAL_I2C_Init+0x2c0>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	0c9b      	lsrs	r3, r3, #18
 8002f68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4a3b      	ldr	r2, [pc, #236]	; (800307c <HAL_I2C_Init+0x2b4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d802      	bhi.n	8002f98 <HAL_I2C_Init+0x1d0>
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	3301      	adds	r3, #1
 8002f96:	e009      	b.n	8002fac <HAL_I2C_Init+0x1e4>
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f9e:	fb02 f303 	mul.w	r3, r2, r3
 8002fa2:	4a3a      	ldr	r2, [pc, #232]	; (800308c <HAL_I2C_Init+0x2c4>)
 8002fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	3301      	adds	r3, #1
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	492d      	ldr	r1, [pc, #180]	; (800307c <HAL_I2C_Init+0x2b4>)
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	d80d      	bhi.n	8002fe8 <HAL_I2C_Init+0x220>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e59      	subs	r1, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fda:	3301      	adds	r3, #1
 8002fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	bf38      	it	cc
 8002fe4:	2304      	movcc	r3, #4
 8002fe6:	e063      	b.n	80030b0 <HAL_I2C_Init+0x2e8>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <HAL_I2C_Init+0x24c>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e012      	b.n	800303a <HAL_I2C_Init+0x272>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e58      	subs	r0, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	0099      	lsls	r1, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	fbb0 f3f3 	udiv	r3, r0, r3
 800302a:	3301      	adds	r3, #1
 800302c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Init+0x27a>
 800303e:	2301      	movs	r3, #1
 8003040:	e036      	b.n	80030b0 <HAL_I2C_Init+0x2e8>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d122      	bne.n	8003090 <HAL_I2C_Init+0x2c8>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1e58      	subs	r0, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	440b      	add	r3, r1
 8003058:	fbb0 f3f3 	udiv	r3, r0, r3
 800305c:	3301      	adds	r3, #1
 800305e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003066:	e023      	b.n	80030b0 <HAL_I2C_Init+0x2e8>
 8003068:	40005400 	.word	0x40005400
 800306c:	40005800 	.word	0x40005800
 8003070:	40005c00 	.word	0x40005c00
 8003074:	0800d654 	.word	0x0800d654
 8003078:	00061a80 	.word	0x00061a80
 800307c:	000186a0 	.word	0x000186a0
 8003080:	001e847f 	.word	0x001e847f
 8003084:	003d08ff 	.word	0x003d08ff
 8003088:	431bde83 	.word	0x431bde83
 800308c:	10624dd3 	.word	0x10624dd3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1e58      	subs	r0, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	0099      	lsls	r1, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	6809      	ldr	r1, [r1, #0]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69da      	ldr	r2, [r3, #28]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6911      	ldr	r1, [r2, #16]
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	68d2      	ldr	r2, [r2, #12]
 80030ea:	4311      	orrs	r1, r2
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2220      	movs	r2, #32
 800312a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop

08003148 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b088      	sub	sp, #32
 800314c:	af02      	add	r7, sp, #8
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	4608      	mov	r0, r1
 8003152:	4611      	mov	r1, r2
 8003154:	461a      	mov	r2, r3
 8003156:	4603      	mov	r3, r0
 8003158:	817b      	strh	r3, [r7, #10]
 800315a:	460b      	mov	r3, r1
 800315c:	813b      	strh	r3, [r7, #8]
 800315e:	4613      	mov	r3, r2
 8003160:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003162:	f7fd ff0f 	bl	8000f84 <HAL_GetTick>
 8003166:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d007      	beq.n	800317e <HAL_I2C_Mem_Write+0x36>
 800316e:	88fb      	ldrh	r3, [r7, #6]
 8003170:	2b10      	cmp	r3, #16
 8003172:	d004      	beq.n	800317e <HAL_I2C_Mem_Write+0x36>
 8003174:	f640 1173 	movw	r1, #2419	; 0x973
 8003178:	4873      	ldr	r0, [pc, #460]	; (8003348 <HAL_I2C_Mem_Write+0x200>)
 800317a:	f007 fd77 	bl	800ac6c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b20      	cmp	r3, #32
 8003188:	f040 80d9 	bne.w	800333e <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	2319      	movs	r3, #25
 8003192:	2201      	movs	r2, #1
 8003194:	496d      	ldr	r1, [pc, #436]	; (800334c <HAL_I2C_Mem_Write+0x204>)
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 fc88 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 80031a2:	2302      	movs	r3, #2
 80031a4:	e0cc      	b.n	8003340 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d101      	bne.n	80031b4 <HAL_I2C_Mem_Write+0x6c>
 80031b0:	2302      	movs	r3, #2
 80031b2:	e0c5      	b.n	8003340 <HAL_I2C_Mem_Write+0x1f8>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d007      	beq.n	80031da <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f042 0201 	orr.w	r2, r2, #1
 80031d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031e8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2221      	movs	r2, #33	; 0x21
 80031ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2240      	movs	r2, #64	; 0x40
 80031f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6a3a      	ldr	r2, [r7, #32]
 8003204:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800320a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003210:	b29a      	uxth	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4a4d      	ldr	r2, [pc, #308]	; (8003350 <HAL_I2C_Mem_Write+0x208>)
 800321a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800321c:	88f8      	ldrh	r0, [r7, #6]
 800321e:	893a      	ldrh	r2, [r7, #8]
 8003220:	8979      	ldrh	r1, [r7, #10]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	9301      	str	r3, [sp, #4]
 8003226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	4603      	mov	r3, r0
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 fac3 	bl	80037b8 <I2C_RequestMemoryWrite>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d052      	beq.n	80032de <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e081      	b.n	8003340 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003240:	68f8      	ldr	r0, [r7, #12]
 8003242:	f000 fd09 	bl	8003c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00d      	beq.n	8003268 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	2b04      	cmp	r3, #4
 8003252:	d107      	bne.n	8003264 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003262:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e06b      	b.n	8003340 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	781a      	ldrb	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003282:	3b01      	subs	r3, #1
 8003284:	b29a      	uxth	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800328e:	b29b      	uxth	r3, r3
 8003290:	3b01      	subs	r3, #1
 8003292:	b29a      	uxth	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	f003 0304 	and.w	r3, r3, #4
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d11b      	bne.n	80032de <HAL_I2C_Mem_Write+0x196>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d017      	beq.n	80032de <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	781a      	ldrb	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	1c5a      	adds	r2, r3, #1
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c8:	3b01      	subs	r3, #1
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	3b01      	subs	r3, #1
 80032d8:	b29a      	uxth	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1aa      	bne.n	800323c <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 fcf5 	bl	8003cda <I2C_WaitOnBTFFlagUntilTimeout>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00d      	beq.n	8003312 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d107      	bne.n	800330e <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800330c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e016      	b.n	8003340 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003320:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2220      	movs	r2, #32
 8003326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800333a:	2300      	movs	r3, #0
 800333c:	e000      	b.n	8003340 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800333e:	2302      	movs	r3, #2
  }
}
 8003340:	4618      	mov	r0, r3
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	0800d654 	.word	0x0800d654
 800334c:	00100002 	.word	0x00100002
 8003350:	ffff0000 	.word	0xffff0000

08003354 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08c      	sub	sp, #48	; 0x30
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	4608      	mov	r0, r1
 800335e:	4611      	mov	r1, r2
 8003360:	461a      	mov	r2, r3
 8003362:	4603      	mov	r3, r0
 8003364:	817b      	strh	r3, [r7, #10]
 8003366:	460b      	mov	r3, r1
 8003368:	813b      	strh	r3, [r7, #8]
 800336a:	4613      	mov	r3, r2
 800336c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800336e:	f7fd fe09 	bl	8000f84 <HAL_GetTick>
 8003372:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003374:	88fb      	ldrh	r3, [r7, #6]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d007      	beq.n	800338a <HAL_I2C_Mem_Read+0x36>
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	2b10      	cmp	r3, #16
 800337e:	d004      	beq.n	800338a <HAL_I2C_Mem_Read+0x36>
 8003380:	f640 11ee 	movw	r1, #2542	; 0x9ee
 8003384:	4881      	ldr	r0, [pc, #516]	; (800358c <HAL_I2C_Mem_Read+0x238>)
 8003386:	f007 fc71 	bl	800ac6c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b20      	cmp	r3, #32
 8003394:	f040 8209 	bne.w	80037aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	2319      	movs	r3, #25
 800339e:	2201      	movs	r2, #1
 80033a0:	497b      	ldr	r1, [pc, #492]	; (8003590 <HAL_I2C_Mem_Read+0x23c>)
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 fb82 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 80033ae:	2302      	movs	r3, #2
 80033b0:	e1fc      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_I2C_Mem_Read+0x6c>
 80033bc:	2302      	movs	r3, #2
 80033be:	e1f5      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d007      	beq.n	80033e6 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f042 0201 	orr.w	r2, r2, #1
 80033e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033f4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2222      	movs	r2, #34	; 0x22
 80033fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2240      	movs	r2, #64	; 0x40
 8003402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003410:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003416:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800341c:	b29a      	uxth	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4a5b      	ldr	r2, [pc, #364]	; (8003594 <HAL_I2C_Mem_Read+0x240>)
 8003426:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003428:	88f8      	ldrh	r0, [r7, #6]
 800342a:	893a      	ldrh	r2, [r7, #8]
 800342c:	8979      	ldrh	r1, [r7, #10]
 800342e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003430:	9301      	str	r3, [sp, #4]
 8003432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	4603      	mov	r3, r0
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fa51 	bl	80038e0 <I2C_RequestMemoryRead>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e1b1      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344c:	2b00      	cmp	r3, #0
 800344e:	d113      	bne.n	8003478 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003450:	2300      	movs	r3, #0
 8003452:	623b      	str	r3, [r7, #32]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	623b      	str	r3, [r7, #32]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	623b      	str	r3, [r7, #32]
 8003464:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	e185      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800347c:	2b01      	cmp	r3, #1
 800347e:	d11b      	bne.n	80034b8 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800348e:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	61fb      	str	r3, [r7, #28]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	61fb      	str	r3, [r7, #28]
 80034a4:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	e165      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d11b      	bne.n	80034f8 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ce:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034de:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e0:	2300      	movs	r3, #0
 80034e2:	61bb      	str	r3, [r7, #24]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	61bb      	str	r3, [r7, #24]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	61bb      	str	r3, [r7, #24]
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	e145      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800350e:	e139      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003514:	2b03      	cmp	r3, #3
 8003516:	f200 80f2 	bhi.w	80036fe <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800351e:	2b01      	cmp	r3, #1
 8003520:	d123      	bne.n	800356a <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003524:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fc18 	bl	8003d5c <I2C_WaitOnRXNEFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e13a      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	b2d2      	uxtb	r2, r2
 8003542:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003552:	3b01      	subs	r3, #1
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355e:	b29b      	uxth	r3, r3
 8003560:	3b01      	subs	r3, #1
 8003562:	b29a      	uxth	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003568:	e10c      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356e:	2b02      	cmp	r3, #2
 8003570:	d14f      	bne.n	8003612 <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003578:	2200      	movs	r2, #0
 800357a:	4907      	ldr	r1, [pc, #28]	; (8003598 <HAL_I2C_Mem_Read+0x244>)
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f000 fa95 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d009      	beq.n	800359c <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e10f      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
 800358c:	0800d654 	.word	0x0800d654
 8003590:	00100002 	.word	0x00100002
 8003594:	ffff0000 	.word	0xffff0000
 8003598:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691a      	ldr	r2, [r3, #16]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035be:	1c5a      	adds	r2, r3, #1
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	691a      	ldr	r2, [r3, #16]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e8:	b2d2      	uxtb	r2, r2
 80035ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	1c5a      	adds	r2, r3, #1
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003610:	e0b8      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003618:	2200      	movs	r2, #0
 800361a:	4966      	ldr	r1, [pc, #408]	; (80037b4 <HAL_I2C_Mem_Read+0x460>)
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 fa45 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e0bf      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800363a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	691a      	ldr	r2, [r3, #16]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003664:	b29b      	uxth	r3, r3
 8003666:	3b01      	subs	r3, #1
 8003668:	b29a      	uxth	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003674:	2200      	movs	r2, #0
 8003676:	494f      	ldr	r1, [pc, #316]	; (80037b4 <HAL_I2C_Mem_Read+0x460>)
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 fa17 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e091      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691a      	ldr	r2, [r3, #16]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036dc:	1c5a      	adds	r2, r3, #1
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e6:	3b01      	subs	r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036fc:	e042      	b.n	8003784 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003700:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 fb2a 	bl	8003d5c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e04c      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	1c5a      	adds	r2, r3, #1
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b04      	cmp	r3, #4
 8003750:	d118      	bne.n	8003784 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003788:	2b00      	cmp	r3, #0
 800378a:	f47f aec1 	bne.w	8003510 <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2220      	movs	r2, #32
 8003792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	e000      	b.n	80037ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80037aa:	2302      	movs	r3, #2
  }
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3728      	adds	r7, #40	; 0x28
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	00010004 	.word	0x00010004

080037b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b088      	sub	sp, #32
 80037bc:	af02      	add	r7, sp, #8
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	4608      	mov	r0, r1
 80037c2:	4611      	mov	r1, r2
 80037c4:	461a      	mov	r2, r3
 80037c6:	4603      	mov	r3, r0
 80037c8:	817b      	strh	r3, [r7, #10]
 80037ca:	460b      	mov	r3, r1
 80037cc:	813b      	strh	r3, [r7, #8]
 80037ce:	4613      	mov	r3, r2
 80037d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	6a3b      	ldr	r3, [r7, #32]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f95c 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00c      	beq.n	8003814 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003804:	2b00      	cmp	r3, #0
 8003806:	d003      	beq.n	8003810 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800380e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e05f      	b.n	80038d4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003814:	897b      	ldrh	r3, [r7, #10]
 8003816:	b2db      	uxtb	r3, r3
 8003818:	461a      	mov	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003822:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003826:	6a3a      	ldr	r2, [r7, #32]
 8003828:	492c      	ldr	r1, [pc, #176]	; (80038dc <I2C_RequestMemoryWrite+0x124>)
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f000 f995 	bl	8003b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e04c      	b.n	80038d4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003852:	6a39      	ldr	r1, [r7, #32]
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f000 f9ff 	bl	8003c58 <I2C_WaitOnTXEFlagUntilTimeout>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00d      	beq.n	800387c <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	2b04      	cmp	r3, #4
 8003866:	d107      	bne.n	8003878 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003876:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e02b      	b.n	80038d4 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800387c:	88fb      	ldrh	r3, [r7, #6]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d105      	bne.n	800388e <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003882:	893b      	ldrh	r3, [r7, #8]
 8003884:	b2da      	uxtb	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	611a      	str	r2, [r3, #16]
 800388c:	e021      	b.n	80038d2 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800388e:	893b      	ldrh	r3, [r7, #8]
 8003890:	0a1b      	lsrs	r3, r3, #8
 8003892:	b29b      	uxth	r3, r3
 8003894:	b2da      	uxtb	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800389c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800389e:	6a39      	ldr	r1, [r7, #32]
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 f9d9 	bl	8003c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00d      	beq.n	80038c8 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d107      	bne.n	80038c4 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e005      	b.n	80038d4 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038c8:	893b      	ldrh	r3, [r7, #8]
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	00010002 	.word	0x00010002

080038e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b088      	sub	sp, #32
 80038e4:	af02      	add	r7, sp, #8
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	4608      	mov	r0, r1
 80038ea:	4611      	mov	r1, r2
 80038ec:	461a      	mov	r2, r3
 80038ee:	4603      	mov	r3, r0
 80038f0:	817b      	strh	r3, [r7, #10]
 80038f2:	460b      	mov	r3, r1
 80038f4:	813b      	strh	r3, [r7, #8]
 80038f6:	4613      	mov	r3, r2
 80038f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003908:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003918:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800391a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	2200      	movs	r2, #0
 8003922:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 f8c0 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00c      	beq.n	800394c <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003946:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e0a9      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800394c:	897b      	ldrh	r3, [r7, #10]
 800394e:	b2db      	uxtb	r3, r3
 8003950:	461a      	mov	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800395a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	6a3a      	ldr	r2, [r7, #32]
 8003960:	4951      	ldr	r1, [pc, #324]	; (8003aa8 <I2C_RequestMemoryRead+0x1c8>)
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 f8f9 	bl	8003b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e096      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800398a:	6a39      	ldr	r1, [r7, #32]
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f000 f963 	bl	8003c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00d      	beq.n	80039b4 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	2b04      	cmp	r3, #4
 800399e:	d107      	bne.n	80039b0 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e075      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d105      	bne.n	80039c6 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039ba:	893b      	ldrh	r3, [r7, #8]
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	611a      	str	r2, [r3, #16]
 80039c4:	e021      	b.n	8003a0a <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039c6:	893b      	ldrh	r3, [r7, #8]
 80039c8:	0a1b      	lsrs	r3, r3, #8
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d6:	6a39      	ldr	r1, [r7, #32]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f93d 	bl	8003c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d00d      	beq.n	8003a00 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	2b04      	cmp	r3, #4
 80039ea:	d107      	bne.n	80039fc <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e04f      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a00:	893b      	ldrh	r3, [r7, #8]
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a0c:	6a39      	ldr	r1, [r7, #32]
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f000 f922 	bl	8003c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00d      	beq.n	8003a36 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d107      	bne.n	8003a32 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e034      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a44:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	6a3b      	ldr	r3, [r7, #32]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f82a 	bl	8003aac <I2C_WaitOnFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00c      	beq.n	8003a78 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e013      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a78:	897b      	ldrh	r3, [r7, #10]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	6a3a      	ldr	r2, [r7, #32]
 8003a8c:	4906      	ldr	r1, [pc, #24]	; (8003aa8 <I2C_RequestMemoryRead+0x1c8>)
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f863 	bl	8003b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3718      	adds	r7, #24
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	00010002 	.word	0x00010002

08003aac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003abc:	e025      	b.n	8003b0a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac4:	d021      	beq.n	8003b0a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ac6:	f7fd fa5d 	bl	8000f84 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d302      	bcc.n	8003adc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d116      	bne.n	8003b0a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	f043 0220 	orr.w	r2, r3, #32
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e023      	b.n	8003b52 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	0c1b      	lsrs	r3, r3, #16
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d10d      	bne.n	8003b30 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	43da      	mvns	r2, r3
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	bf0c      	ite	eq
 8003b26:	2301      	moveq	r3, #1
 8003b28:	2300      	movne	r3, #0
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	e00c      	b.n	8003b4a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	43da      	mvns	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	bf0c      	ite	eq
 8003b42:	2301      	moveq	r3, #1
 8003b44:	2300      	movne	r3, #0
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	461a      	mov	r2, r3
 8003b4a:	79fb      	ldrb	r3, [r7, #7]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d0b6      	beq.n	8003abe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b084      	sub	sp, #16
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
 8003b66:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b68:	e051      	b.n	8003c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b78:	d123      	bne.n	8003bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b88:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b92:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	f043 0204 	orr.w	r2, r3, #4
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e046      	b.n	8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc8:	d021      	beq.n	8003c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bca:	f7fd f9db 	bl	8000f84 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d302      	bcc.n	8003be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d116      	bne.n	8003c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2220      	movs	r2, #32
 8003bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f043 0220 	orr.w	r2, r3, #32
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e020      	b.n	8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	0c1b      	lsrs	r3, r3, #16
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d10c      	bne.n	8003c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4013      	ands	r3, r2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bf14      	ite	ne
 8003c2a:	2301      	movne	r3, #1
 8003c2c:	2300      	moveq	r3, #0
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	e00b      	b.n	8003c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf14      	ite	ne
 8003c44:	2301      	movne	r3, #1
 8003c46:	2300      	moveq	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d18d      	bne.n	8003b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c64:	e02d      	b.n	8003cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 f8ce 	bl	8003e08 <I2C_IsAcknowledgeFailed>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e02d      	b.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7c:	d021      	beq.n	8003cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c7e:	f7fd f981 	bl	8000f84 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d302      	bcc.n	8003c94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d116      	bne.n	8003cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f043 0220 	orr.w	r2, r3, #32
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e007      	b.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695b      	ldr	r3, [r3, #20]
 8003cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ccc:	2b80      	cmp	r3, #128	; 0x80
 8003cce:	d1ca      	bne.n	8003c66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	60f8      	str	r0, [r7, #12]
 8003ce2:	60b9      	str	r1, [r7, #8]
 8003ce4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ce6:	e02d      	b.n	8003d44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 f88d 	bl	8003e08 <I2C_IsAcknowledgeFailed>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e02d      	b.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfe:	d021      	beq.n	8003d44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d00:	f7fd f940 	bl	8000f84 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d302      	bcc.n	8003d16 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d116      	bne.n	8003d44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d30:	f043 0220 	orr.w	r2, r3, #32
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e007      	b.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	f003 0304 	and.w	r3, r3, #4
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d1ca      	bne.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d68:	e042      	b.n	8003df0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	f003 0310 	and.w	r3, r3, #16
 8003d74:	2b10      	cmp	r3, #16
 8003d76:	d119      	bne.n	8003dac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f06f 0210 	mvn.w	r2, #16
 8003d80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e029      	b.n	8003e00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dac:	f7fd f8ea 	bl	8000f84 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	68ba      	ldr	r2, [r7, #8]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d302      	bcc.n	8003dc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d116      	bne.n	8003df0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ddc:	f043 0220 	orr.w	r2, r3, #32
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e007      	b.n	8003e00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dfa:	2b40      	cmp	r3, #64	; 0x40
 8003dfc:	d1b5      	bne.n	8003d6a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e1e:	d11b      	bne.n	8003e58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e44:	f043 0204 	orr.w	r2, r3, #4
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e000      	b.n	8003e5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
	...

08003e68 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e05d      	b.n	8003f36 <HAL_IWDG_Init+0xce>
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a30      	ldr	r2, [pc, #192]	; (8003f40 <HAL_IWDG_Init+0xd8>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d003      	beq.n	8003e8c <HAL_IWDG_Init+0x24>
 8003e84:	219e      	movs	r1, #158	; 0x9e
 8003e86:	482f      	ldr	r0, [pc, #188]	; (8003f44 <HAL_IWDG_Init+0xdc>)
 8003e88:	f006 fef0 	bl	800ac6c <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d01b      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d017      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d013      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d00f      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d00b      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b05      	cmp	r3, #5
 8003eba:	d007      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b06      	cmp	r3, #6
 8003ec2:	d003      	beq.n	8003ecc <HAL_IWDG_Init+0x64>
 8003ec4:	219f      	movs	r1, #159	; 0x9f
 8003ec6:	481f      	ldr	r0, [pc, #124]	; (8003f44 <HAL_IWDG_Init+0xdc>)
 8003ec8:	f006 fed0 	bl	800ac6c <assert_failed>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed4:	d303      	bcc.n	8003ede <HAL_IWDG_Init+0x76>
 8003ed6:	21a0      	movs	r1, #160	; 0xa0
 8003ed8:	481a      	ldr	r0, [pc, #104]	; (8003f44 <HAL_IWDG_Init+0xdc>)
 8003eda:	f006 fec7 	bl	800ac6c <assert_failed>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003ee6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f245 5255 	movw	r2, #21845	; 0x5555
 8003ef0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6852      	ldr	r2, [r2, #4]
 8003efa:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6892      	ldr	r2, [r2, #8]
 8003f04:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003f06:	f7fd f83d 	bl	8000f84 <HAL_GetTick>
 8003f0a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8003f0c:	e008      	b.n	8003f20 <HAL_IWDG_Init+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003f0e:	f7fd f839 	bl	8000f84 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b30      	cmp	r3, #48	; 0x30
 8003f1a:	d901      	bls.n	8003f20 <HAL_IWDG_Init+0xb8>
    {
      return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e00a      	b.n	8003f36 <HAL_IWDG_Init+0xce>
  while (hiwdg->Instance->SR != 0x00u)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1f1      	bne.n	8003f0e <HAL_IWDG_Init+0xa6>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003f32:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	40003000 	.word	0x40003000
 8003f44:	0800d68c 	.word	0x0800d68c

08003f48 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003f58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	460b      	mov	r3, r1
 8003f72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d007      	beq.n	8003f8a <HAL_PWR_EnterSLEEPMode+0x22>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d004      	beq.n	8003f8a <HAL_PWR_EnterSLEEPMode+0x22>
 8003f80:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8003f84:	480f      	ldr	r0, [pc, #60]	; (8003fc4 <HAL_PWR_EnterSLEEPMode+0x5c>)
 8003f86:	f006 fe71 	bl	800ac6c <assert_failed>
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 8003f8a:	78fb      	ldrb	r3, [r7, #3]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d007      	beq.n	8003fa0 <HAL_PWR_EnterSLEEPMode+0x38>
 8003f90:	78fb      	ldrb	r3, [r7, #3]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d004      	beq.n	8003fa0 <HAL_PWR_EnterSLEEPMode+0x38>
 8003f96:	f240 1171 	movw	r1, #369	; 0x171
 8003f9a:	480a      	ldr	r0, [pc, #40]	; (8003fc4 <HAL_PWR_EnterSLEEPMode+0x5c>)
 8003f9c:	f006 fe66 	bl	800ac6c <assert_failed>

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003fa0:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	4a08      	ldr	r2, [pc, #32]	; (8003fc8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8003fa6:	f023 0304 	bic.w	r3, r3, #4
 8003faa:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d101      	bne.n	8003fb6 <HAL_PWR_EnterSLEEPMode+0x4e>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8003fb2:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003fb4:	e002      	b.n	8003fbc <HAL_PWR_EnterSLEEPMode+0x54>
    __SEV();
 8003fb6:	bf40      	sev
    __WFE();
 8003fb8:	bf20      	wfe
    __WFE();
 8003fba:	bf20      	wfe
}
 8003fbc:	bf00      	nop
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	0800d6c8 	.word	0x0800d6c8
 8003fc8:	e000ed00 	.word	0xe000ed00

08003fcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e30d      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b0f      	cmp	r3, #15
 8003fe4:	d903      	bls.n	8003fee <HAL_RCC_OscConfig+0x22>
 8003fe6:	21e8      	movs	r1, #232	; 0xe8
 8003fe8:	48a3      	ldr	r0, [pc, #652]	; (8004278 <HAL_RCC_OscConfig+0x2ac>)
 8003fea:	f006 fe3f 	bl	800ac6c <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 8088 	beq.w	800410c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00d      	beq.n	8004020 <HAL_RCC_OscConfig+0x54>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800400c:	d008      	beq.n	8004020 <HAL_RCC_OscConfig+0x54>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004016:	d003      	beq.n	8004020 <HAL_RCC_OscConfig+0x54>
 8004018:	21ed      	movs	r1, #237	; 0xed
 800401a:	4897      	ldr	r0, [pc, #604]	; (8004278 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	f006 fe26 	bl	800ac6c <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004020:	4b96      	ldr	r3, [pc, #600]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f003 030c 	and.w	r3, r3, #12
 8004028:	2b04      	cmp	r3, #4
 800402a:	d00c      	beq.n	8004046 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800402c:	4b93      	ldr	r3, [pc, #588]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004034:	2b08      	cmp	r3, #8
 8004036:	d112      	bne.n	800405e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004038:	4b90      	ldr	r3, [pc, #576]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004040:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004044:	d10b      	bne.n	800405e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004046:	4b8d      	ldr	r3, [pc, #564]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d05b      	beq.n	800410a <HAL_RCC_OscConfig+0x13e>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d157      	bne.n	800410a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e2cd      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004066:	d106      	bne.n	8004076 <HAL_RCC_OscConfig+0xaa>
 8004068:	4b84      	ldr	r3, [pc, #528]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a83      	ldr	r2, [pc, #524]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800406e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	e01d      	b.n	80040b2 <HAL_RCC_OscConfig+0xe6>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800407e:	d10c      	bne.n	800409a <HAL_RCC_OscConfig+0xce>
 8004080:	4b7e      	ldr	r3, [pc, #504]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a7d      	ldr	r2, [pc, #500]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004086:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	4b7b      	ldr	r3, [pc, #492]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a7a      	ldr	r2, [pc, #488]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	e00b      	b.n	80040b2 <HAL_RCC_OscConfig+0xe6>
 800409a:	4b78      	ldr	r3, [pc, #480]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a77      	ldr	r2, [pc, #476]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80040a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	4b75      	ldr	r3, [pc, #468]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a74      	ldr	r2, [pc, #464]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80040ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d013      	beq.n	80040e2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ba:	f7fc ff63 	bl	8000f84 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040c2:	f7fc ff5f 	bl	8000f84 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b64      	cmp	r3, #100	; 0x64
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e292      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d4:	4b69      	ldr	r3, [pc, #420]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_RCC_OscConfig+0xf6>
 80040e0:	e014      	b.n	800410c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e2:	f7fc ff4f 	bl	8000f84 <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e8:	e008      	b.n	80040fc <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040ea:	f7fc ff4b 	bl	8000f84 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b64      	cmp	r3, #100	; 0x64
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e27e      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fc:	4b5f      	ldr	r3, [pc, #380]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1f0      	bne.n	80040ea <HAL_RCC_OscConfig+0x11e>
 8004108:	e000      	b.n	800410c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800410a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d079      	beq.n	800420c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d008      	beq.n	8004132 <HAL_RCC_OscConfig+0x166>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d004      	beq.n	8004132 <HAL_RCC_OscConfig+0x166>
 8004128:	f240 111f 	movw	r1, #287	; 0x11f
 800412c:	4852      	ldr	r0, [pc, #328]	; (8004278 <HAL_RCC_OscConfig+0x2ac>)
 800412e:	f006 fd9d 	bl	800ac6c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	2b1f      	cmp	r3, #31
 8004138:	d904      	bls.n	8004144 <HAL_RCC_OscConfig+0x178>
 800413a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800413e:	484e      	ldr	r0, [pc, #312]	; (8004278 <HAL_RCC_OscConfig+0x2ac>)
 8004140:	f006 fd94 	bl	800ac6c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004144:	4b4d      	ldr	r3, [pc, #308]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f003 030c 	and.w	r3, r3, #12
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00b      	beq.n	8004168 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004150:	4b4a      	ldr	r3, [pc, #296]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004158:	2b08      	cmp	r3, #8
 800415a:	d11c      	bne.n	8004196 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800415c:	4b47      	ldr	r3, [pc, #284]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d116      	bne.n	8004196 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004168:	4b44      	ldr	r3, [pc, #272]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d005      	beq.n	8004180 <HAL_RCC_OscConfig+0x1b4>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d001      	beq.n	8004180 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e23c      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004180:	4b3e      	ldr	r3, [pc, #248]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	493b      	ldr	r1, [pc, #236]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004190:	4313      	orrs	r3, r2
 8004192:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004194:	e03a      	b.n	800420c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d020      	beq.n	80041e0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800419e:	4b38      	ldr	r3, [pc, #224]	; (8004280 <HAL_RCC_OscConfig+0x2b4>)
 80041a0:	2201      	movs	r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a4:	f7fc feee 	bl	8000f84 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041ac:	f7fc feea 	bl	8000f84 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e21d      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041be:	4b2f      	ldr	r3, [pc, #188]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d0f0      	beq.n	80041ac <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ca:	4b2c      	ldr	r3, [pc, #176]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4928      	ldr	r1, [pc, #160]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	600b      	str	r3, [r1, #0]
 80041de:	e015      	b.n	800420c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041e0:	4b27      	ldr	r3, [pc, #156]	; (8004280 <HAL_RCC_OscConfig+0x2b4>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e6:	f7fc fecd 	bl	8000f84 <HAL_GetTick>
 80041ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041ee:	f7fc fec9 	bl	8000f84 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e1fc      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004200:	4b1e      	ldr	r3, [pc, #120]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1f0      	bne.n	80041ee <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0308 	and.w	r3, r3, #8
 8004214:	2b00      	cmp	r3, #0
 8004216:	d046      	beq.n	80042a6 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d008      	beq.n	8004232 <HAL_RCC_OscConfig+0x266>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d004      	beq.n	8004232 <HAL_RCC_OscConfig+0x266>
 8004228:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800422c:	4812      	ldr	r0, [pc, #72]	; (8004278 <HAL_RCC_OscConfig+0x2ac>)
 800422e:	f006 fd1d 	bl	800ac6c <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d016      	beq.n	8004268 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800423a:	4b12      	ldr	r3, [pc, #72]	; (8004284 <HAL_RCC_OscConfig+0x2b8>)
 800423c:	2201      	movs	r2, #1
 800423e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7fc fea0 	bl	8000f84 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004248:	f7fc fe9c 	bl	8000f84 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e1cf      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800425a:	4b08      	ldr	r3, [pc, #32]	; (800427c <HAL_RCC_OscConfig+0x2b0>)
 800425c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x27c>
 8004266:	e01e      	b.n	80042a6 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004268:	4b06      	ldr	r3, [pc, #24]	; (8004284 <HAL_RCC_OscConfig+0x2b8>)
 800426a:	2200      	movs	r2, #0
 800426c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800426e:	f7fc fe89 	bl	8000f84 <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004274:	e011      	b.n	800429a <HAL_RCC_OscConfig+0x2ce>
 8004276:	bf00      	nop
 8004278:	0800d700 	.word	0x0800d700
 800427c:	40023800 	.word	0x40023800
 8004280:	42470000 	.word	0x42470000
 8004284:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004288:	f7fc fe7c 	bl	8000f84 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b02      	cmp	r3, #2
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e1af      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800429a:	4b97      	ldr	r3, [pc, #604]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 800429c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f0      	bne.n	8004288 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0304 	and.w	r3, r3, #4
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 80a8 	beq.w	8004404 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b4:	2300      	movs	r3, #0
 80042b6:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00c      	beq.n	80042da <HAL_RCC_OscConfig+0x30e>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d008      	beq.n	80042da <HAL_RCC_OscConfig+0x30e>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d004      	beq.n	80042da <HAL_RCC_OscConfig+0x30e>
 80042d0:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80042d4:	4889      	ldr	r0, [pc, #548]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 80042d6:	f006 fcc9 	bl	800ac6c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042da:	4b87      	ldr	r3, [pc, #540]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10f      	bne.n	8004306 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042e6:	2300      	movs	r3, #0
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	4b83      	ldr	r3, [pc, #524]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	4a82      	ldr	r2, [pc, #520]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80042f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042f4:	6413      	str	r3, [r2, #64]	; 0x40
 80042f6:	4b80      	ldr	r3, [pc, #512]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042fe:	60bb      	str	r3, [r7, #8]
 8004300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004302:	2301      	movs	r3, #1
 8004304:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004306:	4b7e      	ldr	r3, [pc, #504]	; (8004500 <HAL_RCC_OscConfig+0x534>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800430e:	2b00      	cmp	r3, #0
 8004310:	d118      	bne.n	8004344 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004312:	4b7b      	ldr	r3, [pc, #492]	; (8004500 <HAL_RCC_OscConfig+0x534>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a7a      	ldr	r2, [pc, #488]	; (8004500 <HAL_RCC_OscConfig+0x534>)
 8004318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800431c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800431e:	f7fc fe31 	bl	8000f84 <HAL_GetTick>
 8004322:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004326:	f7fc fe2d 	bl	8000f84 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e160      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004338:	4b71      	ldr	r3, [pc, #452]	; (8004500 <HAL_RCC_OscConfig+0x534>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004340:	2b00      	cmp	r3, #0
 8004342:	d0f0      	beq.n	8004326 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d106      	bne.n	800435a <HAL_RCC_OscConfig+0x38e>
 800434c:	4b6a      	ldr	r3, [pc, #424]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 800434e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004350:	4a69      	ldr	r2, [pc, #420]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004352:	f043 0301 	orr.w	r3, r3, #1
 8004356:	6713      	str	r3, [r2, #112]	; 0x70
 8004358:	e01c      	b.n	8004394 <HAL_RCC_OscConfig+0x3c8>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b05      	cmp	r3, #5
 8004360:	d10c      	bne.n	800437c <HAL_RCC_OscConfig+0x3b0>
 8004362:	4b65      	ldr	r3, [pc, #404]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004366:	4a64      	ldr	r2, [pc, #400]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004368:	f043 0304 	orr.w	r3, r3, #4
 800436c:	6713      	str	r3, [r2, #112]	; 0x70
 800436e:	4b62      	ldr	r3, [pc, #392]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004372:	4a61      	ldr	r2, [pc, #388]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	6713      	str	r3, [r2, #112]	; 0x70
 800437a:	e00b      	b.n	8004394 <HAL_RCC_OscConfig+0x3c8>
 800437c:	4b5e      	ldr	r3, [pc, #376]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 800437e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004380:	4a5d      	ldr	r2, [pc, #372]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004382:	f023 0301 	bic.w	r3, r3, #1
 8004386:	6713      	str	r3, [r2, #112]	; 0x70
 8004388:	4b5b      	ldr	r3, [pc, #364]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 800438a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800438c:	4a5a      	ldr	r2, [pc, #360]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 800438e:	f023 0304 	bic.w	r3, r3, #4
 8004392:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d015      	beq.n	80043c8 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800439c:	f7fc fdf2 	bl	8000f84 <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a2:	e00a      	b.n	80043ba <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043a4:	f7fc fdee 	bl	8000f84 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e11f      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ba:	4b4f      	ldr	r3, [pc, #316]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0ee      	beq.n	80043a4 <HAL_RCC_OscConfig+0x3d8>
 80043c6:	e014      	b.n	80043f2 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c8:	f7fc fddc 	bl	8000f84 <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ce:	e00a      	b.n	80043e6 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043d0:	f7fc fdd8 	bl	8000f84 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	; 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e109      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043e6:	4b44      	ldr	r3, [pc, #272]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80043e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1ee      	bne.n	80043d0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043f2:	7dfb      	ldrb	r3, [r7, #23]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d105      	bne.n	8004404 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f8:	4b3f      	ldr	r3, [pc, #252]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	4a3e      	ldr	r2, [pc, #248]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 80043fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004402:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00c      	beq.n	8004426 <HAL_RCC_OscConfig+0x45a>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d008      	beq.n	8004426 <HAL_RCC_OscConfig+0x45a>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d004      	beq.n	8004426 <HAL_RCC_OscConfig+0x45a>
 800441c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8004420:	4836      	ldr	r0, [pc, #216]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 8004422:	f006 fc23 	bl	800ac6c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80e4 	beq.w	80045f8 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004430:	4b31      	ldr	r3, [pc, #196]	; (80044f8 <HAL_RCC_OscConfig+0x52c>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 030c 	and.w	r3, r3, #12
 8004438:	2b08      	cmp	r3, #8
 800443a:	f000 80ae 	beq.w	800459a <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	2b02      	cmp	r3, #2
 8004444:	f040 8092 	bne.w	800456c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d009      	beq.n	8004464 <HAL_RCC_OscConfig+0x498>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004458:	d004      	beq.n	8004464 <HAL_RCC_OscConfig+0x498>
 800445a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800445e:	4827      	ldr	r0, [pc, #156]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 8004460:	f006 fc04 	bl	800ac6c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	2b3f      	cmp	r3, #63	; 0x3f
 800446a:	d904      	bls.n	8004476 <HAL_RCC_OscConfig+0x4aa>
 800446c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004470:	4822      	ldr	r0, [pc, #136]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 8004472:	f006 fbfb 	bl	800ac6c <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	2bbf      	cmp	r3, #191	; 0xbf
 800447c:	d904      	bls.n	8004488 <HAL_RCC_OscConfig+0x4bc>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004482:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004486:	d904      	bls.n	8004492 <HAL_RCC_OscConfig+0x4c6>
 8004488:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800448c:	481b      	ldr	r0, [pc, #108]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 800448e:	f006 fbed 	bl	800ac6c <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004496:	2b02      	cmp	r3, #2
 8004498:	d010      	beq.n	80044bc <HAL_RCC_OscConfig+0x4f0>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d00c      	beq.n	80044bc <HAL_RCC_OscConfig+0x4f0>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a6:	2b06      	cmp	r3, #6
 80044a8:	d008      	beq.n	80044bc <HAL_RCC_OscConfig+0x4f0>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d004      	beq.n	80044bc <HAL_RCC_OscConfig+0x4f0>
 80044b2:	f240 11db 	movw	r1, #475	; 0x1db
 80044b6:	4811      	ldr	r0, [pc, #68]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 80044b8:	f006 fbd8 	bl	800ac6c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d903      	bls.n	80044cc <HAL_RCC_OscConfig+0x500>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c8:	2b0f      	cmp	r3, #15
 80044ca:	d904      	bls.n	80044d6 <HAL_RCC_OscConfig+0x50a>
 80044cc:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80044d0:	480a      	ldr	r0, [pc, #40]	; (80044fc <HAL_RCC_OscConfig+0x530>)
 80044d2:	f006 fbcb 	bl	800ac6c <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044d6:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <HAL_RCC_OscConfig+0x538>)
 80044d8:	2200      	movs	r2, #0
 80044da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044dc:	f7fc fd52 	bl	8000f84 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e2:	e011      	b.n	8004508 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e4:	f7fc fd4e 	bl	8000f84 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d90a      	bls.n	8004508 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e081      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
 80044f6:	bf00      	nop
 80044f8:	40023800 	.word	0x40023800
 80044fc:	0800d700 	.word	0x0800d700
 8004500:	40007000 	.word	0x40007000
 8004504:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004508:	4b3e      	ldr	r3, [pc, #248]	; (8004604 <HAL_RCC_OscConfig+0x638>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e7      	bne.n	80044e4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	69da      	ldr	r2, [r3, #28]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	431a      	orrs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004522:	019b      	lsls	r3, r3, #6
 8004524:	431a      	orrs	r2, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452a:	085b      	lsrs	r3, r3, #1
 800452c:	3b01      	subs	r3, #1
 800452e:	041b      	lsls	r3, r3, #16
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004536:	061b      	lsls	r3, r3, #24
 8004538:	4932      	ldr	r1, [pc, #200]	; (8004604 <HAL_RCC_OscConfig+0x638>)
 800453a:	4313      	orrs	r3, r2
 800453c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800453e:	4b32      	ldr	r3, [pc, #200]	; (8004608 <HAL_RCC_OscConfig+0x63c>)
 8004540:	2201      	movs	r2, #1
 8004542:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004544:	f7fc fd1e 	bl	8000f84 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800454c:	f7fc fd1a 	bl	8000f84 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e04d      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800455e:	4b29      	ldr	r3, [pc, #164]	; (8004604 <HAL_RCC_OscConfig+0x638>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f0      	beq.n	800454c <HAL_RCC_OscConfig+0x580>
 800456a:	e045      	b.n	80045f8 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800456c:	4b26      	ldr	r3, [pc, #152]	; (8004608 <HAL_RCC_OscConfig+0x63c>)
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004572:	f7fc fd07 	bl	8000f84 <HAL_GetTick>
 8004576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004578:	e008      	b.n	800458c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800457a:	f7fc fd03 	bl	8000f84 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e036      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800458c:	4b1d      	ldr	r3, [pc, #116]	; (8004604 <HAL_RCC_OscConfig+0x638>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1f0      	bne.n	800457a <HAL_RCC_OscConfig+0x5ae>
 8004598:	e02e      	b.n	80045f8 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e029      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045a6:	4b17      	ldr	r3, [pc, #92]	; (8004604 <HAL_RCC_OscConfig+0x638>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d11c      	bne.n	80045f4 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d115      	bne.n	80045f4 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045ce:	4013      	ands	r3, r2
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d10d      	bne.n	80045f4 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d106      	bne.n	80045f4 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d001      	beq.n	80045f8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e000      	b.n	80045fa <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	40023800 	.word	0x40023800
 8004608:	42470060 	.word	0x42470060

0800460c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e174      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d003      	beq.n	8004630 <HAL_RCC_ClockConfig+0x24>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b0f      	cmp	r3, #15
 800462e:	d904      	bls.n	800463a <HAL_RCC_ClockConfig+0x2e>
 8004630:	f240 2151 	movw	r1, #593	; 0x251
 8004634:	487b      	ldr	r0, [pc, #492]	; (8004824 <HAL_RCC_ClockConfig+0x218>)
 8004636:	f006 fb19 	bl	800ac6c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d019      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d016      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b02      	cmp	r3, #2
 800464a:	d013      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	2b03      	cmp	r3, #3
 8004650:	d010      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b04      	cmp	r3, #4
 8004656:	d00d      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b05      	cmp	r3, #5
 800465c:	d00a      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b06      	cmp	r3, #6
 8004662:	d007      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b07      	cmp	r3, #7
 8004668:	d004      	beq.n	8004674 <HAL_RCC_ClockConfig+0x68>
 800466a:	f240 2152 	movw	r1, #594	; 0x252
 800466e:	486d      	ldr	r0, [pc, #436]	; (8004824 <HAL_RCC_ClockConfig+0x218>)
 8004670:	f006 fafc 	bl	800ac6c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004674:	4b6c      	ldr	r3, [pc, #432]	; (8004828 <HAL_RCC_ClockConfig+0x21c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 030f 	and.w	r3, r3, #15
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d90c      	bls.n	800469c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004682:	4b69      	ldr	r3, [pc, #420]	; (8004828 <HAL_RCC_ClockConfig+0x21c>)
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800468a:	4b67      	ldr	r3, [pc, #412]	; (8004828 <HAL_RCC_ClockConfig+0x21c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 030f 	and.w	r3, r3, #15
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d001      	beq.n	800469c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e136      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d049      	beq.n	800473c <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d005      	beq.n	80046c0 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b4:	4b5d      	ldr	r3, [pc, #372]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	4a5c      	ldr	r2, [pc, #368]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80046ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0308 	and.w	r3, r3, #8
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d005      	beq.n	80046d8 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046cc:	4b57      	ldr	r3, [pc, #348]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	4a56      	ldr	r2, [pc, #344]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80046d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d024      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	2b80      	cmp	r3, #128	; 0x80
 80046e6:	d020      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	2b90      	cmp	r3, #144	; 0x90
 80046ee:	d01c      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	2ba0      	cmp	r3, #160	; 0xa0
 80046f6:	d018      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	2bb0      	cmp	r3, #176	; 0xb0
 80046fe:	d014      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2bc0      	cmp	r3, #192	; 0xc0
 8004706:	d010      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2bd0      	cmp	r3, #208	; 0xd0
 800470e:	d00c      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	2be0      	cmp	r3, #224	; 0xe0
 8004716:	d008      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2bf0      	cmp	r3, #240	; 0xf0
 800471e:	d004      	beq.n	800472a <HAL_RCC_ClockConfig+0x11e>
 8004720:	f240 2175 	movw	r1, #629	; 0x275
 8004724:	483f      	ldr	r0, [pc, #252]	; (8004824 <HAL_RCC_ClockConfig+0x218>)
 8004726:	f006 faa1 	bl	800ac6c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800472a:	4b40      	ldr	r3, [pc, #256]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	493d      	ldr	r1, [pc, #244]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 8004738:	4313      	orrs	r3, r2
 800473a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b00      	cmp	r3, #0
 8004746:	d059      	beq.n	80047fc <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d010      	beq.n	8004772 <HAL_RCC_ClockConfig+0x166>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d00c      	beq.n	8004772 <HAL_RCC_ClockConfig+0x166>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	2b02      	cmp	r3, #2
 800475e:	d008      	beq.n	8004772 <HAL_RCC_ClockConfig+0x166>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	2b03      	cmp	r3, #3
 8004766:	d004      	beq.n	8004772 <HAL_RCC_ClockConfig+0x166>
 8004768:	f44f 711f 	mov.w	r1, #636	; 0x27c
 800476c:	482d      	ldr	r0, [pc, #180]	; (8004824 <HAL_RCC_ClockConfig+0x218>)
 800476e:	f006 fa7d 	bl	800ac6c <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d107      	bne.n	800478a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800477a:	4b2c      	ldr	r3, [pc, #176]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d119      	bne.n	80047ba <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e0bf      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b02      	cmp	r3, #2
 8004790:	d003      	beq.n	800479a <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004796:	2b03      	cmp	r3, #3
 8004798:	d107      	bne.n	80047aa <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800479a:	4b24      	ldr	r3, [pc, #144]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d109      	bne.n	80047ba <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e0af      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047aa:	4b20      	ldr	r3, [pc, #128]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e0a7      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ba:	4b1c      	ldr	r3, [pc, #112]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f023 0203 	bic.w	r2, r3, #3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	4919      	ldr	r1, [pc, #100]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047cc:	f7fc fbda 	bl	8000f84 <HAL_GetTick>
 80047d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d2:	e00a      	b.n	80047ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d4:	f7fc fbd6 	bl	8000f84 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	f241 3288 	movw	r2, #5000	; 0x1388
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e08f      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ea:	4b10      	ldr	r3, [pc, #64]	; (800482c <HAL_RCC_ClockConfig+0x220>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 020c 	and.w	r2, r3, #12
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d1eb      	bne.n	80047d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047fc:	4b0a      	ldr	r3, [pc, #40]	; (8004828 <HAL_RCC_ClockConfig+0x21c>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 030f 	and.w	r3, r3, #15
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	429a      	cmp	r2, r3
 8004808:	d212      	bcs.n	8004830 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480a:	4b07      	ldr	r3, [pc, #28]	; (8004828 <HAL_RCC_ClockConfig+0x21c>)
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004812:	4b05      	ldr	r3, [pc, #20]	; (8004828 <HAL_RCC_ClockConfig+0x21c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d007      	beq.n	8004830 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e072      	b.n	800490a <HAL_RCC_ClockConfig+0x2fe>
 8004824:	0800d700 	.word	0x0800d700
 8004828:	40023c00 	.word	0x40023c00
 800482c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d025      	beq.n	8004888 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d018      	beq.n	8004876 <HAL_RCC_ClockConfig+0x26a>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800484c:	d013      	beq.n	8004876 <HAL_RCC_ClockConfig+0x26a>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004856:	d00e      	beq.n	8004876 <HAL_RCC_ClockConfig+0x26a>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004860:	d009      	beq.n	8004876 <HAL_RCC_ClockConfig+0x26a>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800486a:	d004      	beq.n	8004876 <HAL_RCC_ClockConfig+0x26a>
 800486c:	f240 21ba 	movw	r1, #698	; 0x2ba
 8004870:	4828      	ldr	r0, [pc, #160]	; (8004914 <HAL_RCC_ClockConfig+0x308>)
 8004872:	f006 f9fb 	bl	800ac6c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004876:	4b28      	ldr	r3, [pc, #160]	; (8004918 <HAL_RCC_ClockConfig+0x30c>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	4925      	ldr	r1, [pc, #148]	; (8004918 <HAL_RCC_ClockConfig+0x30c>)
 8004884:	4313      	orrs	r3, r2
 8004886:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0308 	and.w	r3, r3, #8
 8004890:	2b00      	cmp	r3, #0
 8004892:	d026      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d018      	beq.n	80048ce <HAL_RCC_ClockConfig+0x2c2>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048a4:	d013      	beq.n	80048ce <HAL_RCC_ClockConfig+0x2c2>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80048ae:	d00e      	beq.n	80048ce <HAL_RCC_ClockConfig+0x2c2>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80048b8:	d009      	beq.n	80048ce <HAL_RCC_ClockConfig+0x2c2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80048c2:	d004      	beq.n	80048ce <HAL_RCC_ClockConfig+0x2c2>
 80048c4:	f240 21c1 	movw	r1, #705	; 0x2c1
 80048c8:	4812      	ldr	r0, [pc, #72]	; (8004914 <HAL_RCC_ClockConfig+0x308>)
 80048ca:	f006 f9cf 	bl	800ac6c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048ce:	4b12      	ldr	r3, [pc, #72]	; (8004918 <HAL_RCC_ClockConfig+0x30c>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	490e      	ldr	r1, [pc, #56]	; (8004918 <HAL_RCC_ClockConfig+0x30c>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048e2:	f000 f821 	bl	8004928 <HAL_RCC_GetSysClockFreq>
 80048e6:	4601      	mov	r1, r0
 80048e8:	4b0b      	ldr	r3, [pc, #44]	; (8004918 <HAL_RCC_ClockConfig+0x30c>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	091b      	lsrs	r3, r3, #4
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	4a0a      	ldr	r2, [pc, #40]	; (800491c <HAL_RCC_ClockConfig+0x310>)
 80048f4:	5cd3      	ldrb	r3, [r2, r3]
 80048f6:	fa21 f303 	lsr.w	r3, r1, r3
 80048fa:	4a09      	ldr	r2, [pc, #36]	; (8004920 <HAL_RCC_ClockConfig+0x314>)
 80048fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80048fe:	4b09      	ldr	r3, [pc, #36]	; (8004924 <HAL_RCC_ClockConfig+0x318>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f7fc fafa 	bl	8000efc <HAL_InitTick>

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	0800d700 	.word	0x0800d700
 8004918:	40023800 	.word	0x40023800
 800491c:	0800dd98 	.word	0x0800dd98
 8004920:	20000088 	.word	0x20000088
 8004924:	20000080 	.word	0x20000080

08004928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800492e:	2300      	movs	r3, #0
 8004930:	607b      	str	r3, [r7, #4]
 8004932:	2300      	movs	r3, #0
 8004934:	60fb      	str	r3, [r7, #12]
 8004936:	2300      	movs	r3, #0
 8004938:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800493a:	2300      	movs	r3, #0
 800493c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800493e:	4b63      	ldr	r3, [pc, #396]	; (8004acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	2b04      	cmp	r3, #4
 8004948:	d007      	beq.n	800495a <HAL_RCC_GetSysClockFreq+0x32>
 800494a:	2b08      	cmp	r3, #8
 800494c:	d008      	beq.n	8004960 <HAL_RCC_GetSysClockFreq+0x38>
 800494e:	2b00      	cmp	r3, #0
 8004950:	f040 80b4 	bne.w	8004abc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004954:	4b5e      	ldr	r3, [pc, #376]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004956:	60bb      	str	r3, [r7, #8]
       break;
 8004958:	e0b3      	b.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800495a:	4b5e      	ldr	r3, [pc, #376]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800495c:	60bb      	str	r3, [r7, #8]
      break;
 800495e:	e0b0      	b.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004960:	4b5a      	ldr	r3, [pc, #360]	; (8004acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004968:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800496a:	4b58      	ldr	r3, [pc, #352]	; (8004acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d04a      	beq.n	8004a0c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004976:	4b55      	ldr	r3, [pc, #340]	; (8004acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	099b      	lsrs	r3, r3, #6
 800497c:	f04f 0400 	mov.w	r4, #0
 8004980:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	ea03 0501 	and.w	r5, r3, r1
 800498c:	ea04 0602 	and.w	r6, r4, r2
 8004990:	4629      	mov	r1, r5
 8004992:	4632      	mov	r2, r6
 8004994:	f04f 0300 	mov.w	r3, #0
 8004998:	f04f 0400 	mov.w	r4, #0
 800499c:	0154      	lsls	r4, r2, #5
 800499e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80049a2:	014b      	lsls	r3, r1, #5
 80049a4:	4619      	mov	r1, r3
 80049a6:	4622      	mov	r2, r4
 80049a8:	1b49      	subs	r1, r1, r5
 80049aa:	eb62 0206 	sbc.w	r2, r2, r6
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	f04f 0400 	mov.w	r4, #0
 80049b6:	0194      	lsls	r4, r2, #6
 80049b8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80049bc:	018b      	lsls	r3, r1, #6
 80049be:	1a5b      	subs	r3, r3, r1
 80049c0:	eb64 0402 	sbc.w	r4, r4, r2
 80049c4:	f04f 0100 	mov.w	r1, #0
 80049c8:	f04f 0200 	mov.w	r2, #0
 80049cc:	00e2      	lsls	r2, r4, #3
 80049ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80049d2:	00d9      	lsls	r1, r3, #3
 80049d4:	460b      	mov	r3, r1
 80049d6:	4614      	mov	r4, r2
 80049d8:	195b      	adds	r3, r3, r5
 80049da:	eb44 0406 	adc.w	r4, r4, r6
 80049de:	f04f 0100 	mov.w	r1, #0
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	0262      	lsls	r2, r4, #9
 80049e8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80049ec:	0259      	lsls	r1, r3, #9
 80049ee:	460b      	mov	r3, r1
 80049f0:	4614      	mov	r4, r2
 80049f2:	4618      	mov	r0, r3
 80049f4:	4621      	mov	r1, r4
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f04f 0400 	mov.w	r4, #0
 80049fc:	461a      	mov	r2, r3
 80049fe:	4623      	mov	r3, r4
 8004a00:	f7fc f8da 	bl	8000bb8 <__aeabi_uldivmod>
 8004a04:	4603      	mov	r3, r0
 8004a06:	460c      	mov	r4, r1
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	e049      	b.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a0c:	4b2f      	ldr	r3, [pc, #188]	; (8004acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	099b      	lsrs	r3, r3, #6
 8004a12:	f04f 0400 	mov.w	r4, #0
 8004a16:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a1a:	f04f 0200 	mov.w	r2, #0
 8004a1e:	ea03 0501 	and.w	r5, r3, r1
 8004a22:	ea04 0602 	and.w	r6, r4, r2
 8004a26:	4629      	mov	r1, r5
 8004a28:	4632      	mov	r2, r6
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	f04f 0400 	mov.w	r4, #0
 8004a32:	0154      	lsls	r4, r2, #5
 8004a34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a38:	014b      	lsls	r3, r1, #5
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	4622      	mov	r2, r4
 8004a3e:	1b49      	subs	r1, r1, r5
 8004a40:	eb62 0206 	sbc.w	r2, r2, r6
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	f04f 0400 	mov.w	r4, #0
 8004a4c:	0194      	lsls	r4, r2, #6
 8004a4e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a52:	018b      	lsls	r3, r1, #6
 8004a54:	1a5b      	subs	r3, r3, r1
 8004a56:	eb64 0402 	sbc.w	r4, r4, r2
 8004a5a:	f04f 0100 	mov.w	r1, #0
 8004a5e:	f04f 0200 	mov.w	r2, #0
 8004a62:	00e2      	lsls	r2, r4, #3
 8004a64:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a68:	00d9      	lsls	r1, r3, #3
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4614      	mov	r4, r2
 8004a6e:	195b      	adds	r3, r3, r5
 8004a70:	eb44 0406 	adc.w	r4, r4, r6
 8004a74:	f04f 0100 	mov.w	r1, #0
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	02a2      	lsls	r2, r4, #10
 8004a7e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a82:	0299      	lsls	r1, r3, #10
 8004a84:	460b      	mov	r3, r1
 8004a86:	4614      	mov	r4, r2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f04f 0400 	mov.w	r4, #0
 8004a92:	461a      	mov	r2, r3
 8004a94:	4623      	mov	r3, r4
 8004a96:	f7fc f88f 	bl	8000bb8 <__aeabi_uldivmod>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004aa0:	4b0a      	ldr	r3, [pc, #40]	; (8004acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	0c1b      	lsrs	r3, r3, #16
 8004aa6:	f003 0303 	and.w	r3, r3, #3
 8004aaa:	3301      	adds	r3, #1
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab8:	60bb      	str	r3, [r7, #8]
      break;
 8004aba:	e002      	b.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004abc:	4b04      	ldr	r3, [pc, #16]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004abe:	60bb      	str	r3, [r7, #8]
      break;
 8004ac0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004acc:	40023800 	.word	0x40023800
 8004ad0:	00f42400 	.word	0x00f42400
 8004ad4:	007a1200 	.word	0x007a1200

08004ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004adc:	4b03      	ldr	r3, [pc, #12]	; (8004aec <HAL_RCC_GetHCLKFreq+0x14>)
 8004ade:	681b      	ldr	r3, [r3, #0]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	20000088 	.word	0x20000088

08004af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004af4:	f7ff fff0 	bl	8004ad8 <HAL_RCC_GetHCLKFreq>
 8004af8:	4601      	mov	r1, r0
 8004afa:	4b05      	ldr	r3, [pc, #20]	; (8004b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	0a9b      	lsrs	r3, r3, #10
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	4a03      	ldr	r2, [pc, #12]	; (8004b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b06:	5cd3      	ldrb	r3, [r2, r3]
 8004b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40023800 	.word	0x40023800
 8004b14:	0800dda8 	.word	0x0800dda8

08004b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b1c:	f7ff ffdc 	bl	8004ad8 <HAL_RCC_GetHCLKFreq>
 8004b20:	4601      	mov	r1, r0
 8004b22:	4b05      	ldr	r3, [pc, #20]	; (8004b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	0b5b      	lsrs	r3, r3, #13
 8004b28:	f003 0307 	and.w	r3, r3, #7
 8004b2c:	4a03      	ldr	r2, [pc, #12]	; (8004b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b2e:	5cd3      	ldrb	r3, [r2, r3]
 8004b30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	0800dda8 	.word	0x0800dda8

08004b40 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d003      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b0f      	cmp	r3, #15
 8004b5e:	d904      	bls.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8004b60:	f640 11d9 	movw	r1, #2521	; 0x9d9
 8004b64:	489d      	ldr	r0, [pc, #628]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004b66:	f006 f881 	bl	800ac6c <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d105      	bne.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d060      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d903      	bls.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	2b07      	cmp	r3, #7
 8004b90:	d904      	bls.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004b92:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8004b96:	4891      	ldr	r0, [pc, #580]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004b98:	f006 f868 	bl	800ac6c <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	2bbf      	cmp	r3, #191	; 0xbf
 8004ba2:	d904      	bls.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004bac:	d904      	bls.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004bae:	f640 11e1 	movw	r1, #2529	; 0x9e1
 8004bb2:	488a      	ldr	r0, [pc, #552]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004bb4:	f006 f85a 	bl	800ac6c <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d903      	bls.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b3f      	cmp	r3, #63	; 0x3f
 8004bc6:	d904      	bls.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x92>
 8004bc8:	f640 11e3 	movw	r1, #2531	; 0x9e3
 8004bcc:	4883      	ldr	r0, [pc, #524]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004bce:	f006 f84d 	bl	800ac6c <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004bd2:	4b83      	ldr	r3, [pc, #524]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bd8:	f7fc f9d4 	bl	8000f84 <HAL_GetTick>
 8004bdc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004be0:	f7fc f9d0 	bl	8000f84 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e1ae      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bf2:	4b7c      	ldr	r3, [pc, #496]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	019b      	lsls	r3, r3, #6
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	071b      	lsls	r3, r3, #28
 8004c10:	4974      	ldr	r1, [pc, #464]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c18:	4b71      	ldr	r3, [pc, #452]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c1e:	f7fc f9b1 	bl	8000f84 <HAL_GetTick>
 8004c22:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c24:	e008      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004c26:	f7fc f9ad 	bl	8000f84 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e18b      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c38:	4b6a      	ldr	r3, [pc, #424]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0f0      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8174 	beq.w	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c5a:	f000 80a6 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c66:	f000 80a0 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	4a5e      	ldr	r2, [pc, #376]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	f000 809a 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	4a5c      	ldr	r2, [pc, #368]	; (8004dec <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	f000 8094 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	4a5a      	ldr	r2, [pc, #360]	; (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	f000 808e 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	4a58      	ldr	r2, [pc, #352]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	f000 8088 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	4a56      	ldr	r2, [pc, #344]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	f000 8082 	beq.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	4a54      	ldr	r2, [pc, #336]	; (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d07c      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	4a52      	ldr	r2, [pc, #328]	; (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d077      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	4a51      	ldr	r2, [pc, #324]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d072      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	4a4f      	ldr	r2, [pc, #316]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d06d      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	4a4e      	ldr	r2, [pc, #312]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d068      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	4a4c      	ldr	r2, [pc, #304]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d063      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	4a4b      	ldr	r2, [pc, #300]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d05e      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	4a49      	ldr	r2, [pc, #292]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d059      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	4a48      	ldr	r2, [pc, #288]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d054      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	4a46      	ldr	r2, [pc, #280]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d04f      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	4a45      	ldr	r2, [pc, #276]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d04a      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	4a43      	ldr	r2, [pc, #268]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d045      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	4a42      	ldr	r2, [pc, #264]	; (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d040      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	4a40      	ldr	r2, [pc, #256]	; (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d03b      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	4a3f      	ldr	r2, [pc, #252]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d036      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	4a3d      	ldr	r2, [pc, #244]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d031      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	4a3c      	ldr	r2, [pc, #240]	; (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d02c      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	4a3a      	ldr	r2, [pc, #232]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d027      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	4a39      	ldr	r2, [pc, #228]	; (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d022      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	4a37      	ldr	r2, [pc, #220]	; (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d01d      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	4a36      	ldr	r2, [pc, #216]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d018      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	4a34      	ldr	r2, [pc, #208]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d013      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	4a33      	ldr	r2, [pc, #204]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00e      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	4a31      	ldr	r2, [pc, #196]	; (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d009      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	4a30      	ldr	r2, [pc, #192]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d004      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004da0:	f640 2112 	movw	r1, #2578	; 0xa12
 8004da4:	480d      	ldr	r0, [pc, #52]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004da6:	f005 ff61 	bl	800ac6c <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004daa:	2300      	movs	r3, #0
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	4b0d      	ldr	r3, [pc, #52]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db2:	4a0c      	ldr	r2, [pc, #48]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004db8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dba:	4b0a      	ldr	r3, [pc, #40]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004dc6:	4b26      	ldr	r3, [pc, #152]	; (8004e60 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a25      	ldr	r2, [pc, #148]	; (8004e60 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dd0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004dd2:	f7fc f8d7 	bl	8000f84 <HAL_GetTick>
 8004dd6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004dd8:	e04d      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004dda:	bf00      	nop
 8004ddc:	0800d738 	.word	0x0800d738
 8004de0:	42470068 	.word	0x42470068
 8004de4:	40023800 	.word	0x40023800
 8004de8:	00020300 	.word	0x00020300
 8004dec:	00030300 	.word	0x00030300
 8004df0:	00040300 	.word	0x00040300
 8004df4:	00050300 	.word	0x00050300
 8004df8:	00060300 	.word	0x00060300
 8004dfc:	00070300 	.word	0x00070300
 8004e00:	00080300 	.word	0x00080300
 8004e04:	00090300 	.word	0x00090300
 8004e08:	000a0300 	.word	0x000a0300
 8004e0c:	000b0300 	.word	0x000b0300
 8004e10:	000c0300 	.word	0x000c0300
 8004e14:	000d0300 	.word	0x000d0300
 8004e18:	000e0300 	.word	0x000e0300
 8004e1c:	000f0300 	.word	0x000f0300
 8004e20:	00100300 	.word	0x00100300
 8004e24:	00110300 	.word	0x00110300
 8004e28:	00120300 	.word	0x00120300
 8004e2c:	00130300 	.word	0x00130300
 8004e30:	00140300 	.word	0x00140300
 8004e34:	00150300 	.word	0x00150300
 8004e38:	00160300 	.word	0x00160300
 8004e3c:	00170300 	.word	0x00170300
 8004e40:	00180300 	.word	0x00180300
 8004e44:	00190300 	.word	0x00190300
 8004e48:	001a0300 	.word	0x001a0300
 8004e4c:	001b0300 	.word	0x001b0300
 8004e50:	001c0300 	.word	0x001c0300
 8004e54:	001d0300 	.word	0x001d0300
 8004e58:	001e0300 	.word	0x001e0300
 8004e5c:	001f0300 	.word	0x001f0300
 8004e60:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004e64:	f7fc f88e 	bl	8000f84 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d901      	bls.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x336>
      {
        return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e06c      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e76:	4b38      	ldr	r3, [pc, #224]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d0f0      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x324>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e82:	4b36      	ldr	r3, [pc, #216]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e8a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d02f      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d028      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ea0:	4b2e      	ldr	r3, [pc, #184]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004eaa:	4b2d      	ldr	r3, [pc, #180]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8004eac:	2201      	movs	r2, #1
 8004eae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004eb0:	4b2b      	ldr	r3, [pc, #172]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004eb6:	4a29      	ldr	r2, [pc, #164]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ebc:	4b27      	ldr	r3, [pc, #156]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d114      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ec8:	f7fc f85c 	bl	8000f84 <HAL_GetTick>
 8004ecc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ece:	e00a      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ed0:	f7fc f858 	bl	8000f84 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e034      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x410>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee6:	4b1d      	ldr	r3, [pc, #116]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d0ee      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x390>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004efa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004efe:	d10d      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8004f00:	4b16      	ldr	r3, [pc, #88]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f14:	4911      	ldr	r1, [pc, #68]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	608b      	str	r3, [r1, #8]
 8004f1a:	e005      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004f1c:	4b0f      	ldr	r3, [pc, #60]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	4a0e      	ldr	r2, [pc, #56]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004f22:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f26:	6093      	str	r3, [r2, #8]
 8004f28:	4b0c      	ldr	r3, [pc, #48]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004f2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f34:	4909      	ldr	r1, [pc, #36]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0308 	and.w	r3, r3, #8
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	7d1a      	ldrb	r2, [r3, #20]
 8004f4a:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8004f4c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3718      	adds	r7, #24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40007000 	.word	0x40007000
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	42470e40 	.word	0x42470e40
 8004f64:	424711e0 	.word	0x424711e0

08004f68 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e0d6      	b.n	8005128 <HAL_RTC_Init+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2b40      	cmp	r3, #64	; 0x40
 8004f80:	d007      	beq.n	8004f92 <HAL_RTC_Init+0x2a>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_RTC_Init+0x2a>
 8004f8a:	21ff      	movs	r1, #255	; 0xff
 8004f8c:	4868      	ldr	r0, [pc, #416]	; (8005130 <HAL_RTC_Init+0x1c8>)
 8004f8e:	f005 fe6d 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	2b7f      	cmp	r3, #127	; 0x7f
 8004f98:	d904      	bls.n	8004fa4 <HAL_RTC_Init+0x3c>
 8004f9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f9e:	4864      	ldr	r0, [pc, #400]	; (8005130 <HAL_RTC_Init+0x1c8>)
 8004fa0:	f005 fe64 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fac:	d304      	bcc.n	8004fb8 <HAL_RTC_Init+0x50>
 8004fae:	f240 1101 	movw	r1, #257	; 0x101
 8004fb2:	485f      	ldr	r0, [pc, #380]	; (8005130 <HAL_RTC_Init+0x1c8>)
 8004fb4:	f005 fe5a 	bl	800ac6c <assert_failed>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d013      	beq.n	8004fe8 <HAL_RTC_Init+0x80>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fc8:	d00e      	beq.n	8004fe8 <HAL_RTC_Init+0x80>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fd2:	d009      	beq.n	8004fe8 <HAL_RTC_Init+0x80>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004fdc:	d004      	beq.n	8004fe8 <HAL_RTC_Init+0x80>
 8004fde:	f44f 7181 	mov.w	r1, #258	; 0x102
 8004fe2:	4853      	ldr	r0, [pc, #332]	; (8005130 <HAL_RTC_Init+0x1c8>)
 8004fe4:	f005 fe42 	bl	800ac6c <assert_failed>
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d009      	beq.n	8005004 <HAL_RTC_Init+0x9c>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ff8:	d004      	beq.n	8005004 <HAL_RTC_Init+0x9c>
 8004ffa:	f240 1103 	movw	r1, #259	; 0x103
 8004ffe:	484c      	ldr	r0, [pc, #304]	; (8005130 <HAL_RTC_Init+0x1c8>)
 8005000:	f005 fe34 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d009      	beq.n	8005020 <HAL_RTC_Init+0xb8>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005014:	d004      	beq.n	8005020 <HAL_RTC_Init+0xb8>
 8005016:	f44f 7182 	mov.w	r1, #260	; 0x104
 800501a:	4845      	ldr	r0, [pc, #276]	; (8005130 <HAL_RTC_Init+0x1c8>)
 800501c:	f005 fe26 	bl	800ac6c <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	7f5b      	ldrb	r3, [r3, #29]
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d105      	bne.n	8005036 <HAL_RTC_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f005 fed1 	bl	800add8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2202      	movs	r2, #2
 800503a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	22ca      	movs	r2, #202	; 0xca
 8005042:	625a      	str	r2, [r3, #36]	; 0x24
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2253      	movs	r2, #83	; 0x53
 800504a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 ff01 	bl	8005e54 <RTC_EnterInitMode>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d008      	beq.n	800506a <HAL_RTC_Init+0x102>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	22ff      	movs	r2, #255	; 0xff
 800505e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2204      	movs	r2, #4
 8005064:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e05e      	b.n	8005128 <HAL_RTC_Init+0x1c0>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6812      	ldr	r2, [r2, #0]
 8005074:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800507c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6899      	ldr	r1, [r3, #8]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	431a      	orrs	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	68d2      	ldr	r2, [r2, #12]
 80050a4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6919      	ldr	r1, [r3, #16]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	041a      	lsls	r2, r3, #16
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68da      	ldr	r2, [r3, #12]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050c8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f003 0320 	and.w	r3, r3, #32
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10e      	bne.n	80050f6 <HAL_RTC_Init+0x18e>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fe93 	bl	8005e04 <HAL_RTC_WaitForSynchro>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d008      	beq.n	80050f6 <HAL_RTC_Init+0x18e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	22ff      	movs	r2, #255	; 0xff
 80050ea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2204      	movs	r2, #4
 80050f0:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e018      	b.n	8005128 <HAL_RTC_Init+0x1c0>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005104:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	699a      	ldr	r2, [r3, #24]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	22ff      	movs	r2, #255	; 0xff
 800511e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005126:	2300      	movs	r3, #0
  }
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	0800d774 	.word	0x0800d774

08005134 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005134:	b590      	push	{r4, r7, lr}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005140:	2300      	movs	r3, #0
 8005142:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <HAL_RTC_SetTime+0x26>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d004      	beq.n	800515a <HAL_RTC_SetTime+0x26>
 8005150:	f240 21da 	movw	r1, #730	; 0x2da
 8005154:	48a4      	ldr	r0, [pc, #656]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 8005156:	f005 fd89 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005162:	d00d      	beq.n	8005180 <HAL_RTC_SetTime+0x4c>
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800516c:	d008      	beq.n	8005180 <HAL_RTC_SetTime+0x4c>
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d004      	beq.n	8005180 <HAL_RTC_SetTime+0x4c>
 8005176:	f240 21db 	movw	r1, #731	; 0x2db
 800517a:	489b      	ldr	r0, [pc, #620]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 800517c:	f005 fd76 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d009      	beq.n	800519c <HAL_RTC_SetTime+0x68>
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005190:	d004      	beq.n	800519c <HAL_RTC_SetTime+0x68>
 8005192:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 8005196:	4894      	ldr	r0, [pc, #592]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 8005198:	f005 fd68 	bl	800ac6c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	7f1b      	ldrb	r3, [r3, #28]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d101      	bne.n	80051a8 <HAL_RTC_SetTime+0x74>
 80051a4:	2302      	movs	r3, #2
 80051a6:	e12c      	b.n	8005402 <HAL_RTC_SetTime+0x2ce>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2201      	movs	r2, #1
 80051ac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2202      	movs	r2, #2
 80051b2:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d15c      	bne.n	8005274 <HAL_RTC_SetTime+0x140>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d01a      	beq.n	80051fe <HAL_RTC_SetTime+0xca>
    {
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <HAL_RTC_SetTime+0xa4>
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	2b0c      	cmp	r3, #12
 80051d6:	d904      	bls.n	80051e2 <HAL_RTC_SetTime+0xae>
 80051d8:	f240 21e7 	movw	r1, #743	; 0x2e7
 80051dc:	4882      	ldr	r0, [pc, #520]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 80051de:	f005 fd45 	bl	800ac6c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	78db      	ldrb	r3, [r3, #3]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d015      	beq.n	8005216 <HAL_RTC_SetTime+0xe2>
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	78db      	ldrb	r3, [r3, #3]
 80051ee:	2b40      	cmp	r3, #64	; 0x40
 80051f0:	d011      	beq.n	8005216 <HAL_RTC_SetTime+0xe2>
 80051f2:	f44f 713a 	mov.w	r1, #744	; 0x2e8
 80051f6:	487c      	ldr	r0, [pc, #496]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 80051f8:	f005 fd38 	bl	800ac6c <assert_failed>
 80051fc:	e00b      	b.n	8005216 <HAL_RTC_SetTime+0xe2>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	2200      	movs	r2, #0
 8005202:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	2b17      	cmp	r3, #23
 800520a:	d904      	bls.n	8005216 <HAL_RTC_SetTime+0xe2>
 800520c:	f240 21ed 	movw	r1, #749	; 0x2ed
 8005210:	4875      	ldr	r0, [pc, #468]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 8005212:	f005 fd2b 	bl	800ac6c <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	785b      	ldrb	r3, [r3, #1]
 800521a:	2b3b      	cmp	r3, #59	; 0x3b
 800521c:	d904      	bls.n	8005228 <HAL_RTC_SetTime+0xf4>
 800521e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005222:	4871      	ldr	r0, [pc, #452]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 8005224:	f005 fd22 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	789b      	ldrb	r3, [r3, #2]
 800522c:	2b3b      	cmp	r3, #59	; 0x3b
 800522e:	d904      	bls.n	800523a <HAL_RTC_SetTime+0x106>
 8005230:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8005234:	486c      	ldr	r0, [pc, #432]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 8005236:	f005 fd19 	bl	800ac6c <assert_failed>

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fe34 	bl	8005eac <RTC_ByteToBcd2>
 8005244:	4603      	mov	r3, r0
 8005246:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	785b      	ldrb	r3, [r3, #1]
 800524c:	4618      	mov	r0, r3
 800524e:	f000 fe2d 	bl	8005eac <RTC_ByteToBcd2>
 8005252:	4603      	mov	r3, r0
 8005254:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005256:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	789b      	ldrb	r3, [r3, #2]
 800525c:	4618      	mov	r0, r3
 800525e:	f000 fe25 	bl	8005eac <RTC_ByteToBcd2>
 8005262:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005264:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	78db      	ldrb	r3, [r3, #3]
 800526c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	e062      	b.n	800533a <HAL_RTC_SetTime+0x206>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800527e:	2b00      	cmp	r3, #0
 8005280:	d022      	beq.n	80052c8 <HAL_RTC_SetTime+0x194>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fe2e 	bl	8005ee8 <RTC_Bcd2ToByte>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_RTC_SetTime+0x16e>
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fe26 	bl	8005ee8 <RTC_Bcd2ToByte>
 800529c:	4603      	mov	r3, r0
 800529e:	2b0c      	cmp	r3, #12
 80052a0:	d904      	bls.n	80052ac <HAL_RTC_SetTime+0x178>
 80052a2:	f240 21fb 	movw	r1, #763	; 0x2fb
 80052a6:	4850      	ldr	r0, [pc, #320]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 80052a8:	f005 fce0 	bl	800ac6c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	78db      	ldrb	r3, [r3, #3]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d019      	beq.n	80052e8 <HAL_RTC_SetTime+0x1b4>
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	78db      	ldrb	r3, [r3, #3]
 80052b8:	2b40      	cmp	r3, #64	; 0x40
 80052ba:	d015      	beq.n	80052e8 <HAL_RTC_SetTime+0x1b4>
 80052bc:	f44f 713f 	mov.w	r1, #764	; 0x2fc
 80052c0:	4849      	ldr	r0, [pc, #292]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 80052c2:	f005 fcd3 	bl	800ac6c <assert_failed>
 80052c6:	e00f      	b.n	80052e8 <HAL_RTC_SetTime+0x1b4>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2200      	movs	r2, #0
 80052cc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 fe08 	bl	8005ee8 <RTC_Bcd2ToByte>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b17      	cmp	r3, #23
 80052dc:	d904      	bls.n	80052e8 <HAL_RTC_SetTime+0x1b4>
 80052de:	f240 3101 	movw	r1, #769	; 0x301
 80052e2:	4841      	ldr	r0, [pc, #260]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 80052e4:	f005 fcc2 	bl	800ac6c <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	785b      	ldrb	r3, [r3, #1]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fdfb 	bl	8005ee8 <RTC_Bcd2ToByte>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b3b      	cmp	r3, #59	; 0x3b
 80052f6:	d904      	bls.n	8005302 <HAL_RTC_SetTime+0x1ce>
 80052f8:	f240 3103 	movw	r1, #771	; 0x303
 80052fc:	483a      	ldr	r0, [pc, #232]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 80052fe:	f005 fcb5 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	789b      	ldrb	r3, [r3, #2]
 8005306:	4618      	mov	r0, r3
 8005308:	f000 fdee 	bl	8005ee8 <RTC_Bcd2ToByte>
 800530c:	4603      	mov	r3, r0
 800530e:	2b3b      	cmp	r3, #59	; 0x3b
 8005310:	d904      	bls.n	800531c <HAL_RTC_SetTime+0x1e8>
 8005312:	f44f 7141 	mov.w	r1, #772	; 0x304
 8005316:	4834      	ldr	r0, [pc, #208]	; (80053e8 <HAL_RTC_SetTime+0x2b4>)
 8005318:	f005 fca8 	bl	800ac6c <assert_failed>
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	785b      	ldrb	r3, [r3, #1]
 8005326:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005328:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800532e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	78db      	ldrb	r3, [r3, #3]
 8005334:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005336:	4313      	orrs	r3, r2
 8005338:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	22ca      	movs	r2, #202	; 0xca
 8005340:	625a      	str	r2, [r3, #36]	; 0x24
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2253      	movs	r2, #83	; 0x53
 8005348:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f000 fd82 	bl	8005e54 <RTC_EnterInitMode>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00b      	beq.n	800536e <HAL_RTC_SetTime+0x23a>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	22ff      	movs	r2, #255	; 0xff
 800535c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2204      	movs	r2, #4
 8005362:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e049      	b.n	8005402 <HAL_RTC_SetTime+0x2ce>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005378:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800537c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800538c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	6899      	ldr	r1, [r3, #8]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	431a      	orrs	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68da      	ldr	r2, [r3, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053b4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f003 0320 	and.w	r3, r3, #32
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d113      	bne.n	80053ec <HAL_RTC_SetTime+0x2b8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f000 fd1d 	bl	8005e04 <HAL_RTC_WaitForSynchro>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00d      	beq.n	80053ec <HAL_RTC_SetTime+0x2b8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	22ff      	movs	r2, #255	; 0xff
 80053d6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2204      	movs	r2, #4
 80053dc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e00c      	b.n	8005402 <HAL_RTC_SetTime+0x2ce>
 80053e8:	0800d774 	.word	0x0800d774
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	22ff      	movs	r2, #255	; 0xff
 80053f2:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2201      	movs	r2, #1
 80053f8:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005400:	2300      	movs	r3, #0
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	371c      	adds	r7, #28
 8005406:	46bd      	mov	sp, r7
 8005408:	bd90      	pop	{r4, r7, pc}
 800540a:	bf00      	nop

0800540c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800540c:	b590      	push	{r4, r7, lr}
 800540e:	b087      	sub	sp, #28
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005418:	2300      	movs	r3, #0
 800541a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_RTC_SetDate+0x26>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d004      	beq.n	8005432 <HAL_RTC_SetDate+0x26>
 8005428:	f240 318a 	movw	r1, #906	; 0x38a
 800542c:	488e      	ldr	r0, [pc, #568]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 800542e:	f005 fc1d 	bl	800ac6c <assert_failed>

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	7f1b      	ldrb	r3, [r3, #28]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d101      	bne.n	800543e <HAL_RTC_SetDate+0x32>
 800543a:	2302      	movs	r3, #2
 800543c:	e10f      	b.n	800565e <HAL_RTC_SetDate+0x252>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2201      	movs	r2, #1
 8005442:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2202      	movs	r2, #2
 8005448:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10e      	bne.n	800546e <HAL_RTC_SetDate+0x62>
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	785b      	ldrb	r3, [r3, #1]
 8005454:	f003 0310 	and.w	r3, r3, #16
 8005458:	2b00      	cmp	r3, #0
 800545a:	d008      	beq.n	800546e <HAL_RTC_SetDate+0x62>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	785b      	ldrb	r3, [r3, #1]
 8005460:	f023 0310 	bic.w	r3, r3, #16
 8005464:	b2db      	uxtb	r3, r3
 8005466:	330a      	adds	r3, #10
 8005468:	b2da      	uxtb	r2, r3
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d01c      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	2b02      	cmp	r3, #2
 800547c:	d018      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	2b03      	cmp	r3, #3
 8005484:	d014      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	2b04      	cmp	r3, #4
 800548c:	d010      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	2b05      	cmp	r3, #5
 8005494:	d00c      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	2b06      	cmp	r3, #6
 800549c:	d008      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	2b07      	cmp	r3, #7
 80054a4:	d004      	beq.n	80054b0 <HAL_RTC_SetDate+0xa4>
 80054a6:	f240 3196 	movw	r1, #918	; 0x396
 80054aa:	486f      	ldr	r0, [pc, #444]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 80054ac:	f005 fbde 	bl	800ac6c <assert_failed>

  if(Format == RTC_FORMAT_BIN)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d13f      	bne.n	8005536 <HAL_RTC_SetDate+0x12a>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	78db      	ldrb	r3, [r3, #3]
 80054ba:	2b63      	cmp	r3, #99	; 0x63
 80054bc:	d904      	bls.n	80054c8 <HAL_RTC_SetDate+0xbc>
 80054be:	f240 319a 	movw	r1, #922	; 0x39a
 80054c2:	4869      	ldr	r0, [pc, #420]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 80054c4:	f005 fbd2 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	785b      	ldrb	r3, [r3, #1]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_RTC_SetDate+0xcc>
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	785b      	ldrb	r3, [r3, #1]
 80054d4:	2b0c      	cmp	r3, #12
 80054d6:	d904      	bls.n	80054e2 <HAL_RTC_SetDate+0xd6>
 80054d8:	f240 319b 	movw	r1, #923	; 0x39b
 80054dc:	4862      	ldr	r0, [pc, #392]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 80054de:	f005 fbc5 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	789b      	ldrb	r3, [r3, #2]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_RTC_SetDate+0xe6>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	789b      	ldrb	r3, [r3, #2]
 80054ee:	2b1f      	cmp	r3, #31
 80054f0:	d904      	bls.n	80054fc <HAL_RTC_SetDate+0xf0>
 80054f2:	f44f 7167 	mov.w	r1, #924	; 0x39c
 80054f6:	485c      	ldr	r0, [pc, #368]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 80054f8:	f005 fbb8 	bl	800ac6c <assert_failed>

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	78db      	ldrb	r3, [r3, #3]
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fcd3 	bl	8005eac <RTC_ByteToBcd2>
 8005506:	4603      	mov	r3, r0
 8005508:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	785b      	ldrb	r3, [r3, #1]
 800550e:	4618      	mov	r0, r3
 8005510:	f000 fccc 	bl	8005eac <RTC_ByteToBcd2>
 8005514:	4603      	mov	r3, r0
 8005516:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005518:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	789b      	ldrb	r3, [r3, #2]
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fcc4 	bl	8005eac <RTC_ByteToBcd2>
 8005524:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005526:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005530:	4313      	orrs	r3, r2
 8005532:	617b      	str	r3, [r7, #20]
 8005534:	e045      	b.n	80055c2 <HAL_RTC_SetDate+0x1b6>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	78db      	ldrb	r3, [r3, #3]
 800553a:	4618      	mov	r0, r3
 800553c:	f000 fcd4 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005540:	4603      	mov	r3, r0
 8005542:	2b63      	cmp	r3, #99	; 0x63
 8005544:	d904      	bls.n	8005550 <HAL_RTC_SetDate+0x144>
 8005546:	f240 31a5 	movw	r1, #933	; 0x3a5
 800554a:	4847      	ldr	r0, [pc, #284]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 800554c:	f005 fb8e 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	785b      	ldrb	r3, [r3, #1]
 8005554:	4618      	mov	r0, r3
 8005556:	f000 fcc7 	bl	8005ee8 <RTC_Bcd2ToByte>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d007      	beq.n	8005570 <HAL_RTC_SetDate+0x164>
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	785b      	ldrb	r3, [r3, #1]
 8005564:	4618      	mov	r0, r3
 8005566:	f000 fcbf 	bl	8005ee8 <RTC_Bcd2ToByte>
 800556a:	4603      	mov	r3, r0
 800556c:	2b0c      	cmp	r3, #12
 800556e:	d904      	bls.n	800557a <HAL_RTC_SetDate+0x16e>
 8005570:	f240 31a6 	movw	r1, #934	; 0x3a6
 8005574:	483c      	ldr	r0, [pc, #240]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 8005576:	f005 fb79 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	789b      	ldrb	r3, [r3, #2]
 800557e:	4618      	mov	r0, r3
 8005580:	f000 fcb2 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d007      	beq.n	800559a <HAL_RTC_SetDate+0x18e>
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	789b      	ldrb	r3, [r3, #2]
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fcaa 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005594:	4603      	mov	r3, r0
 8005596:	2b1f      	cmp	r3, #31
 8005598:	d904      	bls.n	80055a4 <HAL_RTC_SetDate+0x198>
 800559a:	f240 31a7 	movw	r1, #935	; 0x3a7
 800559e:	4832      	ldr	r0, [pc, #200]	; (8005668 <HAL_RTC_SetDate+0x25c>)
 80055a0:	f005 fb64 	bl	800ac6c <assert_failed>

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	78db      	ldrb	r3, [r3, #3]
 80055a8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	785b      	ldrb	r3, [r3, #1]
 80055ae:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80055b0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80055b2:	68ba      	ldr	r2, [r7, #8]
 80055b4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80055b6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80055be:	4313      	orrs	r3, r2
 80055c0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	22ca      	movs	r2, #202	; 0xca
 80055c8:	625a      	str	r2, [r3, #36]	; 0x24
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2253      	movs	r2, #83	; 0x53
 80055d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f000 fc3e 	bl	8005e54 <RTC_EnterInitMode>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00b      	beq.n	80055f6 <HAL_RTC_SetDate+0x1ea>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	22ff      	movs	r2, #255	; 0xff
 80055e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2204      	movs	r2, #4
 80055ea:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e033      	b.n	800565e <HAL_RTC_SetDate+0x252>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005600:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005604:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005614:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f003 0320 	and.w	r3, r3, #32
 8005620:	2b00      	cmp	r3, #0
 8005622:	d111      	bne.n	8005648 <HAL_RTC_SetDate+0x23c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 fbed 	bl	8005e04 <HAL_RTC_WaitForSynchro>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00b      	beq.n	8005648 <HAL_RTC_SetDate+0x23c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	22ff      	movs	r2, #255	; 0xff
 8005636:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2204      	movs	r2, #4
 800563c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e00a      	b.n	800565e <HAL_RTC_SetDate+0x252>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	22ff      	movs	r2, #255	; 0xff
 800564e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800565c:	2300      	movs	r3, #0
  }
}
 800565e:	4618      	mov	r0, r3
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	bd90      	pop	{r4, r7, pc}
 8005666:	bf00      	nop
 8005668:	0800d774 	.word	0x0800d774

0800566c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800566c:	b590      	push	{r4, r7, lr}
 800566e:	b089      	sub	sp, #36	; 0x24
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8005678:	2300      	movs	r3, #0
 800567a:	61fb      	str	r3, [r7, #28]
 800567c:	2300      	movs	r3, #0
 800567e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8005680:	4baa      	ldr	r3, [pc, #680]	; (800592c <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4aaa      	ldr	r2, [pc, #680]	; (8005930 <HAL_RTC_SetAlarm_IT+0x2c4>)
 8005686:	fba2 2303 	umull	r2, r3, r2, r3
 800568a:	0adb      	lsrs	r3, r3, #11
 800568c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005690:	fb02 f303 	mul.w	r3, r2, r3
 8005694:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d007      	beq.n	80056ac <HAL_RTC_SetAlarm_IT+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d004      	beq.n	80056ac <HAL_RTC_SetAlarm_IT+0x40>
 80056a2:	f240 41e7 	movw	r1, #1255	; 0x4e7
 80056a6:	48a3      	ldr	r0, [pc, #652]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80056a8:	f005 fae0 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056b4:	d009      	beq.n	80056ca <HAL_RTC_SetAlarm_IT+0x5e>
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056be:	d004      	beq.n	80056ca <HAL_RTC_SetAlarm_IT+0x5e>
 80056c0:	f44f 619d 	mov.w	r1, #1256	; 0x4e8
 80056c4:	489b      	ldr	r0, [pc, #620]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80056c6:	f005 fad1 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask));
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d004      	beq.n	80056e0 <HAL_RTC_SetAlarm_IT+0x74>
 80056d6:	f240 41e9 	movw	r1, #1257	; 0x4e9
 80056da:	4896      	ldr	r0, [pc, #600]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80056dc:	f005 fac6 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d009      	beq.n	80056fc <HAL_RTC_SetAlarm_IT+0x90>
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056f0:	d004      	beq.n	80056fc <HAL_RTC_SetAlarm_IT+0x90>
 80056f2:	f240 41ea 	movw	r1, #1258	; 0x4ea
 80056f6:	488f      	ldr	r0, [pc, #572]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80056f8:	f005 fab8 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005704:	d304      	bcc.n	8005710 <HAL_RTC_SetAlarm_IT+0xa4>
 8005706:	f240 41eb 	movw	r1, #1259	; 0x4eb
 800570a:	488a      	ldr	r0, [pc, #552]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 800570c:	f005 faae 	bl	800ac6c <assert_failed>
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d04f      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005720:	d04a      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800572a:	d045      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005734:	d040      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800573e:	d03b      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8005748:	d036      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005752:	d031      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 800575c:	d02c      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005766:	d027      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8005770:	d022      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 800577a:	d01d      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8005784:	d018      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800578e:	d013      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	699b      	ldr	r3, [r3, #24]
 8005794:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8005798:	d00e      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 80057a2:	d009      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80057ac:	d004      	beq.n	80057b8 <HAL_RTC_SetAlarm_IT+0x14c>
 80057ae:	f240 41ec 	movw	r1, #1260	; 0x4ec
 80057b2:	4860      	ldr	r0, [pc, #384]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80057b4:	f005 fa5a 	bl	800ac6c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	7f1b      	ldrb	r3, [r3, #28]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d101      	bne.n	80057c4 <HAL_RTC_SetAlarm_IT+0x158>
 80057c0:	2302      	movs	r3, #2
 80057c2:	e237      	b.n	8005c34 <HAL_RTC_SetAlarm_IT+0x5c8>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2201      	movs	r2, #1
 80057c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2202      	movs	r2, #2
 80057ce:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f040 80b0 	bne.w	8005938 <HAL_RTC_SetAlarm_IT+0x2cc>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01a      	beq.n	800581c <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_RTC_SetAlarm_IT+0x18a>
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	2b0c      	cmp	r3, #12
 80057f4:	d904      	bls.n	8005800 <HAL_RTC_SetAlarm_IT+0x194>
 80057f6:	f240 41f7 	movw	r1, #1271	; 0x4f7
 80057fa:	484e      	ldr	r0, [pc, #312]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80057fc:	f005 fa36 	bl	800ac6c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	78db      	ldrb	r3, [r3, #3]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d015      	beq.n	8005834 <HAL_RTC_SetAlarm_IT+0x1c8>
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	78db      	ldrb	r3, [r3, #3]
 800580c:	2b40      	cmp	r3, #64	; 0x40
 800580e:	d011      	beq.n	8005834 <HAL_RTC_SetAlarm_IT+0x1c8>
 8005810:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
 8005814:	4847      	ldr	r0, [pc, #284]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8005816:	f005 fa29 	bl	800ac6c <assert_failed>
 800581a:	e00b      	b.n	8005834 <HAL_RTC_SetAlarm_IT+0x1c8>
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	2200      	movs	r2, #0
 8005820:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	2b17      	cmp	r3, #23
 8005828:	d904      	bls.n	8005834 <HAL_RTC_SetAlarm_IT+0x1c8>
 800582a:	f240 41fd 	movw	r1, #1277	; 0x4fd
 800582e:	4841      	ldr	r0, [pc, #260]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8005830:	f005 fa1c 	bl	800ac6c <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	785b      	ldrb	r3, [r3, #1]
 8005838:	2b3b      	cmp	r3, #59	; 0x3b
 800583a:	d904      	bls.n	8005846 <HAL_RTC_SetAlarm_IT+0x1da>
 800583c:	f240 41ff 	movw	r1, #1279	; 0x4ff
 8005840:	483c      	ldr	r0, [pc, #240]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8005842:	f005 fa13 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	789b      	ldrb	r3, [r3, #2]
 800584a:	2b3b      	cmp	r3, #59	; 0x3b
 800584c:	d904      	bls.n	8005858 <HAL_RTC_SetAlarm_IT+0x1ec>
 800584e:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8005852:	4838      	ldr	r0, [pc, #224]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8005854:	f005 fa0a 	bl	800ac6c <assert_failed>

    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10f      	bne.n	8005880 <HAL_RTC_SetAlarm_IT+0x214>
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay));
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d004      	beq.n	8005874 <HAL_RTC_SetAlarm_IT+0x208>
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005870:	2b1f      	cmp	r3, #31
 8005872:	d92d      	bls.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 8005874:	f240 5104 	movw	r1, #1284	; 0x504
 8005878:	482e      	ldr	r0, [pc, #184]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 800587a:	f005 f9f7 	bl	800ac6c <assert_failed>
 800587e:	e027      	b.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d022      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005890:	2b02      	cmp	r3, #2
 8005892:	d01d      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f893 3020 	ldrb.w	r3, [r3, #32]
 800589a:	2b03      	cmp	r3, #3
 800589c:	d018      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058a4:	2b04      	cmp	r3, #4
 80058a6:	d013      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058ae:	2b05      	cmp	r3, #5
 80058b0:	d00e      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058b8:	2b06      	cmp	r3, #6
 80058ba:	d009      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058c2:	2b07      	cmp	r3, #7
 80058c4:	d004      	beq.n	80058d0 <HAL_RTC_SetAlarm_IT+0x264>
 80058c6:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 80058ca:	481a      	ldr	r0, [pc, #104]	; (8005934 <HAL_RTC_SetAlarm_IT+0x2c8>)
 80058cc:	f005 f9ce 	bl	800ac6c <assert_failed>
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 fae9 	bl	8005eac <RTC_ByteToBcd2>
 80058da:	4603      	mov	r3, r0
 80058dc:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	785b      	ldrb	r3, [r3, #1]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fae2 	bl	8005eac <RTC_ByteToBcd2>
 80058e8:	4603      	mov	r3, r0
 80058ea:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80058ec:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	789b      	ldrb	r3, [r3, #2]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 fada 	bl	8005eac <RTC_ByteToBcd2>
 80058f8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80058fa:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	78db      	ldrb	r3, [r3, #3]
 8005902:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005904:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800590e:	4618      	mov	r0, r3
 8005910:	f000 facc 	bl	8005eac <RTC_ByteToBcd2>
 8005914:	4603      	mov	r3, r0
 8005916:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005918:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005920:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005926:	4313      	orrs	r3, r2
 8005928:	61fb      	str	r3, [r7, #28]
 800592a:	e0d3      	b.n	8005ad4 <HAL_RTC_SetAlarm_IT+0x468>
 800592c:	20000088 	.word	0x20000088
 8005930:	10624dd3 	.word	0x10624dd3
 8005934:	0800d774 	.word	0x0800d774
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005942:	2b00      	cmp	r3, #0
 8005944:	d022      	beq.n	800598c <HAL_RTC_SetAlarm_IT+0x320>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	4618      	mov	r0, r3
 800594c:	f000 facc 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d007      	beq.n	8005966 <HAL_RTC_SetAlarm_IT+0x2fa>
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f000 fac4 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005960:	4603      	mov	r3, r0
 8005962:	2b0c      	cmp	r3, #12
 8005964:	d904      	bls.n	8005970 <HAL_RTC_SetAlarm_IT+0x304>
 8005966:	f240 5116 	movw	r1, #1302	; 0x516
 800596a:	4896      	ldr	r0, [pc, #600]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 800596c:	f005 f97e 	bl	800ac6c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	78db      	ldrb	r3, [r3, #3]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d019      	beq.n	80059ac <HAL_RTC_SetAlarm_IT+0x340>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	78db      	ldrb	r3, [r3, #3]
 800597c:	2b40      	cmp	r3, #64	; 0x40
 800597e:	d015      	beq.n	80059ac <HAL_RTC_SetAlarm_IT+0x340>
 8005980:	f240 5117 	movw	r1, #1303	; 0x517
 8005984:	488f      	ldr	r0, [pc, #572]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 8005986:	f005 f971 	bl	800ac6c <assert_failed>
 800598a:	e00f      	b.n	80059ac <HAL_RTC_SetAlarm_IT+0x340>
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2200      	movs	r2, #0
 8005990:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f000 faa6 	bl	8005ee8 <RTC_Bcd2ToByte>
 800599c:	4603      	mov	r3, r0
 800599e:	2b17      	cmp	r3, #23
 80059a0:	d904      	bls.n	80059ac <HAL_RTC_SetAlarm_IT+0x340>
 80059a2:	f240 511c 	movw	r1, #1308	; 0x51c
 80059a6:	4887      	ldr	r0, [pc, #540]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 80059a8:	f005 f960 	bl	800ac6c <assert_failed>
    }

    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	785b      	ldrb	r3, [r3, #1]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 fa99 	bl	8005ee8 <RTC_Bcd2ToByte>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b3b      	cmp	r3, #59	; 0x3b
 80059ba:	d904      	bls.n	80059c6 <HAL_RTC_SetAlarm_IT+0x35a>
 80059bc:	f240 511f 	movw	r1, #1311	; 0x51f
 80059c0:	4880      	ldr	r0, [pc, #512]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 80059c2:	f005 f953 	bl	800ac6c <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	789b      	ldrb	r3, [r3, #2]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fa8c 	bl	8005ee8 <RTC_Bcd2ToByte>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b3b      	cmp	r3, #59	; 0x3b
 80059d4:	d904      	bls.n	80059e0 <HAL_RTC_SetAlarm_IT+0x374>
 80059d6:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 80059da:	487a      	ldr	r0, [pc, #488]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 80059dc:	f005 f946 	bl	800ac6c <assert_failed>

    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d117      	bne.n	8005a18 <HAL_RTC_SetAlarm_IT+0x3ac>
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 fa7a 	bl	8005ee8 <RTC_Bcd2ToByte>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d008      	beq.n	8005a0c <HAL_RTC_SetAlarm_IT+0x3a0>
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a00:	4618      	mov	r0, r3
 8005a02:	f000 fa71 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b1f      	cmp	r3, #31
 8005a0a:	d949      	bls.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a0c:	f240 5124 	movw	r1, #1316	; 0x524
 8005a10:	486c      	ldr	r0, [pc, #432]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 8005a12:	f005 f92b 	bl	800ac6c <assert_failed>
 8005a16:	e043      	b.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f000 fa62 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d03a      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 fa59 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d031      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fa50 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b03      	cmp	r3, #3
 8005a4c:	d028      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f000 fa47 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b04      	cmp	r3, #4
 8005a5e:	d01f      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 fa3e 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b05      	cmp	r3, #5
 8005a70:	d016      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 fa35 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b06      	cmp	r3, #6
 8005a82:	d00d      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 fa2c 	bl	8005ee8 <RTC_Bcd2ToByte>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b07      	cmp	r3, #7
 8005a94:	d004      	beq.n	8005aa0 <HAL_RTC_SetAlarm_IT+0x434>
 8005a96:	f44f 61a5 	mov.w	r1, #1320	; 0x528
 8005a9a:	484a      	ldr	r0, [pc, #296]	; (8005bc4 <HAL_RTC_SetAlarm_IT+0x558>)
 8005a9c:	f005 f8e6 	bl	800ac6c <assert_failed>
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	785b      	ldrb	r3, [r3, #1]
 8005aaa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005aac:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005ab2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	78db      	ldrb	r3, [r3, #3]
 8005ab8:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005aba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ac2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005ac4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005aca:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	22ca      	movs	r2, #202	; 0xca
 8005ae6:	625a      	str	r2, [r3, #36]	; 0x24
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2253      	movs	r2, #83	; 0x53
 8005aee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005af8:	d141      	bne.n	8005b7e <HAL_RTC_SetAlarm_IT+0x512>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	689a      	ldr	r2, [r3, #8]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b08:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005b1a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	1e5a      	subs	r2, r3, #1
 8005b20:	617a      	str	r2, [r7, #20]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10b      	bne.n	8005b3e <HAL_RTC_SetAlarm_IT+0x4d2>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	22ff      	movs	r2, #255	; 0xff
 8005b2c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2203      	movs	r2, #3
 8005b32:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e07a      	b.n	8005c34 <HAL_RTC_SetAlarm_IT+0x5c8>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f003 0301 	and.w	r3, r3, #1
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0e7      	beq.n	8005b1c <HAL_RTC_SetAlarm_IT+0x4b0>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	69fa      	ldr	r2, [r7, #28]
 8005b52:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689a      	ldr	r2, [r3, #8]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b6a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689a      	ldr	r2, [r3, #8]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b7a:	609a      	str	r2, [r3, #8]
 8005b7c:	e043      	b.n	8005c06 <HAL_RTC_SetAlarm_IT+0x59a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b8c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005b9e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	1e5a      	subs	r2, r3, #1
 8005ba4:	617a      	str	r2, [r7, #20]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10e      	bne.n	8005bc8 <HAL_RTC_SetAlarm_IT+0x55c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	22ff      	movs	r2, #255	; 0xff
 8005bb0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2203      	movs	r2, #3
 8005bb6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e038      	b.n	8005c34 <HAL_RTC_SetAlarm_IT+0x5c8>
 8005bc2:	bf00      	nop
 8005bc4:	0800d774 	.word	0x0800d774
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d0e4      	beq.n	8005ba0 <HAL_RTC_SetAlarm_IT+0x534>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69fa      	ldr	r2, [r7, #28]
 8005bdc:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bf4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c04:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005c06:	4b0d      	ldr	r3, [pc, #52]	; (8005c3c <HAL_RTC_SetAlarm_IT+0x5d0>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a0c      	ldr	r2, [pc, #48]	; (8005c3c <HAL_RTC_SetAlarm_IT+0x5d0>)
 8005c0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c10:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8005c12:	4b0a      	ldr	r3, [pc, #40]	; (8005c3c <HAL_RTC_SetAlarm_IT+0x5d0>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	4a09      	ldr	r2, [pc, #36]	; (8005c3c <HAL_RTC_SetAlarm_IT+0x5d0>)
 8005c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c1c:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	22ff      	movs	r2, #255	; 0xff
 8005c24:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3724      	adds	r7, #36	; 0x24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd90      	pop	{r4, r7, pc}
 8005c3c:	40013c00 	.word	0x40013c00

08005c40 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c54:	d008      	beq.n	8005c68 <HAL_RTC_DeactivateAlarm+0x28>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c5c:	d004      	beq.n	8005c68 <HAL_RTC_DeactivateAlarm+0x28>
 8005c5e:	f240 519d 	movw	r1, #1437	; 0x59d
 8005c62:	4844      	ldr	r0, [pc, #272]	; (8005d74 <HAL_RTC_DeactivateAlarm+0x134>)
 8005c64:	f005 f802 	bl	800ac6c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	7f1b      	ldrb	r3, [r3, #28]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_RTC_DeactivateAlarm+0x34>
 8005c70:	2302      	movs	r3, #2
 8005c72:	e07b      	b.n	8005d6c <HAL_RTC_DeactivateAlarm+0x12c>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	22ca      	movs	r2, #202	; 0xca
 8005c86:	625a      	str	r2, [r3, #36]	; 0x24
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2253      	movs	r2, #83	; 0x53
 8005c8e:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c96:	d12f      	bne.n	8005cf8 <HAL_RTC_DeactivateAlarm+0xb8>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	689a      	ldr	r2, [r3, #8]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ca6:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cb6:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005cb8:	f7fb f964 	bl	8000f84 <HAL_GetTick>
 8005cbc:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8005cbe:	e013      	b.n	8005ce8 <HAL_RTC_DeactivateAlarm+0xa8>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005cc0:	f7fb f960 	bl	8000f84 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cce:	d90b      	bls.n	8005ce8 <HAL_RTC_DeactivateAlarm+0xa8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	22ff      	movs	r2, #255	; 0xff
 8005cd6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2203      	movs	r2, #3
 8005cdc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	e041      	b.n	8005d6c <HAL_RTC_DeactivateAlarm+0x12c>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0e4      	beq.n	8005cc0 <HAL_RTC_DeactivateAlarm+0x80>
 8005cf6:	e02e      	b.n	8005d56 <HAL_RTC_DeactivateAlarm+0x116>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689a      	ldr	r2, [r3, #8]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005d06:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689a      	ldr	r2, [r3, #8]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d16:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d18:	f7fb f934 	bl	8000f84 <HAL_GetTick>
 8005d1c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8005d1e:	e013      	b.n	8005d48 <HAL_RTC_DeactivateAlarm+0x108>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d20:	f7fb f930 	bl	8000f84 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d2e:	d90b      	bls.n	8005d48 <HAL_RTC_DeactivateAlarm+0x108>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	22ff      	movs	r2, #255	; 0xff
 8005d36:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2203      	movs	r2, #3
 8005d3c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e011      	b.n	8005d6c <HAL_RTC_DeactivateAlarm+0x12c>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d0e4      	beq.n	8005d20 <HAL_RTC_DeactivateAlarm+0xe0>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	22ff      	movs	r2, #255	; 0xff
 8005d5c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	0800d774 	.word	0x0800d774

08005d78 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d012      	beq.n	8005db4 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00b      	beq.n	8005db4 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f004 fec9 	bl	800ab34 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005db2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d012      	beq.n	8005de8 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00b      	beq.n	8005de8 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 f8a7 	bl	8005f24 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005de6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005de8:	4b05      	ldr	r3, [pc, #20]	; (8005e00 <HAL_RTC_AlarmIRQHandler+0x88>)
 8005dea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005dee:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	775a      	strb	r2, [r3, #29]
}
 8005df6:	bf00      	nop
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	40013c00 	.word	0x40013c00

08005e04 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68da      	ldr	r2, [r3, #12]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005e1e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005e20:	f7fb f8b0 	bl	8000f84 <HAL_GetTick>
 8005e24:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005e26:	e009      	b.n	8005e3c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005e28:	f7fb f8ac 	bl	8000f84 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e36:	d901      	bls.n	8005e3c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e007      	b.n	8005e4c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f003 0320 	and.w	r3, r3, #32
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0ee      	beq.n	8005e28 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3710      	adds	r7, #16
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d119      	bne.n	8005ea2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f04f 32ff 	mov.w	r2, #4294967295
 8005e76:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005e78:	f7fb f884 	bl	8000f84 <HAL_GetTick>
 8005e7c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005e7e:	e009      	b.n	8005e94 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005e80:	f7fb f880 	bl	8000f84 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e8e:	d901      	bls.n	8005e94 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e007      	b.n	8005ea4 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0ee      	beq.n	8005e80 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005eba:	e005      	b.n	8005ec8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005ec2:	79fb      	ldrb	r3, [r7, #7]
 8005ec4:	3b0a      	subs	r3, #10
 8005ec6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005ec8:	79fb      	ldrb	r3, [r7, #7]
 8005eca:	2b09      	cmp	r3, #9
 8005ecc:	d8f6      	bhi.n	8005ebc <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	79fb      	ldrb	r3, [r7, #7]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	b2db      	uxtb	r3, r3
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	4603      	mov	r3, r0
 8005ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	091b      	lsrs	r3, r3, #4
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	461a      	mov	r2, r3
 8005efe:	4613      	mov	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4413      	add	r3, r2
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005f08:	79fb      	ldrb	r3, [r7, #7]
 8005f0a:	f003 030f 	and.w	r3, r3, #15
 8005f0e:	b2da      	uxtb	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	4413      	add	r3, r2
 8005f16:	b2db      	uxtb	r3, r3
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3714      	adds	r7, #20
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8005f2c:	bf00      	nop
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e083      	b.n	8006052 <HAL_TIM_Base_Init+0x11a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a43      	ldr	r2, [pc, #268]	; (800605c <HAL_TIM_Base_Init+0x124>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d027      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f5c:	d022      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a3f      	ldr	r2, [pc, #252]	; (8006060 <HAL_TIM_Base_Init+0x128>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d01d      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a3d      	ldr	r2, [pc, #244]	; (8006064 <HAL_TIM_Base_Init+0x12c>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a3c      	ldr	r2, [pc, #240]	; (8006068 <HAL_TIM_Base_Init+0x130>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a3a      	ldr	r2, [pc, #232]	; (800606c <HAL_TIM_Base_Init+0x134>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00e      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a39      	ldr	r2, [pc, #228]	; (8006070 <HAL_TIM_Base_Init+0x138>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a37      	ldr	r2, [pc, #220]	; (8006074 <HAL_TIM_Base_Init+0x13c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_TIM_Base_Init+0x6c>
 8005f9a:	f44f 7189 	mov.w	r1, #274	; 0x112
 8005f9e:	4836      	ldr	r0, [pc, #216]	; (8006078 <HAL_TIM_Base_Init+0x140>)
 8005fa0:	f004 fe64 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d014      	beq.n	8005fd6 <HAL_TIM_Base_Init+0x9e>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	2b10      	cmp	r3, #16
 8005fb2:	d010      	beq.n	8005fd6 <HAL_TIM_Base_Init+0x9e>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	2b20      	cmp	r3, #32
 8005fba:	d00c      	beq.n	8005fd6 <HAL_TIM_Base_Init+0x9e>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	2b40      	cmp	r3, #64	; 0x40
 8005fc2:	d008      	beq.n	8005fd6 <HAL_TIM_Base_Init+0x9e>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b60      	cmp	r3, #96	; 0x60
 8005fca:	d004      	beq.n	8005fd6 <HAL_TIM_Base_Init+0x9e>
 8005fcc:	f240 1113 	movw	r1, #275	; 0x113
 8005fd0:	4829      	ldr	r0, [pc, #164]	; (8006078 <HAL_TIM_Base_Init+0x140>)
 8005fd2:	f004 fe4b 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00e      	beq.n	8005ffc <HAL_TIM_Base_Init+0xc4>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe6:	d009      	beq.n	8005ffc <HAL_TIM_Base_Init+0xc4>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ff0:	d004      	beq.n	8005ffc <HAL_TIM_Base_Init+0xc4>
 8005ff2:	f44f 718a 	mov.w	r1, #276	; 0x114
 8005ff6:	4820      	ldr	r0, [pc, #128]	; (8006078 <HAL_TIM_Base_Init+0x140>)
 8005ff8:	f004 fe38 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d008      	beq.n	8006016 <HAL_TIM_Base_Init+0xde>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	2b80      	cmp	r3, #128	; 0x80
 800600a:	d004      	beq.n	8006016 <HAL_TIM_Base_Init+0xde>
 800600c:	f240 1115 	movw	r1, #277	; 0x115
 8006010:	4819      	ldr	r0, [pc, #100]	; (8006078 <HAL_TIM_Base_Init+0x140>)
 8006012:	f004 fe2b 	bl	800ac6c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f004 fef0 	bl	800ae10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2202      	movs	r2, #2
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3304      	adds	r3, #4
 8006040:	4619      	mov	r1, r3
 8006042:	4610      	mov	r0, r2
 8006044:	f000 feec 	bl	8006e20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3708      	adds	r7, #8
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	40010000 	.word	0x40010000
 8006060:	40000400 	.word	0x40000400
 8006064:	40000800 	.word	0x40000800
 8006068:	40000c00 	.word	0x40000c00
 800606c:	40014000 	.word	0x40014000
 8006070:	40014400 	.word	0x40014400
 8006074:	40014800 	.word	0x40014800
 8006078:	0800d7ac 	.word	0x0800d7ac

0800607c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e083      	b.n	8006196 <HAL_TIM_PWM_Init+0x11a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a43      	ldr	r2, [pc, #268]	; (80061a0 <HAL_TIM_PWM_Init+0x124>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d027      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a0:	d022      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a3f      	ldr	r2, [pc, #252]	; (80061a4 <HAL_TIM_PWM_Init+0x128>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d01d      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a3d      	ldr	r2, [pc, #244]	; (80061a8 <HAL_TIM_PWM_Init+0x12c>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d018      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a3c      	ldr	r2, [pc, #240]	; (80061ac <HAL_TIM_PWM_Init+0x130>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d013      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a3a      	ldr	r2, [pc, #232]	; (80061b0 <HAL_TIM_PWM_Init+0x134>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d00e      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a39      	ldr	r2, [pc, #228]	; (80061b4 <HAL_TIM_PWM_Init+0x138>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d009      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a37      	ldr	r2, [pc, #220]	; (80061b8 <HAL_TIM_PWM_Init+0x13c>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d004      	beq.n	80060e8 <HAL_TIM_PWM_Init+0x6c>
 80060de:	f240 419b 	movw	r1, #1179	; 0x49b
 80060e2:	4836      	ldr	r0, [pc, #216]	; (80061bc <HAL_TIM_PWM_Init+0x140>)
 80060e4:	f004 fdc2 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d014      	beq.n	800611a <HAL_TIM_PWM_Init+0x9e>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	2b10      	cmp	r3, #16
 80060f6:	d010      	beq.n	800611a <HAL_TIM_PWM_Init+0x9e>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	d00c      	beq.n	800611a <HAL_TIM_PWM_Init+0x9e>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	2b40      	cmp	r3, #64	; 0x40
 8006106:	d008      	beq.n	800611a <HAL_TIM_PWM_Init+0x9e>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	2b60      	cmp	r3, #96	; 0x60
 800610e:	d004      	beq.n	800611a <HAL_TIM_PWM_Init+0x9e>
 8006110:	f240 419c 	movw	r1, #1180	; 0x49c
 8006114:	4829      	ldr	r0, [pc, #164]	; (80061bc <HAL_TIM_PWM_Init+0x140>)
 8006116:	f004 fda9 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00e      	beq.n	8006140 <HAL_TIM_PWM_Init+0xc4>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800612a:	d009      	beq.n	8006140 <HAL_TIM_PWM_Init+0xc4>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006134:	d004      	beq.n	8006140 <HAL_TIM_PWM_Init+0xc4>
 8006136:	f240 419d 	movw	r1, #1181	; 0x49d
 800613a:	4820      	ldr	r0, [pc, #128]	; (80061bc <HAL_TIM_PWM_Init+0x140>)
 800613c:	f004 fd96 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d008      	beq.n	800615a <HAL_TIM_PWM_Init+0xde>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	2b80      	cmp	r3, #128	; 0x80
 800614e:	d004      	beq.n	800615a <HAL_TIM_PWM_Init+0xde>
 8006150:	f240 419e 	movw	r1, #1182	; 0x49e
 8006154:	4819      	ldr	r0, [pc, #100]	; (80061bc <HAL_TIM_PWM_Init+0x140>)
 8006156:	f004 fd89 	bl	800ac6c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d106      	bne.n	8006174 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f826 	bl	80061c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2202      	movs	r2, #2
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	3304      	adds	r3, #4
 8006184:	4619      	mov	r1, r3
 8006186:	4610      	mov	r0, r2
 8006188:	f000 fe4a 	bl	8006e20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	3708      	adds	r7, #8
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	40010000 	.word	0x40010000
 80061a4:	40000400 	.word	0x40000400
 80061a8:	40000800 	.word	0x40000800
 80061ac:	40000c00 	.word	0x40000c00
 80061b0:	40014000 	.word	0x40014000
 80061b4:	40014400 	.word	0x40014400
 80061b8:	40014800 	.word	0x40014800
 80061bc:	0800d7ac 	.word	0x0800d7ac

080061c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a4e      	ldr	r2, [pc, #312]	; (800631c <HAL_TIM_PWM_Start+0x148>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d10b      	bne.n	8006200 <HAL_TIM_PWM_Start+0x2c>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d06c      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b04      	cmp	r3, #4
 80061f2:	d069      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b08      	cmp	r3, #8
 80061f8:	d066      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2b0c      	cmp	r3, #12
 80061fe:	d063      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006208:	d10b      	bne.n	8006222 <HAL_TIM_PWM_Start+0x4e>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d05b      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2b04      	cmp	r3, #4
 8006214:	d058      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	2b08      	cmp	r3, #8
 800621a:	d055      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	2b0c      	cmp	r3, #12
 8006220:	d052      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a3e      	ldr	r2, [pc, #248]	; (8006320 <HAL_TIM_PWM_Start+0x14c>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d10b      	bne.n	8006244 <HAL_TIM_PWM_Start+0x70>
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d04a      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b04      	cmp	r3, #4
 8006236:	d047      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2b08      	cmp	r3, #8
 800623c:	d044      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	2b0c      	cmp	r3, #12
 8006242:	d041      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a36      	ldr	r2, [pc, #216]	; (8006324 <HAL_TIM_PWM_Start+0x150>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d10b      	bne.n	8006266 <HAL_TIM_PWM_Start+0x92>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d039      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2b04      	cmp	r3, #4
 8006258:	d036      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b08      	cmp	r3, #8
 800625e:	d033      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	2b0c      	cmp	r3, #12
 8006264:	d030      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a2f      	ldr	r2, [pc, #188]	; (8006328 <HAL_TIM_PWM_Start+0x154>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d10b      	bne.n	8006288 <HAL_TIM_PWM_Start+0xb4>
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d028      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b04      	cmp	r3, #4
 800627a:	d025      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	2b08      	cmp	r3, #8
 8006280:	d022      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	2b0c      	cmp	r3, #12
 8006286:	d01f      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a27      	ldr	r2, [pc, #156]	; (800632c <HAL_TIM_PWM_Start+0x158>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d105      	bne.n	800629e <HAL_TIM_PWM_Start+0xca>
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d017      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	2b04      	cmp	r3, #4
 800629c:	d014      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a23      	ldr	r2, [pc, #140]	; (8006330 <HAL_TIM_PWM_Start+0x15c>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d102      	bne.n	80062ae <HAL_TIM_PWM_Start+0xda>
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00c      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a20      	ldr	r2, [pc, #128]	; (8006334 <HAL_TIM_PWM_Start+0x160>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d102      	bne.n	80062be <HAL_TIM_PWM_Start+0xea>
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d004      	beq.n	80062c8 <HAL_TIM_PWM_Start+0xf4>
 80062be:	f240 5113 	movw	r1, #1299	; 0x513
 80062c2:	481d      	ldr	r0, [pc, #116]	; (8006338 <HAL_TIM_PWM_Start+0x164>)
 80062c4:	f004 fcd2 	bl	800ac6c <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2201      	movs	r2, #1
 80062ce:	6839      	ldr	r1, [r7, #0]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f001 f8d5 	bl	8007480 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a10      	ldr	r2, [pc, #64]	; (800631c <HAL_TIM_PWM_Start+0x148>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d107      	bne.n	80062f0 <HAL_TIM_PWM_Start+0x11c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062ee:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	f003 0307 	and.w	r3, r3, #7
 80062fa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2b06      	cmp	r3, #6
 8006300:	d007      	beq.n	8006312 <HAL_TIM_PWM_Start+0x13e>
  {
    __HAL_TIM_ENABLE(htim);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f042 0201 	orr.w	r2, r2, #1
 8006310:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40010000 	.word	0x40010000
 8006320:	40000400 	.word	0x40000400
 8006324:	40000800 	.word	0x40000800
 8006328:	40000c00 	.word	0x40000c00
 800632c:	40014000 	.word	0x40014000
 8006330:	40014400 	.word	0x40014400
 8006334:	40014800 	.word	0x40014800
 8006338:	0800d7ac 	.word	0x0800d7ac

0800633c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a5c      	ldr	r2, [pc, #368]	; (80064bc <HAL_TIM_PWM_Stop+0x180>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d10b      	bne.n	8006368 <HAL_TIM_PWM_Stop+0x2c>
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d06c      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b04      	cmp	r3, #4
 800635a:	d069      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	2b08      	cmp	r3, #8
 8006360:	d066      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	2b0c      	cmp	r3, #12
 8006366:	d063      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006370:	d10b      	bne.n	800638a <HAL_TIM_PWM_Stop+0x4e>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d05b      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	2b04      	cmp	r3, #4
 800637c:	d058      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b08      	cmp	r3, #8
 8006382:	d055      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	2b0c      	cmp	r3, #12
 8006388:	d052      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a4c      	ldr	r2, [pc, #304]	; (80064c0 <HAL_TIM_PWM_Stop+0x184>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d10b      	bne.n	80063ac <HAL_TIM_PWM_Stop+0x70>
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d04a      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b04      	cmp	r3, #4
 800639e:	d047      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d044      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b0c      	cmp	r3, #12
 80063aa:	d041      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a44      	ldr	r2, [pc, #272]	; (80064c4 <HAL_TIM_PWM_Stop+0x188>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d10b      	bne.n	80063ce <HAL_TIM_PWM_Stop+0x92>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d039      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2b04      	cmp	r3, #4
 80063c0:	d036      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b08      	cmp	r3, #8
 80063c6:	d033      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	2b0c      	cmp	r3, #12
 80063cc:	d030      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a3d      	ldr	r2, [pc, #244]	; (80064c8 <HAL_TIM_PWM_Stop+0x18c>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d10b      	bne.n	80063f0 <HAL_TIM_PWM_Stop+0xb4>
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d028      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b04      	cmp	r3, #4
 80063e2:	d025      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	2b08      	cmp	r3, #8
 80063e8:	d022      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b0c      	cmp	r3, #12
 80063ee:	d01f      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a35      	ldr	r2, [pc, #212]	; (80064cc <HAL_TIM_PWM_Stop+0x190>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d105      	bne.n	8006406 <HAL_TIM_PWM_Stop+0xca>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d017      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b04      	cmp	r3, #4
 8006404:	d014      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a31      	ldr	r2, [pc, #196]	; (80064d0 <HAL_TIM_PWM_Stop+0x194>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d102      	bne.n	8006416 <HAL_TIM_PWM_Stop+0xda>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00c      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a2e      	ldr	r2, [pc, #184]	; (80064d4 <HAL_TIM_PWM_Stop+0x198>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d102      	bne.n	8006426 <HAL_TIM_PWM_Stop+0xea>
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d004      	beq.n	8006430 <HAL_TIM_PWM_Stop+0xf4>
 8006426:	f240 5137 	movw	r1, #1335	; 0x537
 800642a:	482b      	ldr	r0, [pc, #172]	; (80064d8 <HAL_TIM_PWM_Stop+0x19c>)
 800642c:	f004 fc1e 	bl	800ac6c <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2200      	movs	r2, #0
 8006436:	6839      	ldr	r1, [r7, #0]
 8006438:	4618      	mov	r0, r3
 800643a:	f001 f821 	bl	8007480 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a1e      	ldr	r2, [pc, #120]	; (80064bc <HAL_TIM_PWM_Stop+0x180>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d117      	bne.n	8006478 <HAL_TIM_PWM_Stop+0x13c>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6a1a      	ldr	r2, [r3, #32]
 800644e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006452:	4013      	ands	r3, r2
 8006454:	2b00      	cmp	r3, #0
 8006456:	d10f      	bne.n	8006478 <HAL_TIM_PWM_Stop+0x13c>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6a1a      	ldr	r2, [r3, #32]
 800645e:	f240 4344 	movw	r3, #1092	; 0x444
 8006462:	4013      	ands	r3, r2
 8006464:	2b00      	cmp	r3, #0
 8006466:	d107      	bne.n	8006478 <HAL_TIM_PWM_Stop+0x13c>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006476:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6a1a      	ldr	r2, [r3, #32]
 800647e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006482:	4013      	ands	r3, r2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10f      	bne.n	80064a8 <HAL_TIM_PWM_Stop+0x16c>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6a1a      	ldr	r2, [r3, #32]
 800648e:	f240 4344 	movw	r3, #1092	; 0x444
 8006492:	4013      	ands	r3, r2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d107      	bne.n	80064a8 <HAL_TIM_PWM_Stop+0x16c>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0201 	bic.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	40010000 	.word	0x40010000
 80064c0:	40000400 	.word	0x40000400
 80064c4:	40000800 	.word	0x40000800
 80064c8:	40000c00 	.word	0x40000c00
 80064cc:	40014000 	.word	0x40014000
 80064d0:	40014400 	.word	0x40014400
 80064d4:	40014800 	.word	0x40014800
 80064d8:	0800d7ac 	.word	0x0800d7ac

080064dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d010      	beq.n	8006510 <HAL_TIM_PWM_ConfigChannel+0x34>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2b04      	cmp	r3, #4
 80064f2:	d00d      	beq.n	8006510 <HAL_TIM_PWM_ConfigChannel+0x34>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b08      	cmp	r3, #8
 80064f8:	d00a      	beq.n	8006510 <HAL_TIM_PWM_ConfigChannel+0x34>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b0c      	cmp	r3, #12
 80064fe:	d007      	beq.n	8006510 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2b3c      	cmp	r3, #60	; 0x3c
 8006504:	d004      	beq.n	8006510 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006506:	f640 51ec 	movw	r1, #3564	; 0xdec
 800650a:	4895      	ldr	r0, [pc, #596]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800650c:	f004 fbae 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b60      	cmp	r3, #96	; 0x60
 8006516:	d008      	beq.n	800652a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b70      	cmp	r3, #112	; 0x70
 800651e:	d004      	beq.n	800652a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006520:	f640 51ed 	movw	r1, #3565	; 0xded
 8006524:	488e      	ldr	r0, [pc, #568]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006526:	f004 fba1 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d008      	beq.n	8006544 <HAL_TIM_PWM_ConfigChannel+0x68>
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	2b02      	cmp	r3, #2
 8006538:	d004      	beq.n	8006544 <HAL_TIM_PWM_ConfigChannel+0x68>
 800653a:	f640 51ee 	movw	r1, #3566	; 0xdee
 800653e:	4888      	ldr	r0, [pc, #544]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006540:	f004 fb94 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d008      	beq.n	800655e <HAL_TIM_PWM_ConfigChannel+0x82>
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	2b04      	cmp	r3, #4
 8006552:	d004      	beq.n	800655e <HAL_TIM_PWM_ConfigChannel+0x82>
 8006554:	f640 51ef 	movw	r1, #3567	; 0xdef
 8006558:	4881      	ldr	r0, [pc, #516]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800655a:	f004 fb87 	bl	800ac6c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006564:	2b01      	cmp	r3, #1
 8006566:	d101      	bne.n	800656c <HAL_TIM_PWM_ConfigChannel+0x90>
 8006568:	2302      	movs	r3, #2
 800656a:	e152      	b.n	8006812 <HAL_TIM_PWM_ConfigChannel+0x336>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2202      	movs	r2, #2
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b0c      	cmp	r3, #12
 8006580:	f200 813d 	bhi.w	80067fe <HAL_TIM_PWM_ConfigChannel+0x322>
 8006584:	a201      	add	r2, pc, #4	; (adr r2, 800658c <HAL_TIM_PWM_ConfigChannel+0xb0>)
 8006586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658a:	bf00      	nop
 800658c:	080065c1 	.word	0x080065c1
 8006590:	080067ff 	.word	0x080067ff
 8006594:	080067ff 	.word	0x080067ff
 8006598:	080067ff 	.word	0x080067ff
 800659c:	0800665b 	.word	0x0800665b
 80065a0:	080067ff 	.word	0x080067ff
 80065a4:	080067ff 	.word	0x080067ff
 80065a8:	080067ff 	.word	0x080067ff
 80065ac:	080066e3 	.word	0x080066e3
 80065b0:	080067ff 	.word	0x080067ff
 80065b4:	080067ff 	.word	0x080067ff
 80065b8:	080067ff 	.word	0x080067ff
 80065bc:	08006781 	.word	0x08006781
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a67      	ldr	r2, [pc, #412]	; (8006764 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d027      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065d2:	d022      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a63      	ldr	r2, [pc, #396]	; (8006768 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d01d      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a62      	ldr	r2, [pc, #392]	; (800676c <HAL_TIM_PWM_ConfigChannel+0x290>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d018      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a60      	ldr	r2, [pc, #384]	; (8006770 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d013      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a5f      	ldr	r2, [pc, #380]	; (8006774 <HAL_TIM_PWM_ConfigChannel+0x298>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d00e      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a5d      	ldr	r2, [pc, #372]	; (8006778 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d009      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a5c      	ldr	r2, [pc, #368]	; (800677c <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d004      	beq.n	800661a <HAL_TIM_PWM_ConfigChannel+0x13e>
 8006610:	f640 51fb 	movw	r1, #3579	; 0xdfb
 8006614:	4852      	ldr	r0, [pc, #328]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006616:	f004 fb29 	bl	800ac6c <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	4618      	mov	r0, r3
 8006622:	f000 fc7d 	bl	8006f20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	699a      	ldr	r2, [r3, #24]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0208 	orr.w	r2, r2, #8
 8006634:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	699a      	ldr	r2, [r3, #24]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f022 0204 	bic.w	r2, r2, #4
 8006644:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	6999      	ldr	r1, [r3, #24]
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	691a      	ldr	r2, [r3, #16]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	619a      	str	r2, [r3, #24]
      break;
 8006658:	e0d2      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a41      	ldr	r2, [pc, #260]	; (8006764 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d01d      	beq.n	80066a0 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800666c:	d018      	beq.n	80066a0 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a3d      	ldr	r2, [pc, #244]	; (8006768 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d013      	beq.n	80066a0 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a3b      	ldr	r2, [pc, #236]	; (800676c <HAL_TIM_PWM_ConfigChannel+0x290>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00e      	beq.n	80066a0 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a3a      	ldr	r2, [pc, #232]	; (8006770 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d009      	beq.n	80066a0 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a38      	ldr	r2, [pc, #224]	; (8006774 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d004      	beq.n	80066a0 <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8006696:	f640 610c 	movw	r1, #3596	; 0xe0c
 800669a:	4831      	ldr	r0, [pc, #196]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800669c:	f004 fae6 	bl	800ac6c <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68b9      	ldr	r1, [r7, #8]
 80066a6:	4618      	mov	r0, r3
 80066a8:	f000 fcca 	bl	8007040 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	699a      	ldr	r2, [r3, #24]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	699a      	ldr	r2, [r3, #24]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6999      	ldr	r1, [r3, #24]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	021a      	lsls	r2, r3, #8
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	430a      	orrs	r2, r1
 80066de:	619a      	str	r2, [r3, #24]
      break;
 80066e0:	e08e      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1f      	ldr	r2, [pc, #124]	; (8006764 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d018      	beq.n	800671e <HAL_TIM_PWM_ConfigChannel+0x242>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f4:	d013      	beq.n	800671e <HAL_TIM_PWM_ConfigChannel+0x242>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1b      	ldr	r2, [pc, #108]	; (8006768 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00e      	beq.n	800671e <HAL_TIM_PWM_ConfigChannel+0x242>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a19      	ldr	r2, [pc, #100]	; (800676c <HAL_TIM_PWM_ConfigChannel+0x290>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d009      	beq.n	800671e <HAL_TIM_PWM_ConfigChannel+0x242>
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a18      	ldr	r2, [pc, #96]	; (8006770 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d004      	beq.n	800671e <HAL_TIM_PWM_ConfigChannel+0x242>
 8006714:	f640 611d 	movw	r1, #3613	; 0xe1d
 8006718:	4811      	ldr	r0, [pc, #68]	; (8006760 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800671a:	f004 faa7 	bl	800ac6c <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68b9      	ldr	r1, [r7, #8]
 8006724:	4618      	mov	r0, r3
 8006726:	f000 fd1f 	bl	8007168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f042 0208 	orr.w	r2, r2, #8
 8006738:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	69da      	ldr	r2, [r3, #28]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f022 0204 	bic.w	r2, r2, #4
 8006748:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	69d9      	ldr	r1, [r3, #28]
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	691a      	ldr	r2, [r3, #16]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	61da      	str	r2, [r3, #28]
      break;
 800675c:	e050      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x324>
 800675e:	bf00      	nop
 8006760:	0800d7ac 	.word	0x0800d7ac
 8006764:	40010000 	.word	0x40010000
 8006768:	40000400 	.word	0x40000400
 800676c:	40000800 	.word	0x40000800
 8006770:	40000c00 	.word	0x40000c00
 8006774:	40014000 	.word	0x40014000
 8006778:	40014400 	.word	0x40014400
 800677c:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a25      	ldr	r2, [pc, #148]	; (800681c <HAL_TIM_PWM_ConfigChannel+0x340>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d018      	beq.n	80067bc <HAL_TIM_PWM_ConfigChannel+0x2e0>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006792:	d013      	beq.n	80067bc <HAL_TIM_PWM_ConfigChannel+0x2e0>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a21      	ldr	r2, [pc, #132]	; (8006820 <HAL_TIM_PWM_ConfigChannel+0x344>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d00e      	beq.n	80067bc <HAL_TIM_PWM_ConfigChannel+0x2e0>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a20      	ldr	r2, [pc, #128]	; (8006824 <HAL_TIM_PWM_ConfigChannel+0x348>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d009      	beq.n	80067bc <HAL_TIM_PWM_ConfigChannel+0x2e0>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a1e      	ldr	r2, [pc, #120]	; (8006828 <HAL_TIM_PWM_ConfigChannel+0x34c>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d004      	beq.n	80067bc <HAL_TIM_PWM_ConfigChannel+0x2e0>
 80067b2:	f640 612e 	movw	r1, #3630	; 0xe2e
 80067b6:	481d      	ldr	r0, [pc, #116]	; (800682c <HAL_TIM_PWM_ConfigChannel+0x350>)
 80067b8:	f004 fa58 	bl	800ac6c <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68b9      	ldr	r1, [r7, #8]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f000 fd64 	bl	8007290 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69da      	ldr	r2, [r3, #28]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067d6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69da      	ldr	r2, [r3, #28]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	69d9      	ldr	r1, [r3, #28]
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	021a      	lsls	r2, r3, #8
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	61da      	str	r2, [r3, #28]
      break;
 80067fc:	e000      	b.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      break;
 80067fe:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	40010000 	.word	0x40010000
 8006820:	40000400 	.word	0x40000400
 8006824:	40000800 	.word	0x40000800
 8006828:	40000c00 	.word	0x40000c00
 800682c:	0800d7ac 	.word	0x0800d7ac

08006830 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006840:	2b01      	cmp	r3, #1
 8006842:	d101      	bne.n	8006848 <HAL_TIM_ConfigClockSource+0x18>
 8006844:	2302      	movs	r3, #2
 8006846:	e2db      	b.n	8006e00 <HAL_TIM_ConfigClockSource+0x5d0>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006860:	d029      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800686a:	d024      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d020      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b10      	cmp	r3, #16
 800687a:	d01c      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2b20      	cmp	r3, #32
 8006882:	d018      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2b30      	cmp	r3, #48	; 0x30
 800688a:	d014      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b40      	cmp	r3, #64	; 0x40
 8006892:	d010      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2b50      	cmp	r3, #80	; 0x50
 800689a:	d00c      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b60      	cmp	r3, #96	; 0x60
 80068a2:	d008      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b70      	cmp	r3, #112	; 0x70
 80068aa:	d004      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x86>
 80068ac:	f241 118b 	movw	r1, #4491	; 0x118b
 80068b0:	4873      	ldr	r0, [pc, #460]	; (8006a80 <HAL_TIM_ConfigClockSource+0x250>)
 80068b2:	f004 f9db 	bl	800ac6c <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80068c4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068cc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2b40      	cmp	r3, #64	; 0x40
 80068dc:	f000 8204 	beq.w	8006ce8 <HAL_TIM_ConfigClockSource+0x4b8>
 80068e0:	2b40      	cmp	r3, #64	; 0x40
 80068e2:	d80f      	bhi.n	8006904 <HAL_TIM_ConfigClockSource+0xd4>
 80068e4:	2b10      	cmp	r3, #16
 80068e6:	f000 8255 	beq.w	8006d94 <HAL_TIM_ConfigClockSource+0x564>
 80068ea:	2b10      	cmp	r3, #16
 80068ec:	d803      	bhi.n	80068f6 <HAL_TIM_ConfigClockSource+0xc6>
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 8250 	beq.w	8006d94 <HAL_TIM_ConfigClockSource+0x564>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80068f4:	e27b      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 80068f6:	2b20      	cmp	r3, #32
 80068f8:	f000 824c 	beq.w	8006d94 <HAL_TIM_ConfigClockSource+0x564>
 80068fc:	2b30      	cmp	r3, #48	; 0x30
 80068fe:	f000 8249 	beq.w	8006d94 <HAL_TIM_ConfigClockSource+0x564>
      break;
 8006902:	e274      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 8006904:	2b70      	cmp	r3, #112	; 0x70
 8006906:	d046      	beq.n	8006996 <HAL_TIM_ConfigClockSource+0x166>
 8006908:	2b70      	cmp	r3, #112	; 0x70
 800690a:	d806      	bhi.n	800691a <HAL_TIM_ConfigClockSource+0xea>
 800690c:	2b50      	cmp	r3, #80	; 0x50
 800690e:	f000 8133 	beq.w	8006b78 <HAL_TIM_ConfigClockSource+0x348>
 8006912:	2b60      	cmp	r3, #96	; 0x60
 8006914:	f000 8186 	beq.w	8006c24 <HAL_TIM_ConfigClockSource+0x3f4>
      break;
 8006918:	e269      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 800691a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800691e:	d004      	beq.n	800692a <HAL_TIM_ConfigClockSource+0xfa>
 8006920:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006924:	f000 80bc 	beq.w	8006aa0 <HAL_TIM_ConfigClockSource+0x270>
      break;
 8006928:	e261      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a55      	ldr	r2, [pc, #340]	; (8006a84 <HAL_TIM_ConfigClockSource+0x254>)
 8006930:	4293      	cmp	r3, r2
 8006932:	f000 825b 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800693e:	f000 8255 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a50      	ldr	r2, [pc, #320]	; (8006a88 <HAL_TIM_ConfigClockSource+0x258>)
 8006948:	4293      	cmp	r3, r2
 800694a:	f000 824f 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a4e      	ldr	r2, [pc, #312]	; (8006a8c <HAL_TIM_ConfigClockSource+0x25c>)
 8006954:	4293      	cmp	r3, r2
 8006956:	f000 8249 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a4c      	ldr	r2, [pc, #304]	; (8006a90 <HAL_TIM_ConfigClockSource+0x260>)
 8006960:	4293      	cmp	r3, r2
 8006962:	f000 8243 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a4a      	ldr	r2, [pc, #296]	; (8006a94 <HAL_TIM_ConfigClockSource+0x264>)
 800696c:	4293      	cmp	r3, r2
 800696e:	f000 823d 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a48      	ldr	r2, [pc, #288]	; (8006a98 <HAL_TIM_ConfigClockSource+0x268>)
 8006978:	4293      	cmp	r3, r2
 800697a:	f000 8237 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a46      	ldr	r2, [pc, #280]	; (8006a9c <HAL_TIM_ConfigClockSource+0x26c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	f000 8231 	beq.w	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
 800698a:	f241 1197 	movw	r1, #4503	; 0x1197
 800698e:	483c      	ldr	r0, [pc, #240]	; (8006a80 <HAL_TIM_ConfigClockSource+0x250>)
 8006990:	f004 f96c 	bl	800ac6c <assert_failed>
      break;
 8006994:	e22a      	b.n	8006dec <HAL_TIM_ConfigClockSource+0x5bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a3a      	ldr	r2, [pc, #232]	; (8006a84 <HAL_TIM_ConfigClockSource+0x254>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d01d      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0x1ac>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069a8:	d018      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0x1ac>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a36      	ldr	r2, [pc, #216]	; (8006a88 <HAL_TIM_ConfigClockSource+0x258>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d013      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0x1ac>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a34      	ldr	r2, [pc, #208]	; (8006a8c <HAL_TIM_ConfigClockSource+0x25c>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d00e      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0x1ac>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a33      	ldr	r2, [pc, #204]	; (8006a90 <HAL_TIM_ConfigClockSource+0x260>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d009      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0x1ac>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a31      	ldr	r2, [pc, #196]	; (8006a94 <HAL_TIM_ConfigClockSource+0x264>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d004      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0x1ac>
 80069d2:	f241 119e 	movw	r1, #4510	; 0x119e
 80069d6:	482a      	ldr	r0, [pc, #168]	; (8006a80 <HAL_TIM_ConfigClockSource+0x250>)
 80069d8:	f004 f948 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d013      	beq.n	8006a0c <HAL_TIM_ConfigClockSource+0x1dc>
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ec:	d00e      	beq.n	8006a0c <HAL_TIM_ConfigClockSource+0x1dc>
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069f6:	d009      	beq.n	8006a0c <HAL_TIM_ConfigClockSource+0x1dc>
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006a00:	d004      	beq.n	8006a0c <HAL_TIM_ConfigClockSource+0x1dc>
 8006a02:	f241 11a1 	movw	r1, #4513	; 0x11a1
 8006a06:	481e      	ldr	r0, [pc, #120]	; (8006a80 <HAL_TIM_ConfigClockSource+0x250>)
 8006a08:	f004 f930 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a14:	d014      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x210>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d010      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x210>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d00c      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x210>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d008      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x210>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	2b0a      	cmp	r3, #10
 8006a34:	d004      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x210>
 8006a36:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8006a3a:	4811      	ldr	r0, [pc, #68]	; (8006a80 <HAL_TIM_ConfigClockSource+0x250>)
 8006a3c:	f004 f916 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	2b0f      	cmp	r3, #15
 8006a46:	d904      	bls.n	8006a52 <HAL_TIM_ConfigClockSource+0x222>
 8006a48:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8006a4c:	480c      	ldr	r0, [pc, #48]	; (8006a80 <HAL_TIM_ConfigClockSource+0x250>)
 8006a4e:	f004 f90d 	bl	800ac6c <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6818      	ldr	r0, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	6899      	ldr	r1, [r3, #8]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f000 fced 	bl	8007440 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a74:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	609a      	str	r2, [r3, #8]
      break;
 8006a7e:	e1b6      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
 8006a80:	0800d7ac 	.word	0x0800d7ac
 8006a84:	40010000 	.word	0x40010000
 8006a88:	40000400 	.word	0x40000400
 8006a8c:	40000800 	.word	0x40000800
 8006a90:	40000c00 	.word	0x40000c00
 8006a94:	40014000 	.word	0x40014000
 8006a98:	40014400 	.word	0x40014400
 8006a9c:	40014800 	.word	0x40014800
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a8a      	ldr	r2, [pc, #552]	; (8006cd0 <HAL_TIM_ConfigClockSource+0x4a0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d018      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x2ac>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ab2:	d013      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x2ac>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a86      	ldr	r2, [pc, #536]	; (8006cd4 <HAL_TIM_ConfigClockSource+0x4a4>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d00e      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x2ac>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a85      	ldr	r2, [pc, #532]	; (8006cd8 <HAL_TIM_ConfigClockSource+0x4a8>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d009      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x2ac>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a83      	ldr	r2, [pc, #524]	; (8006cdc <HAL_TIM_ConfigClockSource+0x4ac>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d004      	beq.n	8006adc <HAL_TIM_ConfigClockSource+0x2ac>
 8006ad2:	f241 11b6 	movw	r1, #4534	; 0x11b6
 8006ad6:	4882      	ldr	r0, [pc, #520]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006ad8:	f004 f8c8 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d013      	beq.n	8006b0c <HAL_TIM_ConfigClockSource+0x2dc>
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aec:	d00e      	beq.n	8006b0c <HAL_TIM_ConfigClockSource+0x2dc>
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006af6:	d009      	beq.n	8006b0c <HAL_TIM_ConfigClockSource+0x2dc>
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b00:	d004      	beq.n	8006b0c <HAL_TIM_ConfigClockSource+0x2dc>
 8006b02:	f241 11b9 	movw	r1, #4537	; 0x11b9
 8006b06:	4876      	ldr	r0, [pc, #472]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006b08:	f004 f8b0 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b14:	d014      	beq.n	8006b40 <HAL_TIM_ConfigClockSource+0x310>
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d010      	beq.n	8006b40 <HAL_TIM_ConfigClockSource+0x310>
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00c      	beq.n	8006b40 <HAL_TIM_ConfigClockSource+0x310>
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d008      	beq.n	8006b40 <HAL_TIM_ConfigClockSource+0x310>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b0a      	cmp	r3, #10
 8006b34:	d004      	beq.n	8006b40 <HAL_TIM_ConfigClockSource+0x310>
 8006b36:	f241 11ba 	movw	r1, #4538	; 0x11ba
 8006b3a:	4869      	ldr	r0, [pc, #420]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006b3c:	f004 f896 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	2b0f      	cmp	r3, #15
 8006b46:	d904      	bls.n	8006b52 <HAL_TIM_ConfigClockSource+0x322>
 8006b48:	f241 11bb 	movw	r1, #4539	; 0x11bb
 8006b4c:	4864      	ldr	r0, [pc, #400]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006b4e:	f004 f88d 	bl	800ac6c <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	6899      	ldr	r1, [r3, #8]
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	f000 fc6d 	bl	8007440 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	689a      	ldr	r2, [r3, #8]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b74:	609a      	str	r2, [r3, #8]
      break;
 8006b76:	e13a      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a54      	ldr	r2, [pc, #336]	; (8006cd0 <HAL_TIM_ConfigClockSource+0x4a0>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d01d      	beq.n	8006bbe <HAL_TIM_ConfigClockSource+0x38e>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b8a:	d018      	beq.n	8006bbe <HAL_TIM_ConfigClockSource+0x38e>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a50      	ldr	r2, [pc, #320]	; (8006cd4 <HAL_TIM_ConfigClockSource+0x4a4>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d013      	beq.n	8006bbe <HAL_TIM_ConfigClockSource+0x38e>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a4f      	ldr	r2, [pc, #316]	; (8006cd8 <HAL_TIM_ConfigClockSource+0x4a8>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d00e      	beq.n	8006bbe <HAL_TIM_ConfigClockSource+0x38e>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a4d      	ldr	r2, [pc, #308]	; (8006cdc <HAL_TIM_ConfigClockSource+0x4ac>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d009      	beq.n	8006bbe <HAL_TIM_ConfigClockSource+0x38e>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a4d      	ldr	r2, [pc, #308]	; (8006ce4 <HAL_TIM_ConfigClockSource+0x4b4>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d004      	beq.n	8006bbe <HAL_TIM_ConfigClockSource+0x38e>
 8006bb4:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8006bb8:	4849      	ldr	r0, [pc, #292]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006bba:	f004 f857 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bc6:	d014      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x3c2>
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d010      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x3c2>
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00c      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x3c2>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d008      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x3c2>
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	2b0a      	cmp	r3, #10
 8006be6:	d004      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x3c2>
 8006be8:	f241 11cd 	movw	r1, #4557	; 0x11cd
 8006bec:	483c      	ldr	r0, [pc, #240]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006bee:	f004 f83d 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	2b0f      	cmp	r3, #15
 8006bf8:	d904      	bls.n	8006c04 <HAL_TIM_ConfigClockSource+0x3d4>
 8006bfa:	f241 11ce 	movw	r1, #4558	; 0x11ce
 8006bfe:	4838      	ldr	r0, [pc, #224]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006c00:	f004 f834 	bl	800ac6c <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6818      	ldr	r0, [r3, #0]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	6859      	ldr	r1, [r3, #4]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	461a      	mov	r2, r3
 8006c12:	f000 fb9b 	bl	800734c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2150      	movs	r1, #80	; 0x50
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fbf4 	bl	800740a <TIM_ITRx_SetConfig>
      break;
 8006c22:	e0e4      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a29      	ldr	r2, [pc, #164]	; (8006cd0 <HAL_TIM_ConfigClockSource+0x4a0>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d01d      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x43a>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c36:	d018      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x43a>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a25      	ldr	r2, [pc, #148]	; (8006cd4 <HAL_TIM_ConfigClockSource+0x4a4>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d013      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x43a>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a24      	ldr	r2, [pc, #144]	; (8006cd8 <HAL_TIM_ConfigClockSource+0x4a8>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d00e      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x43a>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a22      	ldr	r2, [pc, #136]	; (8006cdc <HAL_TIM_ConfigClockSource+0x4ac>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d009      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x43a>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a22      	ldr	r2, [pc, #136]	; (8006ce4 <HAL_TIM_ConfigClockSource+0x4b4>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d004      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x43a>
 8006c60:	f241 11da 	movw	r1, #4570	; 0x11da
 8006c64:	481e      	ldr	r0, [pc, #120]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006c66:	f004 f801 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c72:	d014      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x46e>
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d010      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x46e>
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00c      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x46e>
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d008      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x46e>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	2b0a      	cmp	r3, #10
 8006c92:	d004      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0x46e>
 8006c94:	f241 11dd 	movw	r1, #4573	; 0x11dd
 8006c98:	4811      	ldr	r0, [pc, #68]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006c9a:	f003 ffe7 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	2b0f      	cmp	r3, #15
 8006ca4:	d904      	bls.n	8006cb0 <HAL_TIM_ConfigClockSource+0x480>
 8006ca6:	f241 11de 	movw	r1, #4574	; 0x11de
 8006caa:	480d      	ldr	r0, [pc, #52]	; (8006ce0 <HAL_TIM_ConfigClockSource+0x4b0>)
 8006cac:	f003 ffde 	bl	800ac6c <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6818      	ldr	r0, [r3, #0]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	6859      	ldr	r1, [r3, #4]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	f000 fb74 	bl	80073aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2160      	movs	r1, #96	; 0x60
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 fb9e 	bl	800740a <TIM_ITRx_SetConfig>
      break;
 8006cce:	e08e      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
 8006cd0:	40010000 	.word	0x40010000
 8006cd4:	40000400 	.word	0x40000400
 8006cd8:	40000800 	.word	0x40000800
 8006cdc:	40000c00 	.word	0x40000c00
 8006ce0:	0800d7ac 	.word	0x0800d7ac
 8006ce4:	40014000 	.word	0x40014000
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a46      	ldr	r2, [pc, #280]	; (8006e08 <HAL_TIM_ConfigClockSource+0x5d8>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d01d      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x4fe>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cfa:	d018      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x4fe>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a42      	ldr	r2, [pc, #264]	; (8006e0c <HAL_TIM_ConfigClockSource+0x5dc>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d013      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x4fe>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a41      	ldr	r2, [pc, #260]	; (8006e10 <HAL_TIM_ConfigClockSource+0x5e0>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d00e      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x4fe>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a3f      	ldr	r2, [pc, #252]	; (8006e14 <HAL_TIM_ConfigClockSource+0x5e4>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d009      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x4fe>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a3e      	ldr	r2, [pc, #248]	; (8006e18 <HAL_TIM_ConfigClockSource+0x5e8>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d004      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x4fe>
 8006d24:	f241 11ea 	movw	r1, #4586	; 0x11ea
 8006d28:	483c      	ldr	r0, [pc, #240]	; (8006e1c <HAL_TIM_ConfigClockSource+0x5ec>)
 8006d2a:	f003 ff9f 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d36:	d014      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x532>
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d010      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x532>
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00c      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x532>
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d008      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x532>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2b0a      	cmp	r3, #10
 8006d56:	d004      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x532>
 8006d58:	f241 11ed 	movw	r1, #4589	; 0x11ed
 8006d5c:	482f      	ldr	r0, [pc, #188]	; (8006e1c <HAL_TIM_ConfigClockSource+0x5ec>)
 8006d5e:	f003 ff85 	bl	800ac6c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	2b0f      	cmp	r3, #15
 8006d68:	d904      	bls.n	8006d74 <HAL_TIM_ConfigClockSource+0x544>
 8006d6a:	f241 11ee 	movw	r1, #4590	; 0x11ee
 8006d6e:	482b      	ldr	r0, [pc, #172]	; (8006e1c <HAL_TIM_ConfigClockSource+0x5ec>)
 8006d70:	f003 ff7c 	bl	800ac6c <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	6859      	ldr	r1, [r3, #4]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	461a      	mov	r2, r3
 8006d82:	f000 fae3 	bl	800734c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2140      	movs	r1, #64	; 0x40
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f000 fb3c 	bl	800740a <TIM_ITRx_SetConfig>
      break;
 8006d92:	e02c      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a1b      	ldr	r2, [pc, #108]	; (8006e08 <HAL_TIM_ConfigClockSource+0x5d8>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d01d      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x5aa>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006da6:	d018      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x5aa>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a17      	ldr	r2, [pc, #92]	; (8006e0c <HAL_TIM_ConfigClockSource+0x5dc>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d013      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x5aa>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a16      	ldr	r2, [pc, #88]	; (8006e10 <HAL_TIM_ConfigClockSource+0x5e0>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d00e      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x5aa>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a14      	ldr	r2, [pc, #80]	; (8006e14 <HAL_TIM_ConfigClockSource+0x5e4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d009      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x5aa>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a13      	ldr	r2, [pc, #76]	; (8006e18 <HAL_TIM_ConfigClockSource+0x5e8>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d004      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0x5aa>
 8006dd0:	f241 11fd 	movw	r1, #4605	; 0x11fd
 8006dd4:	4811      	ldr	r0, [pc, #68]	; (8006e1c <HAL_TIM_ConfigClockSource+0x5ec>)
 8006dd6:	f003 ff49 	bl	800ac6c <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4619      	mov	r1, r3
 8006de4:	4610      	mov	r0, r2
 8006de6:	f000 fb10 	bl	800740a <TIM_ITRx_SetConfig>
      break;
 8006dea:	e000      	b.n	8006dee <HAL_TIM_ConfigClockSource+0x5be>
      break;
 8006dec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	40010000 	.word	0x40010000
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800
 8006e14:	40000c00 	.word	0x40000c00
 8006e18:	40014000 	.word	0x40014000
 8006e1c:	0800d7ac 	.word	0x0800d7ac

08006e20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a34      	ldr	r2, [pc, #208]	; (8006f04 <TIM_Base_SetConfig+0xe4>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d00f      	beq.n	8006e58 <TIM_Base_SetConfig+0x38>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e3e:	d00b      	beq.n	8006e58 <TIM_Base_SetConfig+0x38>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a31      	ldr	r2, [pc, #196]	; (8006f08 <TIM_Base_SetConfig+0xe8>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d007      	beq.n	8006e58 <TIM_Base_SetConfig+0x38>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a30      	ldr	r2, [pc, #192]	; (8006f0c <TIM_Base_SetConfig+0xec>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d003      	beq.n	8006e58 <TIM_Base_SetConfig+0x38>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a2f      	ldr	r2, [pc, #188]	; (8006f10 <TIM_Base_SetConfig+0xf0>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d108      	bne.n	8006e6a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a25      	ldr	r2, [pc, #148]	; (8006f04 <TIM_Base_SetConfig+0xe4>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d01b      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e78:	d017      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a22      	ldr	r2, [pc, #136]	; (8006f08 <TIM_Base_SetConfig+0xe8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d013      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a21      	ldr	r2, [pc, #132]	; (8006f0c <TIM_Base_SetConfig+0xec>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d00f      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a20      	ldr	r2, [pc, #128]	; (8006f10 <TIM_Base_SetConfig+0xf0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d00b      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a1f      	ldr	r2, [pc, #124]	; (8006f14 <TIM_Base_SetConfig+0xf4>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d007      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a1e      	ldr	r2, [pc, #120]	; (8006f18 <TIM_Base_SetConfig+0xf8>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d003      	beq.n	8006eaa <TIM_Base_SetConfig+0x8a>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a1d      	ldr	r2, [pc, #116]	; (8006f1c <TIM_Base_SetConfig+0xfc>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d108      	bne.n	8006ebc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	68fa      	ldr	r2, [r7, #12]
 8006ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	689a      	ldr	r2, [r3, #8]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a08      	ldr	r2, [pc, #32]	; (8006f04 <TIM_Base_SetConfig+0xe4>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d103      	bne.n	8006ef0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	691a      	ldr	r2, [r3, #16]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	615a      	str	r2, [r3, #20]
}
 8006ef6:	bf00      	nop
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	40010000 	.word	0x40010000
 8006f08:	40000400 	.word	0x40000400
 8006f0c:	40000800 	.word	0x40000800
 8006f10:	40000c00 	.word	0x40000c00
 8006f14:	40014000 	.word	0x40014000
 8006f18:	40014400 	.word	0x40014400
 8006f1c:	40014800 	.word	0x40014800

08006f20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	f023 0201 	bic.w	r2, r3, #1
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f023 0303 	bic.w	r3, r3, #3
 8006f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f023 0302 	bic.w	r3, r3, #2
 8006f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a30      	ldr	r2, [pc, #192]	; (8007038 <TIM_OC1_SetConfig+0x118>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d119      	bne.n	8006fb0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d008      	beq.n	8006f96 <TIM_OC1_SetConfig+0x76>
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d004      	beq.n	8006f96 <TIM_OC1_SetConfig+0x76>
 8006f8c:	f241 7102 	movw	r1, #5890	; 0x1702
 8006f90:	482a      	ldr	r0, [pc, #168]	; (800703c <TIM_OC1_SetConfig+0x11c>)
 8006f92:	f003 fe6b 	bl	800ac6c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f023 0308 	bic.w	r3, r3, #8
 8006f9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	f023 0304 	bic.w	r3, r3, #4
 8006fae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a21      	ldr	r2, [pc, #132]	; (8007038 <TIM_OC1_SetConfig+0x118>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d12d      	bne.n	8007014 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fc0:	d008      	beq.n	8006fd4 <TIM_OC1_SetConfig+0xb4>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	699b      	ldr	r3, [r3, #24]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d004      	beq.n	8006fd4 <TIM_OC1_SetConfig+0xb4>
 8006fca:	f241 710f 	movw	r1, #5903	; 0x170f
 8006fce:	481b      	ldr	r0, [pc, #108]	; (800703c <TIM_OC1_SetConfig+0x11c>)
 8006fd0:	f003 fe4c 	bl	800ac6c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fdc:	d008      	beq.n	8006ff0 <TIM_OC1_SetConfig+0xd0>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d004      	beq.n	8006ff0 <TIM_OC1_SetConfig+0xd0>
 8006fe6:	f241 7110 	movw	r1, #5904	; 0x1710
 8006fea:	4814      	ldr	r0, [pc, #80]	; (800703c <TIM_OC1_SetConfig+0x11c>)
 8006fec:	f003 fe3e 	bl	800ac6c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ff6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	4313      	orrs	r3, r2
 8007008:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	621a      	str	r2, [r3, #32]
}
 800702e:	bf00      	nop
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	40010000 	.word	0x40010000
 800703c:	0800d7ac 	.word	0x0800d7ac

08007040 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b086      	sub	sp, #24
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	f023 0210 	bic.w	r2, r3, #16
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	699b      	ldr	r3, [r3, #24]
 8007066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800706e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	021b      	lsls	r3, r3, #8
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	4313      	orrs	r3, r2
 8007082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	f023 0320 	bic.w	r3, r3, #32
 800708a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	4313      	orrs	r3, r2
 8007096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a31      	ldr	r2, [pc, #196]	; (8007160 <TIM_OC2_SetConfig+0x120>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d11a      	bne.n	80070d6 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d008      	beq.n	80070ba <TIM_OC2_SetConfig+0x7a>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	2b08      	cmp	r3, #8
 80070ae:	d004      	beq.n	80070ba <TIM_OC2_SetConfig+0x7a>
 80070b0:	f241 714d 	movw	r1, #5965	; 0x174d
 80070b4:	482b      	ldr	r0, [pc, #172]	; (8007164 <TIM_OC2_SetConfig+0x124>)
 80070b6:	f003 fdd9 	bl	800ac6c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	011b      	lsls	r3, r3, #4
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070d4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a21      	ldr	r2, [pc, #132]	; (8007160 <TIM_OC2_SetConfig+0x120>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d12f      	bne.n	800713e <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070e6:	d008      	beq.n	80070fa <TIM_OC2_SetConfig+0xba>
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d004      	beq.n	80070fa <TIM_OC2_SetConfig+0xba>
 80070f0:	f241 715b 	movw	r1, #5979	; 0x175b
 80070f4:	481b      	ldr	r0, [pc, #108]	; (8007164 <TIM_OC2_SetConfig+0x124>)
 80070f6:	f003 fdb9 	bl	800ac6c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007102:	d008      	beq.n	8007116 <TIM_OC2_SetConfig+0xd6>
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	695b      	ldr	r3, [r3, #20]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d004      	beq.n	8007116 <TIM_OC2_SetConfig+0xd6>
 800710c:	f241 715c 	movw	r1, #5980	; 0x175c
 8007110:	4814      	ldr	r0, [pc, #80]	; (8007164 <TIM_OC2_SetConfig+0x124>)
 8007112:	f003 fdab 	bl	800ac6c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800711c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007124:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	695b      	ldr	r3, [r3, #20]
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	693a      	ldr	r2, [r7, #16]
 800712e:	4313      	orrs	r3, r2
 8007130:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	4313      	orrs	r3, r2
 800713c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	685a      	ldr	r2, [r3, #4]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	621a      	str	r2, [r3, #32]
}
 8007158:	bf00      	nop
 800715a:	3718      	adds	r7, #24
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40010000 	.word	0x40010000
 8007164:	0800d7ac 	.word	0x0800d7ac

08007168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b086      	sub	sp, #24
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a1b      	ldr	r3, [r3, #32]
 8007182:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	69db      	ldr	r3, [r3, #28]
 800718e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f023 0303 	bic.w	r3, r3, #3
 800719e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	021b      	lsls	r3, r3, #8
 80071b8:	697a      	ldr	r2, [r7, #20]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a31      	ldr	r2, [pc, #196]	; (8007288 <TIM_OC3_SetConfig+0x120>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d11a      	bne.n	80071fc <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d008      	beq.n	80071e0 <TIM_OC3_SetConfig+0x78>
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	2b08      	cmp	r3, #8
 80071d4:	d004      	beq.n	80071e0 <TIM_OC3_SetConfig+0x78>
 80071d6:	f241 7198 	movw	r1, #6040	; 0x1798
 80071da:	482c      	ldr	r0, [pc, #176]	; (800728c <TIM_OC3_SetConfig+0x124>)
 80071dc:	f003 fd46 	bl	800ac6c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	021b      	lsls	r3, r3, #8
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a22      	ldr	r2, [pc, #136]	; (8007288 <TIM_OC3_SetConfig+0x120>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d12f      	bne.n	8007264 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800720c:	d008      	beq.n	8007220 <TIM_OC3_SetConfig+0xb8>
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d004      	beq.n	8007220 <TIM_OC3_SetConfig+0xb8>
 8007216:	f241 71a5 	movw	r1, #6053	; 0x17a5
 800721a:	481c      	ldr	r0, [pc, #112]	; (800728c <TIM_OC3_SetConfig+0x124>)
 800721c:	f003 fd26 	bl	800ac6c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007228:	d008      	beq.n	800723c <TIM_OC3_SetConfig+0xd4>
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d004      	beq.n	800723c <TIM_OC3_SetConfig+0xd4>
 8007232:	f241 71a6 	movw	r1, #6054	; 0x17a6
 8007236:	4815      	ldr	r0, [pc, #84]	; (800728c <TIM_OC3_SetConfig+0x124>)
 8007238:	f003 fd18 	bl	800ac6c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800724a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	695b      	ldr	r3, [r3, #20]
 8007250:	011b      	lsls	r3, r3, #4
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	4313      	orrs	r3, r2
 8007256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	011b      	lsls	r3, r3, #4
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	685a      	ldr	r2, [r3, #4]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	621a      	str	r2, [r3, #32]
}
 800727e:	bf00      	nop
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	40010000 	.word	0x40010000
 800728c:	0800d7ac 	.word	0x0800d7ac

08007290 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	021b      	lsls	r3, r3, #8
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	031b      	lsls	r3, r3, #12
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a16      	ldr	r2, [pc, #88]	; (8007344 <TIM_OC4_SetConfig+0xb4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d117      	bne.n	8007320 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	695b      	ldr	r3, [r3, #20]
 80072f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072f8:	d008      	beq.n	800730c <TIM_OC4_SetConfig+0x7c>
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d004      	beq.n	800730c <TIM_OC4_SetConfig+0x7c>
 8007302:	f241 71e4 	movw	r1, #6116	; 0x17e4
 8007306:	4810      	ldr	r0, [pc, #64]	; (8007348 <TIM_OC4_SetConfig+0xb8>)
 8007308:	f003 fcb0 	bl	800ac6c <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007312:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	019b      	lsls	r3, r3, #6
 800731a:	697a      	ldr	r2, [r7, #20]
 800731c:	4313      	orrs	r3, r2
 800731e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	685a      	ldr	r2, [r3, #4]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	621a      	str	r2, [r3, #32]
}
 800733a:	bf00      	nop
 800733c:	3718      	adds	r7, #24
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	40010000 	.word	0x40010000
 8007348:	0800d7ac 	.word	0x0800d7ac

0800734c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800734c:	b480      	push	{r7}
 800734e:	b087      	sub	sp, #28
 8007350:	af00      	add	r7, sp, #0
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	60b9      	str	r1, [r7, #8]
 8007356:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6a1b      	ldr	r3, [r3, #32]
 800735c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6a1b      	ldr	r3, [r3, #32]
 8007362:	f023 0201 	bic.w	r2, r3, #1
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007376:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	011b      	lsls	r3, r3, #4
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	4313      	orrs	r3, r2
 8007380:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	f023 030a 	bic.w	r3, r3, #10
 8007388:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	4313      	orrs	r3, r2
 8007390:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	697a      	ldr	r2, [r7, #20]
 800739c:	621a      	str	r2, [r3, #32]
}
 800739e:	bf00      	nop
 80073a0:	371c      	adds	r7, #28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b087      	sub	sp, #28
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	60f8      	str	r0, [r7, #12]
 80073b2:	60b9      	str	r1, [r7, #8]
 80073b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	f023 0210 	bic.w	r2, r3, #16
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6a1b      	ldr	r3, [r3, #32]
 80073cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	031b      	lsls	r3, r3, #12
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	4313      	orrs	r3, r2
 80073de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	011b      	lsls	r3, r3, #4
 80073ec:	693a      	ldr	r2, [r7, #16]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	621a      	str	r2, [r3, #32]
}
 80073fe:	bf00      	nop
 8007400:	371c      	adds	r7, #28
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800740a:	b480      	push	{r7}
 800740c:	b085      	sub	sp, #20
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007420:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007422:	683a      	ldr	r2, [r7, #0]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	4313      	orrs	r3, r2
 8007428:	f043 0307 	orr.w	r3, r3, #7
 800742c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	609a      	str	r2, [r3, #8]
}
 8007434:	bf00      	nop
 8007436:	3714      	adds	r7, #20
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007440:	b480      	push	{r7}
 8007442:	b087      	sub	sp, #28
 8007444:	af00      	add	r7, sp, #0
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	607a      	str	r2, [r7, #4]
 800744c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800745a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	021a      	lsls	r2, r3, #8
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	431a      	orrs	r2, r3
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	4313      	orrs	r3, r2
 8007468:	697a      	ldr	r2, [r7, #20]
 800746a:	4313      	orrs	r3, r2
 800746c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	609a      	str	r2, [r3, #8]
}
 8007474:	bf00      	nop
 8007476:	371c      	adds	r7, #28
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	4a2a      	ldr	r2, [pc, #168]	; (8007538 <TIM_CCxChannelCmd+0xb8>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d020      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800749a:	d01c      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4a27      	ldr	r2, [pc, #156]	; (800753c <TIM_CCxChannelCmd+0xbc>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d018      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	4a26      	ldr	r2, [pc, #152]	; (8007540 <TIM_CCxChannelCmd+0xc0>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d014      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	4a25      	ldr	r2, [pc, #148]	; (8007544 <TIM_CCxChannelCmd+0xc4>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d010      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	4a24      	ldr	r2, [pc, #144]	; (8007548 <TIM_CCxChannelCmd+0xc8>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d00c      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	4a23      	ldr	r2, [pc, #140]	; (800754c <TIM_CCxChannelCmd+0xcc>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d008      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	4a22      	ldr	r2, [pc, #136]	; (8007550 <TIM_CCxChannelCmd+0xd0>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d004      	beq.n	80074d6 <TIM_CCxChannelCmd+0x56>
 80074cc:	f641 11cc 	movw	r1, #6604	; 0x19cc
 80074d0:	4820      	ldr	r0, [pc, #128]	; (8007554 <TIM_CCxChannelCmd+0xd4>)
 80074d2:	f003 fbcb 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d010      	beq.n	80074fe <TIM_CCxChannelCmd+0x7e>
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2b04      	cmp	r3, #4
 80074e0:	d00d      	beq.n	80074fe <TIM_CCxChannelCmd+0x7e>
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	2b08      	cmp	r3, #8
 80074e6:	d00a      	beq.n	80074fe <TIM_CCxChannelCmd+0x7e>
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b0c      	cmp	r3, #12
 80074ec:	d007      	beq.n	80074fe <TIM_CCxChannelCmd+0x7e>
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	2b3c      	cmp	r3, #60	; 0x3c
 80074f2:	d004      	beq.n	80074fe <TIM_CCxChannelCmd+0x7e>
 80074f4:	f641 11cd 	movw	r1, #6605	; 0x19cd
 80074f8:	4816      	ldr	r0, [pc, #88]	; (8007554 <TIM_CCxChannelCmd+0xd4>)
 80074fa:	f003 fbb7 	bl	800ac6c <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f003 031f 	and.w	r3, r3, #31
 8007504:	2201      	movs	r2, #1
 8007506:	fa02 f303 	lsl.w	r3, r2, r3
 800750a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a1a      	ldr	r2, [r3, #32]
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	43db      	mvns	r3, r3
 8007514:	401a      	ands	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6a1a      	ldr	r2, [r3, #32]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	f003 031f 	and.w	r3, r3, #31
 8007524:	6879      	ldr	r1, [r7, #4]
 8007526:	fa01 f303 	lsl.w	r3, r1, r3
 800752a:	431a      	orrs	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	621a      	str	r2, [r3, #32]
}
 8007530:	bf00      	nop
 8007532:	3718      	adds	r7, #24
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	40010000 	.word	0x40010000
 800753c:	40000400 	.word	0x40000400
 8007540:	40000800 	.word	0x40000800
 8007544:	40000c00 	.word	0x40000c00
 8007548:	40014000 	.word	0x40014000
 800754c:	40014400 	.word	0x40014400
 8007550:	40014800 	.word	0x40014800
 8007554:	0800d7ac 	.word	0x0800d7ac

08007558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a55      	ldr	r2, [pc, #340]	; (80076bc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d018      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007574:	d013      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a51      	ldr	r2, [pc, #324]	; (80076c0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d00e      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a4f      	ldr	r2, [pc, #316]	; (80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d009      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a4e      	ldr	r2, [pc, #312]	; (80076c8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d004      	beq.n	800759e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8007594:	f240 6164 	movw	r1, #1636	; 0x664
 8007598:	484c      	ldr	r0, [pc, #304]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800759a:	f003 fb67 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d020      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2b10      	cmp	r3, #16
 80075ac:	d01c      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	2b20      	cmp	r3, #32
 80075b4:	d018      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2b30      	cmp	r3, #48	; 0x30
 80075bc:	d014      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b40      	cmp	r3, #64	; 0x40
 80075c4:	d010      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b50      	cmp	r3, #80	; 0x50
 80075cc:	d00c      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2b60      	cmp	r3, #96	; 0x60
 80075d4:	d008      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2b70      	cmp	r3, #112	; 0x70
 80075dc:	d004      	beq.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80075de:	f240 6165 	movw	r1, #1637	; 0x665
 80075e2:	483a      	ldr	r0, [pc, #232]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80075e4:	f003 fb42 	bl	800ac6c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	2b80      	cmp	r3, #128	; 0x80
 80075ee:	d008      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d004      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80075f8:	f240 6166 	movw	r1, #1638	; 0x666
 80075fc:	4833      	ldr	r0, [pc, #204]	; (80076cc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80075fe:	f003 fb35 	bl	800ac6c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007608:	2b01      	cmp	r3, #1
 800760a:	d101      	bne.n	8007610 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800760c:	2302      	movs	r3, #2
 800760e:	e050      	b.n	80076b2 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2202      	movs	r2, #2
 800761c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007636:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	4313      	orrs	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	68fa      	ldr	r2, [r7, #12]
 8007648:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a1b      	ldr	r2, [pc, #108]	; (80076bc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d018      	beq.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800765c:	d013      	beq.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a17      	ldr	r2, [pc, #92]	; (80076c0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d00e      	beq.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a15      	ldr	r2, [pc, #84]	; (80076c4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d009      	beq.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a14      	ldr	r2, [pc, #80]	; (80076c8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d004      	beq.n	8007686 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a13      	ldr	r2, [pc, #76]	; (80076d0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d10c      	bne.n	80076a0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800768c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	4313      	orrs	r3, r2
 8007696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	40010000 	.word	0x40010000
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	0800d7e4 	.word	0x0800d7e4
 80076d0:	40014000 	.word	0x40014000

080076d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e0a0      	b.n	8007828 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d02c      	beq.n	8007748 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a4f      	ldr	r2, [pc, #316]	; (8007830 <HAL_UART_Init+0x15c>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d00e      	beq.n	8007716 <HAL_UART_Init+0x42>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a4d      	ldr	r2, [pc, #308]	; (8007834 <HAL_UART_Init+0x160>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d009      	beq.n	8007716 <HAL_UART_Init+0x42>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a4c      	ldr	r2, [pc, #304]	; (8007838 <HAL_UART_Init+0x164>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d004      	beq.n	8007716 <HAL_UART_Init+0x42>
 800770c:	f240 114b 	movw	r1, #331	; 0x14b
 8007710:	484a      	ldr	r0, [pc, #296]	; (800783c <HAL_UART_Init+0x168>)
 8007712:	f003 faab 	bl	800ac6c <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	699b      	ldr	r3, [r3, #24]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d028      	beq.n	8007770 <HAL_UART_Init+0x9c>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007726:	d023      	beq.n	8007770 <HAL_UART_Init+0x9c>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007730:	d01e      	beq.n	8007770 <HAL_UART_Init+0x9c>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	699b      	ldr	r3, [r3, #24]
 8007736:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800773a:	d019      	beq.n	8007770 <HAL_UART_Init+0x9c>
 800773c:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8007740:	483e      	ldr	r0, [pc, #248]	; (800783c <HAL_UART_Init+0x168>)
 8007742:	f003 fa93 	bl	800ac6c <assert_failed>
 8007746:	e013      	b.n	8007770 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a38      	ldr	r2, [pc, #224]	; (8007830 <HAL_UART_Init+0x15c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d00e      	beq.n	8007770 <HAL_UART_Init+0x9c>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a37      	ldr	r2, [pc, #220]	; (8007834 <HAL_UART_Init+0x160>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d009      	beq.n	8007770 <HAL_UART_Init+0x9c>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a35      	ldr	r2, [pc, #212]	; (8007838 <HAL_UART_Init+0x164>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d004      	beq.n	8007770 <HAL_UART_Init+0x9c>
 8007766:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800776a:	4834      	ldr	r0, [pc, #208]	; (800783c <HAL_UART_Init+0x168>)
 800776c:	f003 fa7e 	bl	800ac6c <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d009      	beq.n	800778c <HAL_UART_Init+0xb8>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007780:	d004      	beq.n	800778c <HAL_UART_Init+0xb8>
 8007782:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8007786:	482d      	ldr	r0, [pc, #180]	; (800783c <HAL_UART_Init+0x168>)
 8007788:	f003 fa70 	bl	800ac6c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	69db      	ldr	r3, [r3, #28]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d009      	beq.n	80077a8 <HAL_UART_Init+0xd4>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	69db      	ldr	r3, [r3, #28]
 8007798:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800779c:	d004      	beq.n	80077a8 <HAL_UART_Init+0xd4>
 800779e:	f240 1153 	movw	r1, #339	; 0x153
 80077a2:	4826      	ldr	r0, [pc, #152]	; (800783c <HAL_UART_Init+0x168>)
 80077a4:	f003 fa62 	bl	800ac6c <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d106      	bne.n	80077c2 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f003 fb83 	bl	800aec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2224      	movs	r2, #36	; 0x24
 80077c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68da      	ldr	r2, [r3, #12]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077d8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 fc34 	bl	8008048 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	691a      	ldr	r2, [r3, #16]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80077ee:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	695a      	ldr	r2, [r3, #20]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80077fe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68da      	ldr	r2, [r3, #12]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800780e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2220      	movs	r2, #32
 800781a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2220      	movs	r2, #32
 8007822:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007826:	2300      	movs	r3, #0
}
 8007828:	4618      	mov	r0, r3
 800782a:	3708      	adds	r7, #8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	40011000 	.word	0x40011000
 8007834:	40004400 	.word	0x40004400
 8007838:	40011400 	.word	0x40011400
 800783c:	0800d820 	.word	0x0800d820

08007840 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b086      	sub	sp, #24
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	4613      	mov	r3, r2
 800784c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b20      	cmp	r3, #32
 8007858:	d153      	bne.n	8007902 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d002      	beq.n	8007866 <HAL_UART_Transmit_DMA+0x26>
 8007860:	88fb      	ldrh	r3, [r7, #6]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d101      	bne.n	800786a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e04c      	b.n	8007904 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007870:	2b01      	cmp	r3, #1
 8007872:	d101      	bne.n	8007878 <HAL_UART_Transmit_DMA+0x38>
 8007874:	2302      	movs	r3, #2
 8007876:	e045      	b.n	8007904 <HAL_UART_Transmit_DMA+0xc4>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007880:	68ba      	ldr	r2, [r7, #8]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	88fa      	ldrh	r2, [r7, #6]
 800788a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	88fa      	ldrh	r2, [r7, #6]
 8007890:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2221      	movs	r2, #33	; 0x21
 800789c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a4:	4a19      	ldr	r2, [pc, #100]	; (800790c <HAL_UART_Transmit_DMA+0xcc>)
 80078a6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ac:	4a18      	ldr	r2, [pc, #96]	; (8007910 <HAL_UART_Transmit_DMA+0xd0>)
 80078ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b4:	4a17      	ldr	r2, [pc, #92]	; (8007914 <HAL_UART_Transmit_DMA+0xd4>)
 80078b6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078bc:	2200      	movs	r2, #0
 80078be:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80078c0:	f107 0308 	add.w	r3, r7, #8
 80078c4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	6819      	ldr	r1, [r3, #0]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	3304      	adds	r3, #4
 80078d4:	461a      	mov	r2, r3
 80078d6:	88fb      	ldrh	r3, [r7, #6]
 80078d8:	f7f9 ff5c 	bl	8001794 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078e4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	695a      	ldr	r2, [r3, #20]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80078fc:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80078fe:	2300      	movs	r3, #0
 8007900:	e000      	b.n	8007904 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007902:	2302      	movs	r3, #2
  }
}
 8007904:	4618      	mov	r0, r3
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	08007c55 	.word	0x08007c55
 8007910:	08007ca7 	.word	0x08007ca7
 8007914:	08007d47 	.word	0x08007d47

08007918 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	4613      	mov	r3, r2
 8007924:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b20      	cmp	r3, #32
 8007930:	d166      	bne.n	8007a00 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d002      	beq.n	800793e <HAL_UART_Receive_DMA+0x26>
 8007938:	88fb      	ldrh	r3, [r7, #6]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d101      	bne.n	8007942 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e05f      	b.n	8007a02 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007948:	2b01      	cmp	r3, #1
 800794a:	d101      	bne.n	8007950 <HAL_UART_Receive_DMA+0x38>
 800794c:	2302      	movs	r3, #2
 800794e:	e058      	b.n	8007a02 <HAL_UART_Receive_DMA+0xea>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	88fa      	ldrh	r2, [r7, #6]
 8007962:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2222      	movs	r2, #34	; 0x22
 800796e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007976:	4a25      	ldr	r2, [pc, #148]	; (8007a0c <HAL_UART_Receive_DMA+0xf4>)
 8007978:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797e:	4a24      	ldr	r2, [pc, #144]	; (8007a10 <HAL_UART_Receive_DMA+0xf8>)
 8007980:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007986:	4a23      	ldr	r2, [pc, #140]	; (8007a14 <HAL_UART_Receive_DMA+0xfc>)
 8007988:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800798e:	2200      	movs	r2, #0
 8007990:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8007992:	f107 0308 	add.w	r3, r7, #8
 8007996:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	3304      	adds	r3, #4
 80079a2:	4619      	mov	r1, r3
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	88fb      	ldrh	r3, [r7, #6]
 80079aa:	f7f9 fef3 	bl	8001794 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80079ae:	2300      	movs	r3, #0
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	613b      	str	r3, [r7, #16]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	613b      	str	r3, [r7, #16]
 80079c2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68da      	ldr	r2, [r3, #12]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80079da:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	695a      	ldr	r2, [r3, #20]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f042 0201 	orr.w	r2, r2, #1
 80079ea:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	695a      	ldr	r2, [r3, #20]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079fa:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80079fc:	2300      	movs	r3, #0
 80079fe:	e000      	b.n	8007a02 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007a00:	2302      	movs	r3, #2
  }
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3718      	adds	r7, #24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	08007cc3 	.word	0x08007cc3
 8007a10:	08007d2b 	.word	0x08007d2b
 8007a14:	08007d47 	.word	0x08007d47

08007a18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b088      	sub	sp, #32
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	f003 030f 	and.w	r3, r3, #15
 8007a46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d10d      	bne.n	8007a6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	f003 0320 	and.w	r3, r3, #32
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d008      	beq.n	8007a6a <HAL_UART_IRQHandler+0x52>
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	f003 0320 	and.w	r3, r3, #32
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d003      	beq.n	8007a6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fa6f 	bl	8007f46 <UART_Receive_IT>
      return;
 8007a68:	e0d1      	b.n	8007c0e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 80b0 	beq.w	8007bd2 <HAL_UART_IRQHandler+0x1ba>
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	f003 0301 	and.w	r3, r3, #1
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d105      	bne.n	8007a88 <HAL_UART_IRQHandler+0x70>
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	f000 80a5 	beq.w	8007bd2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d00a      	beq.n	8007aa8 <HAL_UART_IRQHandler+0x90>
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d005      	beq.n	8007aa8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa0:	f043 0201 	orr.w	r2, r3, #1
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007aa8:	69fb      	ldr	r3, [r7, #28]
 8007aaa:	f003 0304 	and.w	r3, r3, #4
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00a      	beq.n	8007ac8 <HAL_UART_IRQHandler+0xb0>
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f003 0301 	and.w	r3, r3, #1
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ac0:	f043 0202 	orr.w	r2, r3, #2
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00a      	beq.n	8007ae8 <HAL_UART_IRQHandler+0xd0>
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f003 0301 	and.w	r3, r3, #1
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d005      	beq.n	8007ae8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae0:	f043 0204 	orr.w	r2, r3, #4
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	f003 0308 	and.w	r3, r3, #8
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00f      	beq.n	8007b12 <HAL_UART_IRQHandler+0xfa>
 8007af2:	69bb      	ldr	r3, [r7, #24]
 8007af4:	f003 0320 	and.w	r3, r3, #32
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d104      	bne.n	8007b06 <HAL_UART_IRQHandler+0xee>
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	f003 0301 	and.w	r3, r3, #1
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d005      	beq.n	8007b12 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b0a:	f043 0208 	orr.w	r2, r3, #8
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d078      	beq.n	8007c0c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	f003 0320 	and.w	r3, r3, #32
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d007      	beq.n	8007b34 <HAL_UART_IRQHandler+0x11c>
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	f003 0320 	and.w	r3, r3, #32
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d002      	beq.n	8007b34 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 fa09 	bl	8007f46 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	695b      	ldr	r3, [r3, #20]
 8007b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b3e:	2b40      	cmp	r3, #64	; 0x40
 8007b40:	bf0c      	ite	eq
 8007b42:	2301      	moveq	r3, #1
 8007b44:	2300      	movne	r3, #0
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b4e:	f003 0308 	and.w	r3, r3, #8
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d102      	bne.n	8007b5c <HAL_UART_IRQHandler+0x144>
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d031      	beq.n	8007bc0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f952 	bl	8007e06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	695b      	ldr	r3, [r3, #20]
 8007b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b6c:	2b40      	cmp	r3, #64	; 0x40
 8007b6e:	d123      	bne.n	8007bb8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	695a      	ldr	r2, [r3, #20]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b7e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d013      	beq.n	8007bb0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b8c:	4a21      	ldr	r2, [pc, #132]	; (8007c14 <HAL_UART_IRQHandler+0x1fc>)
 8007b8e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7f9 fe63 	bl	8001860 <HAL_DMA_Abort_IT>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d016      	beq.n	8007bce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007baa:	4610      	mov	r0, r2
 8007bac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bae:	e00e      	b.n	8007bce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f845 	bl	8007c40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb6:	e00a      	b.n	8007bce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f841 	bl	8007c40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bbe:	e006      	b.n	8007bce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f83d 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007bcc:	e01e      	b.n	8007c0c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bce:	bf00      	nop
    return;
 8007bd0:	e01c      	b.n	8007c0c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d008      	beq.n	8007bee <HAL_UART_IRQHandler+0x1d6>
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d003      	beq.n	8007bee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f93f 	bl	8007e6a <UART_Transmit_IT>
    return;
 8007bec:	e00f      	b.n	8007c0e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d00a      	beq.n	8007c0e <HAL_UART_IRQHandler+0x1f6>
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d005      	beq.n	8007c0e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f987 	bl	8007f16 <UART_EndTransmit_IT>
    return;
 8007c08:	bf00      	nop
 8007c0a:	e000      	b.n	8007c0e <HAL_UART_IRQHandler+0x1f6>
    return;
 8007c0c:	bf00      	nop
  }
}
 8007c0e:	3720      	adds	r7, #32
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	08007e43 	.word	0x08007e43

08007c18 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007c34:	bf00      	nop
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c60:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d113      	bne.n	8007c98 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	695a      	ldr	r2, [r3, #20]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c84:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68da      	ldr	r2, [r3, #12]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c94:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c96:	e002      	b.n	8007c9e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f002 fedd 	bl	800aa58 <HAL_UART_TxCpltCallback>
}
 8007c9e:	bf00      	nop
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b084      	sub	sp, #16
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007cb4:	68f8      	ldr	r0, [r7, #12]
 8007cb6:	f7ff ffaf 	bl	8007c18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cba:	bf00      	nop
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b084      	sub	sp, #16
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cce:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d11e      	bne.n	8007d1c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cf2:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	695a      	ldr	r2, [r3, #20]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f022 0201 	bic.w	r2, r2, #1
 8007d02:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	695a      	ldr	r2, [r3, #20]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d12:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f002 feab 	bl	800aa78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d22:	bf00      	nop
 8007d24:	3710      	adds	r7, #16
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}

08007d2a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d2a:	b580      	push	{r7, lr}
 8007d2c:	b084      	sub	sp, #16
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d36:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f7ff ff77 	bl	8007c2c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d3e:	bf00      	nop
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b084      	sub	sp, #16
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d56:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d62:	2b80      	cmp	r3, #128	; 0x80
 8007d64:	bf0c      	ite	eq
 8007d66:	2301      	moveq	r3, #1
 8007d68:	2300      	movne	r3, #0
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	2b21      	cmp	r3, #33	; 0x21
 8007d78:	d108      	bne.n	8007d8c <UART_DMAError+0x46>
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d005      	beq.n	8007d8c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	2200      	movs	r2, #0
 8007d84:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007d86:	68b8      	ldr	r0, [r7, #8]
 8007d88:	f000 f827 	bl	8007dda <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	695b      	ldr	r3, [r3, #20]
 8007d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d96:	2b40      	cmp	r3, #64	; 0x40
 8007d98:	bf0c      	ite	eq
 8007d9a:	2301      	moveq	r3, #1
 8007d9c:	2300      	movne	r3, #0
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b22      	cmp	r3, #34	; 0x22
 8007dac:	d108      	bne.n	8007dc0 <UART_DMAError+0x7a>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d005      	beq.n	8007dc0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2200      	movs	r2, #0
 8007db8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007dba:	68b8      	ldr	r0, [r7, #8]
 8007dbc:	f000 f823 	bl	8007e06 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dc4:	f043 0210 	orr.w	r2, r3, #16
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dcc:	68b8      	ldr	r0, [r7, #8]
 8007dce:	f7ff ff37 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dd2:	bf00      	nop
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	68da      	ldr	r2, [r3, #12]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007df0:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2220      	movs	r2, #32
 8007df6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007dfa:	bf00      	nop
 8007dfc:	370c      	adds	r7, #12
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr

08007e06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e06:	b480      	push	{r7}
 8007e08:	b083      	sub	sp, #12
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68da      	ldr	r2, [r3, #12]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007e1c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	695a      	ldr	r2, [r3, #20]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f022 0201 	bic.w	r2, r2, #1
 8007e2c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2220      	movs	r2, #32
 8007e32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007e36:	bf00      	nop
 8007e38:	370c      	adds	r7, #12
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr

08007e42 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e42:	b580      	push	{r7, lr}
 8007e44:	b084      	sub	sp, #16
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e5c:	68f8      	ldr	r0, [r7, #12]
 8007e5e:	f7ff feef 	bl	8007c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e62:	bf00      	nop
 8007e64:	3710      	adds	r7, #16
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b085      	sub	sp, #20
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b21      	cmp	r3, #33	; 0x21
 8007e7c:	d144      	bne.n	8007f08 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e86:	d11a      	bne.n	8007ebe <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6a1b      	ldr	r3, [r3, #32]
 8007e8c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	881b      	ldrh	r3, [r3, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e9c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	691b      	ldr	r3, [r3, #16]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d105      	bne.n	8007eb2 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	1c9a      	adds	r2, r3, #2
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	621a      	str	r2, [r3, #32]
 8007eb0:	e00e      	b.n	8007ed0 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
 8007eb6:	1c5a      	adds	r2, r3, #1
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	621a      	str	r2, [r3, #32]
 8007ebc:	e008      	b.n	8007ed0 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	1c59      	adds	r1, r3, #1
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	6211      	str	r1, [r2, #32]
 8007ec8:	781a      	ldrb	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	4619      	mov	r1, r3
 8007ede:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d10f      	bne.n	8007f04 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	68da      	ldr	r2, [r3, #12]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ef2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68da      	ldr	r2, [r3, #12]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f02:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f04:	2300      	movs	r3, #0
 8007f06:	e000      	b.n	8007f0a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007f08:	2302      	movs	r3, #2
  }
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b082      	sub	sp, #8
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68da      	ldr	r2, [r3, #12]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f2c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2220      	movs	r2, #32
 8007f32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f002 fd8e 	bl	800aa58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3708      	adds	r7, #8
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b084      	sub	sp, #16
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2b22      	cmp	r3, #34	; 0x22
 8007f58:	d171      	bne.n	800803e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f62:	d123      	bne.n	8007fac <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f68:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	691b      	ldr	r3, [r3, #16]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10e      	bne.n	8007f90 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f7e:	b29a      	uxth	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f88:	1c9a      	adds	r2, r3, #2
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	629a      	str	r2, [r3, #40]	; 0x28
 8007f8e:	e029      	b.n	8007fe4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	b29a      	uxth	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	629a      	str	r2, [r3, #40]	; 0x28
 8007faa:	e01b      	b.n	8007fe4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10a      	bne.n	8007fca <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	6858      	ldr	r0, [r3, #4]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fbe:	1c59      	adds	r1, r3, #1
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6291      	str	r1, [r2, #40]	; 0x28
 8007fc4:	b2c2      	uxtb	r2, r0
 8007fc6:	701a      	strb	r2, [r3, #0]
 8007fc8:	e00c      	b.n	8007fe4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	b2da      	uxtb	r2, r3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd6:	1c58      	adds	r0, r3, #1
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	6288      	str	r0, [r1, #40]	; 0x28
 8007fdc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007fe0:	b2d2      	uxtb	r2, r2
 8007fe2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	3b01      	subs	r3, #1
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d120      	bne.n	800803a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	68da      	ldr	r2, [r3, #12]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f022 0220 	bic.w	r2, r2, #32
 8008006:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	68da      	ldr	r2, [r3, #12]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008016:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	695a      	ldr	r2, [r3, #20]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f022 0201 	bic.w	r2, r2, #1
 8008026:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2220      	movs	r2, #32
 800802c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f002 fd21 	bl	800aa78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008036:	2300      	movs	r3, #0
 8008038:	e002      	b.n	8008040 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	e000      	b.n	8008040 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800803e:	2302      	movs	r3, #2
  }
}
 8008040:	4618      	mov	r0, r3
 8008042:	3710      	adds	r7, #16
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}

08008048 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804c:	b085      	sub	sp, #20
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	4a9a      	ldr	r2, [pc, #616]	; (80082c0 <UART_SetConfig+0x278>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d904      	bls.n	8008066 <UART_SetConfig+0x1e>
 800805c:	f640 31fb 	movw	r1, #3067	; 0xbfb
 8008060:	4898      	ldr	r0, [pc, #608]	; (80082c4 <UART_SetConfig+0x27c>)
 8008062:	f002 fe03 	bl	800ac6c <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d009      	beq.n	8008082 <UART_SetConfig+0x3a>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008076:	d004      	beq.n	8008082 <UART_SetConfig+0x3a>
 8008078:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800807c:	4891      	ldr	r0, [pc, #580]	; (80082c4 <UART_SetConfig+0x27c>)
 800807e:	f002 fdf5 	bl	800ac6c <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d00e      	beq.n	80080a8 <UART_SetConfig+0x60>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008092:	d009      	beq.n	80080a8 <UART_SetConfig+0x60>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	691b      	ldr	r3, [r3, #16]
 8008098:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800809c:	d004      	beq.n	80080a8 <UART_SetConfig+0x60>
 800809e:	f640 31fd 	movw	r1, #3069	; 0xbfd
 80080a2:	4888      	ldr	r0, [pc, #544]	; (80082c4 <UART_SetConfig+0x27c>)
 80080a4:	f002 fde2 	bl	800ac6c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	695a      	ldr	r2, [r3, #20]
 80080ac:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80080b0:	4013      	ands	r3, r2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d103      	bne.n	80080be <UART_SetConfig+0x76>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	695b      	ldr	r3, [r3, #20]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d104      	bne.n	80080c8 <UART_SetConfig+0x80>
 80080be:	f640 31fe 	movw	r1, #3070	; 0xbfe
 80080c2:	4880      	ldr	r0, [pc, #512]	; (80082c4 <UART_SetConfig+0x27c>)
 80080c4:	f002 fdd2 	bl	800ac6c <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	68da      	ldr	r2, [r3, #12]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	430a      	orrs	r2, r1
 80080dc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	689a      	ldr	r2, [r3, #8]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	431a      	orrs	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	695b      	ldr	r3, [r3, #20]
 80080ec:	431a      	orrs	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	69db      	ldr	r3, [r3, #28]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008100:	f023 030c 	bic.w	r3, r3, #12
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	6812      	ldr	r2, [r2, #0]
 8008108:	68f9      	ldr	r1, [r7, #12]
 800810a:	430b      	orrs	r3, r1
 800810c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	695b      	ldr	r3, [r3, #20]
 8008114:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	699a      	ldr	r2, [r3, #24]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	430a      	orrs	r2, r1
 8008122:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	69db      	ldr	r3, [r3, #28]
 8008128:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800812c:	f040 818f 	bne.w	800844e <UART_SetConfig+0x406>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a64      	ldr	r2, [pc, #400]	; (80082c8 <UART_SetConfig+0x280>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d005      	beq.n	8008146 <UART_SetConfig+0xfe>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a63      	ldr	r2, [pc, #396]	; (80082cc <UART_SetConfig+0x284>)
 8008140:	4293      	cmp	r3, r2
 8008142:	f040 80c7 	bne.w	80082d4 <UART_SetConfig+0x28c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008146:	f7fc fce7 	bl	8004b18 <HAL_RCC_GetPCLK2Freq>
 800814a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	461d      	mov	r5, r3
 8008150:	f04f 0600 	mov.w	r6, #0
 8008154:	46a8      	mov	r8, r5
 8008156:	46b1      	mov	r9, r6
 8008158:	eb18 0308 	adds.w	r3, r8, r8
 800815c:	eb49 0409 	adc.w	r4, r9, r9
 8008160:	4698      	mov	r8, r3
 8008162:	46a1      	mov	r9, r4
 8008164:	eb18 0805 	adds.w	r8, r8, r5
 8008168:	eb49 0906 	adc.w	r9, r9, r6
 800816c:	f04f 0100 	mov.w	r1, #0
 8008170:	f04f 0200 	mov.w	r2, #0
 8008174:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008178:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800817c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008180:	4688      	mov	r8, r1
 8008182:	4691      	mov	r9, r2
 8008184:	eb18 0005 	adds.w	r0, r8, r5
 8008188:	eb49 0106 	adc.w	r1, r9, r6
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	461d      	mov	r5, r3
 8008192:	f04f 0600 	mov.w	r6, #0
 8008196:	196b      	adds	r3, r5, r5
 8008198:	eb46 0406 	adc.w	r4, r6, r6
 800819c:	461a      	mov	r2, r3
 800819e:	4623      	mov	r3, r4
 80081a0:	f7f8 fd0a 	bl	8000bb8 <__aeabi_uldivmod>
 80081a4:	4603      	mov	r3, r0
 80081a6:	460c      	mov	r4, r1
 80081a8:	461a      	mov	r2, r3
 80081aa:	4b49      	ldr	r3, [pc, #292]	; (80082d0 <UART_SetConfig+0x288>)
 80081ac:	fba3 2302 	umull	r2, r3, r3, r2
 80081b0:	095b      	lsrs	r3, r3, #5
 80081b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	461d      	mov	r5, r3
 80081ba:	f04f 0600 	mov.w	r6, #0
 80081be:	46a9      	mov	r9, r5
 80081c0:	46b2      	mov	sl, r6
 80081c2:	eb19 0309 	adds.w	r3, r9, r9
 80081c6:	eb4a 040a 	adc.w	r4, sl, sl
 80081ca:	4699      	mov	r9, r3
 80081cc:	46a2      	mov	sl, r4
 80081ce:	eb19 0905 	adds.w	r9, r9, r5
 80081d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80081d6:	f04f 0100 	mov.w	r1, #0
 80081da:	f04f 0200 	mov.w	r2, #0
 80081de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80081e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80081e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80081ea:	4689      	mov	r9, r1
 80081ec:	4692      	mov	sl, r2
 80081ee:	eb19 0005 	adds.w	r0, r9, r5
 80081f2:	eb4a 0106 	adc.w	r1, sl, r6
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	461d      	mov	r5, r3
 80081fc:	f04f 0600 	mov.w	r6, #0
 8008200:	196b      	adds	r3, r5, r5
 8008202:	eb46 0406 	adc.w	r4, r6, r6
 8008206:	461a      	mov	r2, r3
 8008208:	4623      	mov	r3, r4
 800820a:	f7f8 fcd5 	bl	8000bb8 <__aeabi_uldivmod>
 800820e:	4603      	mov	r3, r0
 8008210:	460c      	mov	r4, r1
 8008212:	461a      	mov	r2, r3
 8008214:	4b2e      	ldr	r3, [pc, #184]	; (80082d0 <UART_SetConfig+0x288>)
 8008216:	fba3 1302 	umull	r1, r3, r3, r2
 800821a:	095b      	lsrs	r3, r3, #5
 800821c:	2164      	movs	r1, #100	; 0x64
 800821e:	fb01 f303 	mul.w	r3, r1, r3
 8008222:	1ad3      	subs	r3, r2, r3
 8008224:	00db      	lsls	r3, r3, #3
 8008226:	3332      	adds	r3, #50	; 0x32
 8008228:	4a29      	ldr	r2, [pc, #164]	; (80082d0 <UART_SetConfig+0x288>)
 800822a:	fba2 2303 	umull	r2, r3, r2, r3
 800822e:	095b      	lsrs	r3, r3, #5
 8008230:	005b      	lsls	r3, r3, #1
 8008232:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008236:	4498      	add	r8, r3
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	461d      	mov	r5, r3
 800823c:	f04f 0600 	mov.w	r6, #0
 8008240:	46a9      	mov	r9, r5
 8008242:	46b2      	mov	sl, r6
 8008244:	eb19 0309 	adds.w	r3, r9, r9
 8008248:	eb4a 040a 	adc.w	r4, sl, sl
 800824c:	4699      	mov	r9, r3
 800824e:	46a2      	mov	sl, r4
 8008250:	eb19 0905 	adds.w	r9, r9, r5
 8008254:	eb4a 0a06 	adc.w	sl, sl, r6
 8008258:	f04f 0100 	mov.w	r1, #0
 800825c:	f04f 0200 	mov.w	r2, #0
 8008260:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008264:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008268:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800826c:	4689      	mov	r9, r1
 800826e:	4692      	mov	sl, r2
 8008270:	eb19 0005 	adds.w	r0, r9, r5
 8008274:	eb4a 0106 	adc.w	r1, sl, r6
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	461d      	mov	r5, r3
 800827e:	f04f 0600 	mov.w	r6, #0
 8008282:	196b      	adds	r3, r5, r5
 8008284:	eb46 0406 	adc.w	r4, r6, r6
 8008288:	461a      	mov	r2, r3
 800828a:	4623      	mov	r3, r4
 800828c:	f7f8 fc94 	bl	8000bb8 <__aeabi_uldivmod>
 8008290:	4603      	mov	r3, r0
 8008292:	460c      	mov	r4, r1
 8008294:	461a      	mov	r2, r3
 8008296:	4b0e      	ldr	r3, [pc, #56]	; (80082d0 <UART_SetConfig+0x288>)
 8008298:	fba3 1302 	umull	r1, r3, r3, r2
 800829c:	095b      	lsrs	r3, r3, #5
 800829e:	2164      	movs	r1, #100	; 0x64
 80082a0:	fb01 f303 	mul.w	r3, r1, r3
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	3332      	adds	r3, #50	; 0x32
 80082aa:	4a09      	ldr	r2, [pc, #36]	; (80082d0 <UART_SetConfig+0x288>)
 80082ac:	fba2 2303 	umull	r2, r3, r2, r3
 80082b0:	095b      	lsrs	r3, r3, #5
 80082b2:	f003 0207 	and.w	r2, r3, #7
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4442      	add	r2, r8
 80082bc:	609a      	str	r2, [r3, #8]
 80082be:	e27a      	b.n	80087b6 <UART_SetConfig+0x76e>
 80082c0:	00a037a0 	.word	0x00a037a0
 80082c4:	0800d820 	.word	0x0800d820
 80082c8:	40011000 	.word	0x40011000
 80082cc:	40011400 	.word	0x40011400
 80082d0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082d4:	f7fc fc0c 	bl	8004af0 <HAL_RCC_GetPCLK1Freq>
 80082d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	461d      	mov	r5, r3
 80082de:	f04f 0600 	mov.w	r6, #0
 80082e2:	46a8      	mov	r8, r5
 80082e4:	46b1      	mov	r9, r6
 80082e6:	eb18 0308 	adds.w	r3, r8, r8
 80082ea:	eb49 0409 	adc.w	r4, r9, r9
 80082ee:	4698      	mov	r8, r3
 80082f0:	46a1      	mov	r9, r4
 80082f2:	eb18 0805 	adds.w	r8, r8, r5
 80082f6:	eb49 0906 	adc.w	r9, r9, r6
 80082fa:	f04f 0100 	mov.w	r1, #0
 80082fe:	f04f 0200 	mov.w	r2, #0
 8008302:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008306:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800830a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800830e:	4688      	mov	r8, r1
 8008310:	4691      	mov	r9, r2
 8008312:	eb18 0005 	adds.w	r0, r8, r5
 8008316:	eb49 0106 	adc.w	r1, r9, r6
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	461d      	mov	r5, r3
 8008320:	f04f 0600 	mov.w	r6, #0
 8008324:	196b      	adds	r3, r5, r5
 8008326:	eb46 0406 	adc.w	r4, r6, r6
 800832a:	461a      	mov	r2, r3
 800832c:	4623      	mov	r3, r4
 800832e:	f7f8 fc43 	bl	8000bb8 <__aeabi_uldivmod>
 8008332:	4603      	mov	r3, r0
 8008334:	460c      	mov	r4, r1
 8008336:	461a      	mov	r2, r3
 8008338:	4bb3      	ldr	r3, [pc, #716]	; (8008608 <UART_SetConfig+0x5c0>)
 800833a:	fba3 2302 	umull	r2, r3, r3, r2
 800833e:	095b      	lsrs	r3, r3, #5
 8008340:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	461d      	mov	r5, r3
 8008348:	f04f 0600 	mov.w	r6, #0
 800834c:	46a9      	mov	r9, r5
 800834e:	46b2      	mov	sl, r6
 8008350:	eb19 0309 	adds.w	r3, r9, r9
 8008354:	eb4a 040a 	adc.w	r4, sl, sl
 8008358:	4699      	mov	r9, r3
 800835a:	46a2      	mov	sl, r4
 800835c:	eb19 0905 	adds.w	r9, r9, r5
 8008360:	eb4a 0a06 	adc.w	sl, sl, r6
 8008364:	f04f 0100 	mov.w	r1, #0
 8008368:	f04f 0200 	mov.w	r2, #0
 800836c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008370:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008374:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008378:	4689      	mov	r9, r1
 800837a:	4692      	mov	sl, r2
 800837c:	eb19 0005 	adds.w	r0, r9, r5
 8008380:	eb4a 0106 	adc.w	r1, sl, r6
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	461d      	mov	r5, r3
 800838a:	f04f 0600 	mov.w	r6, #0
 800838e:	196b      	adds	r3, r5, r5
 8008390:	eb46 0406 	adc.w	r4, r6, r6
 8008394:	461a      	mov	r2, r3
 8008396:	4623      	mov	r3, r4
 8008398:	f7f8 fc0e 	bl	8000bb8 <__aeabi_uldivmod>
 800839c:	4603      	mov	r3, r0
 800839e:	460c      	mov	r4, r1
 80083a0:	461a      	mov	r2, r3
 80083a2:	4b99      	ldr	r3, [pc, #612]	; (8008608 <UART_SetConfig+0x5c0>)
 80083a4:	fba3 1302 	umull	r1, r3, r3, r2
 80083a8:	095b      	lsrs	r3, r3, #5
 80083aa:	2164      	movs	r1, #100	; 0x64
 80083ac:	fb01 f303 	mul.w	r3, r1, r3
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	3332      	adds	r3, #50	; 0x32
 80083b6:	4a94      	ldr	r2, [pc, #592]	; (8008608 <UART_SetConfig+0x5c0>)
 80083b8:	fba2 2303 	umull	r2, r3, r2, r3
 80083bc:	095b      	lsrs	r3, r3, #5
 80083be:	005b      	lsls	r3, r3, #1
 80083c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80083c4:	4498      	add	r8, r3
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	461d      	mov	r5, r3
 80083ca:	f04f 0600 	mov.w	r6, #0
 80083ce:	46a9      	mov	r9, r5
 80083d0:	46b2      	mov	sl, r6
 80083d2:	eb19 0309 	adds.w	r3, r9, r9
 80083d6:	eb4a 040a 	adc.w	r4, sl, sl
 80083da:	4699      	mov	r9, r3
 80083dc:	46a2      	mov	sl, r4
 80083de:	eb19 0905 	adds.w	r9, r9, r5
 80083e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80083e6:	f04f 0100 	mov.w	r1, #0
 80083ea:	f04f 0200 	mov.w	r2, #0
 80083ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80083f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80083fa:	4689      	mov	r9, r1
 80083fc:	4692      	mov	sl, r2
 80083fe:	eb19 0005 	adds.w	r0, r9, r5
 8008402:	eb4a 0106 	adc.w	r1, sl, r6
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	461d      	mov	r5, r3
 800840c:	f04f 0600 	mov.w	r6, #0
 8008410:	196b      	adds	r3, r5, r5
 8008412:	eb46 0406 	adc.w	r4, r6, r6
 8008416:	461a      	mov	r2, r3
 8008418:	4623      	mov	r3, r4
 800841a:	f7f8 fbcd 	bl	8000bb8 <__aeabi_uldivmod>
 800841e:	4603      	mov	r3, r0
 8008420:	460c      	mov	r4, r1
 8008422:	461a      	mov	r2, r3
 8008424:	4b78      	ldr	r3, [pc, #480]	; (8008608 <UART_SetConfig+0x5c0>)
 8008426:	fba3 1302 	umull	r1, r3, r3, r2
 800842a:	095b      	lsrs	r3, r3, #5
 800842c:	2164      	movs	r1, #100	; 0x64
 800842e:	fb01 f303 	mul.w	r3, r1, r3
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	00db      	lsls	r3, r3, #3
 8008436:	3332      	adds	r3, #50	; 0x32
 8008438:	4a73      	ldr	r2, [pc, #460]	; (8008608 <UART_SetConfig+0x5c0>)
 800843a:	fba2 2303 	umull	r2, r3, r2, r3
 800843e:	095b      	lsrs	r3, r3, #5
 8008440:	f003 0207 	and.w	r2, r3, #7
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4442      	add	r2, r8
 800844a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800844c:	e1b3      	b.n	80087b6 <UART_SetConfig+0x76e>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a6e      	ldr	r2, [pc, #440]	; (800860c <UART_SetConfig+0x5c4>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d005      	beq.n	8008464 <UART_SetConfig+0x41c>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a6c      	ldr	r2, [pc, #432]	; (8008610 <UART_SetConfig+0x5c8>)
 800845e:	4293      	cmp	r3, r2
 8008460:	f040 80d8 	bne.w	8008614 <UART_SetConfig+0x5cc>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008464:	f7fc fb58 	bl	8004b18 <HAL_RCC_GetPCLK2Freq>
 8008468:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	469a      	mov	sl, r3
 800846e:	f04f 0b00 	mov.w	fp, #0
 8008472:	46d0      	mov	r8, sl
 8008474:	46d9      	mov	r9, fp
 8008476:	eb18 0308 	adds.w	r3, r8, r8
 800847a:	eb49 0409 	adc.w	r4, r9, r9
 800847e:	4698      	mov	r8, r3
 8008480:	46a1      	mov	r9, r4
 8008482:	eb18 080a 	adds.w	r8, r8, sl
 8008486:	eb49 090b 	adc.w	r9, r9, fp
 800848a:	f04f 0100 	mov.w	r1, #0
 800848e:	f04f 0200 	mov.w	r2, #0
 8008492:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008496:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800849a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800849e:	4688      	mov	r8, r1
 80084a0:	4691      	mov	r9, r2
 80084a2:	eb1a 0508 	adds.w	r5, sl, r8
 80084a6:	eb4b 0609 	adc.w	r6, fp, r9
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	4619      	mov	r1, r3
 80084b0:	f04f 0200 	mov.w	r2, #0
 80084b4:	f04f 0300 	mov.w	r3, #0
 80084b8:	f04f 0400 	mov.w	r4, #0
 80084bc:	0094      	lsls	r4, r2, #2
 80084be:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80084c2:	008b      	lsls	r3, r1, #2
 80084c4:	461a      	mov	r2, r3
 80084c6:	4623      	mov	r3, r4
 80084c8:	4628      	mov	r0, r5
 80084ca:	4631      	mov	r1, r6
 80084cc:	f7f8 fb74 	bl	8000bb8 <__aeabi_uldivmod>
 80084d0:	4603      	mov	r3, r0
 80084d2:	460c      	mov	r4, r1
 80084d4:	461a      	mov	r2, r3
 80084d6:	4b4c      	ldr	r3, [pc, #304]	; (8008608 <UART_SetConfig+0x5c0>)
 80084d8:	fba3 2302 	umull	r2, r3, r3, r2
 80084dc:	095b      	lsrs	r3, r3, #5
 80084de:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	469b      	mov	fp, r3
 80084e6:	f04f 0c00 	mov.w	ip, #0
 80084ea:	46d9      	mov	r9, fp
 80084ec:	46e2      	mov	sl, ip
 80084ee:	eb19 0309 	adds.w	r3, r9, r9
 80084f2:	eb4a 040a 	adc.w	r4, sl, sl
 80084f6:	4699      	mov	r9, r3
 80084f8:	46a2      	mov	sl, r4
 80084fa:	eb19 090b 	adds.w	r9, r9, fp
 80084fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008502:	f04f 0100 	mov.w	r1, #0
 8008506:	f04f 0200 	mov.w	r2, #0
 800850a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800850e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008512:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008516:	4689      	mov	r9, r1
 8008518:	4692      	mov	sl, r2
 800851a:	eb1b 0509 	adds.w	r5, fp, r9
 800851e:	eb4c 060a 	adc.w	r6, ip, sl
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	4619      	mov	r1, r3
 8008528:	f04f 0200 	mov.w	r2, #0
 800852c:	f04f 0300 	mov.w	r3, #0
 8008530:	f04f 0400 	mov.w	r4, #0
 8008534:	0094      	lsls	r4, r2, #2
 8008536:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800853a:	008b      	lsls	r3, r1, #2
 800853c:	461a      	mov	r2, r3
 800853e:	4623      	mov	r3, r4
 8008540:	4628      	mov	r0, r5
 8008542:	4631      	mov	r1, r6
 8008544:	f7f8 fb38 	bl	8000bb8 <__aeabi_uldivmod>
 8008548:	4603      	mov	r3, r0
 800854a:	460c      	mov	r4, r1
 800854c:	461a      	mov	r2, r3
 800854e:	4b2e      	ldr	r3, [pc, #184]	; (8008608 <UART_SetConfig+0x5c0>)
 8008550:	fba3 1302 	umull	r1, r3, r3, r2
 8008554:	095b      	lsrs	r3, r3, #5
 8008556:	2164      	movs	r1, #100	; 0x64
 8008558:	fb01 f303 	mul.w	r3, r1, r3
 800855c:	1ad3      	subs	r3, r2, r3
 800855e:	011b      	lsls	r3, r3, #4
 8008560:	3332      	adds	r3, #50	; 0x32
 8008562:	4a29      	ldr	r2, [pc, #164]	; (8008608 <UART_SetConfig+0x5c0>)
 8008564:	fba2 2303 	umull	r2, r3, r2, r3
 8008568:	095b      	lsrs	r3, r3, #5
 800856a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800856e:	4498      	add	r8, r3
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	469b      	mov	fp, r3
 8008574:	f04f 0c00 	mov.w	ip, #0
 8008578:	46d9      	mov	r9, fp
 800857a:	46e2      	mov	sl, ip
 800857c:	eb19 0309 	adds.w	r3, r9, r9
 8008580:	eb4a 040a 	adc.w	r4, sl, sl
 8008584:	4699      	mov	r9, r3
 8008586:	46a2      	mov	sl, r4
 8008588:	eb19 090b 	adds.w	r9, r9, fp
 800858c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008590:	f04f 0100 	mov.w	r1, #0
 8008594:	f04f 0200 	mov.w	r2, #0
 8008598:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800859c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80085a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80085a4:	4689      	mov	r9, r1
 80085a6:	4692      	mov	sl, r2
 80085a8:	eb1b 0509 	adds.w	r5, fp, r9
 80085ac:	eb4c 060a 	adc.w	r6, ip, sl
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	4619      	mov	r1, r3
 80085b6:	f04f 0200 	mov.w	r2, #0
 80085ba:	f04f 0300 	mov.w	r3, #0
 80085be:	f04f 0400 	mov.w	r4, #0
 80085c2:	0094      	lsls	r4, r2, #2
 80085c4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80085c8:	008b      	lsls	r3, r1, #2
 80085ca:	461a      	mov	r2, r3
 80085cc:	4623      	mov	r3, r4
 80085ce:	4628      	mov	r0, r5
 80085d0:	4631      	mov	r1, r6
 80085d2:	f7f8 faf1 	bl	8000bb8 <__aeabi_uldivmod>
 80085d6:	4603      	mov	r3, r0
 80085d8:	460c      	mov	r4, r1
 80085da:	461a      	mov	r2, r3
 80085dc:	4b0a      	ldr	r3, [pc, #40]	; (8008608 <UART_SetConfig+0x5c0>)
 80085de:	fba3 1302 	umull	r1, r3, r3, r2
 80085e2:	095b      	lsrs	r3, r3, #5
 80085e4:	2164      	movs	r1, #100	; 0x64
 80085e6:	fb01 f303 	mul.w	r3, r1, r3
 80085ea:	1ad3      	subs	r3, r2, r3
 80085ec:	011b      	lsls	r3, r3, #4
 80085ee:	3332      	adds	r3, #50	; 0x32
 80085f0:	4a05      	ldr	r2, [pc, #20]	; (8008608 <UART_SetConfig+0x5c0>)
 80085f2:	fba2 2303 	umull	r2, r3, r2, r3
 80085f6:	095b      	lsrs	r3, r3, #5
 80085f8:	f003 020f 	and.w	r2, r3, #15
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4442      	add	r2, r8
 8008602:	609a      	str	r2, [r3, #8]
 8008604:	e0d7      	b.n	80087b6 <UART_SetConfig+0x76e>
 8008606:	bf00      	nop
 8008608:	51eb851f 	.word	0x51eb851f
 800860c:	40011000 	.word	0x40011000
 8008610:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 8008614:	f7fc fa6c 	bl	8004af0 <HAL_RCC_GetPCLK1Freq>
 8008618:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	469a      	mov	sl, r3
 800861e:	f04f 0b00 	mov.w	fp, #0
 8008622:	46d0      	mov	r8, sl
 8008624:	46d9      	mov	r9, fp
 8008626:	eb18 0308 	adds.w	r3, r8, r8
 800862a:	eb49 0409 	adc.w	r4, r9, r9
 800862e:	4698      	mov	r8, r3
 8008630:	46a1      	mov	r9, r4
 8008632:	eb18 080a 	adds.w	r8, r8, sl
 8008636:	eb49 090b 	adc.w	r9, r9, fp
 800863a:	f04f 0100 	mov.w	r1, #0
 800863e:	f04f 0200 	mov.w	r2, #0
 8008642:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008646:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800864a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800864e:	4688      	mov	r8, r1
 8008650:	4691      	mov	r9, r2
 8008652:	eb1a 0508 	adds.w	r5, sl, r8
 8008656:	eb4b 0609 	adc.w	r6, fp, r9
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	4619      	mov	r1, r3
 8008660:	f04f 0200 	mov.w	r2, #0
 8008664:	f04f 0300 	mov.w	r3, #0
 8008668:	f04f 0400 	mov.w	r4, #0
 800866c:	0094      	lsls	r4, r2, #2
 800866e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008672:	008b      	lsls	r3, r1, #2
 8008674:	461a      	mov	r2, r3
 8008676:	4623      	mov	r3, r4
 8008678:	4628      	mov	r0, r5
 800867a:	4631      	mov	r1, r6
 800867c:	f7f8 fa9c 	bl	8000bb8 <__aeabi_uldivmod>
 8008680:	4603      	mov	r3, r0
 8008682:	460c      	mov	r4, r1
 8008684:	461a      	mov	r2, r3
 8008686:	4b4e      	ldr	r3, [pc, #312]	; (80087c0 <UART_SetConfig+0x778>)
 8008688:	fba3 2302 	umull	r2, r3, r3, r2
 800868c:	095b      	lsrs	r3, r3, #5
 800868e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	469b      	mov	fp, r3
 8008696:	f04f 0c00 	mov.w	ip, #0
 800869a:	46d9      	mov	r9, fp
 800869c:	46e2      	mov	sl, ip
 800869e:	eb19 0309 	adds.w	r3, r9, r9
 80086a2:	eb4a 040a 	adc.w	r4, sl, sl
 80086a6:	4699      	mov	r9, r3
 80086a8:	46a2      	mov	sl, r4
 80086aa:	eb19 090b 	adds.w	r9, r9, fp
 80086ae:	eb4a 0a0c 	adc.w	sl, sl, ip
 80086b2:	f04f 0100 	mov.w	r1, #0
 80086b6:	f04f 0200 	mov.w	r2, #0
 80086ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086c6:	4689      	mov	r9, r1
 80086c8:	4692      	mov	sl, r2
 80086ca:	eb1b 0509 	adds.w	r5, fp, r9
 80086ce:	eb4c 060a 	adc.w	r6, ip, sl
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	4619      	mov	r1, r3
 80086d8:	f04f 0200 	mov.w	r2, #0
 80086dc:	f04f 0300 	mov.w	r3, #0
 80086e0:	f04f 0400 	mov.w	r4, #0
 80086e4:	0094      	lsls	r4, r2, #2
 80086e6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80086ea:	008b      	lsls	r3, r1, #2
 80086ec:	461a      	mov	r2, r3
 80086ee:	4623      	mov	r3, r4
 80086f0:	4628      	mov	r0, r5
 80086f2:	4631      	mov	r1, r6
 80086f4:	f7f8 fa60 	bl	8000bb8 <__aeabi_uldivmod>
 80086f8:	4603      	mov	r3, r0
 80086fa:	460c      	mov	r4, r1
 80086fc:	461a      	mov	r2, r3
 80086fe:	4b30      	ldr	r3, [pc, #192]	; (80087c0 <UART_SetConfig+0x778>)
 8008700:	fba3 1302 	umull	r1, r3, r3, r2
 8008704:	095b      	lsrs	r3, r3, #5
 8008706:	2164      	movs	r1, #100	; 0x64
 8008708:	fb01 f303 	mul.w	r3, r1, r3
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	011b      	lsls	r3, r3, #4
 8008710:	3332      	adds	r3, #50	; 0x32
 8008712:	4a2b      	ldr	r2, [pc, #172]	; (80087c0 <UART_SetConfig+0x778>)
 8008714:	fba2 2303 	umull	r2, r3, r2, r3
 8008718:	095b      	lsrs	r3, r3, #5
 800871a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800871e:	4498      	add	r8, r3
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	469b      	mov	fp, r3
 8008724:	f04f 0c00 	mov.w	ip, #0
 8008728:	46d9      	mov	r9, fp
 800872a:	46e2      	mov	sl, ip
 800872c:	eb19 0309 	adds.w	r3, r9, r9
 8008730:	eb4a 040a 	adc.w	r4, sl, sl
 8008734:	4699      	mov	r9, r3
 8008736:	46a2      	mov	sl, r4
 8008738:	eb19 090b 	adds.w	r9, r9, fp
 800873c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008740:	f04f 0100 	mov.w	r1, #0
 8008744:	f04f 0200 	mov.w	r2, #0
 8008748:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800874c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008750:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008754:	4689      	mov	r9, r1
 8008756:	4692      	mov	sl, r2
 8008758:	eb1b 0509 	adds.w	r5, fp, r9
 800875c:	eb4c 060a 	adc.w	r6, ip, sl
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	4619      	mov	r1, r3
 8008766:	f04f 0200 	mov.w	r2, #0
 800876a:	f04f 0300 	mov.w	r3, #0
 800876e:	f04f 0400 	mov.w	r4, #0
 8008772:	0094      	lsls	r4, r2, #2
 8008774:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008778:	008b      	lsls	r3, r1, #2
 800877a:	461a      	mov	r2, r3
 800877c:	4623      	mov	r3, r4
 800877e:	4628      	mov	r0, r5
 8008780:	4631      	mov	r1, r6
 8008782:	f7f8 fa19 	bl	8000bb8 <__aeabi_uldivmod>
 8008786:	4603      	mov	r3, r0
 8008788:	460c      	mov	r4, r1
 800878a:	461a      	mov	r2, r3
 800878c:	4b0c      	ldr	r3, [pc, #48]	; (80087c0 <UART_SetConfig+0x778>)
 800878e:	fba3 1302 	umull	r1, r3, r3, r2
 8008792:	095b      	lsrs	r3, r3, #5
 8008794:	2164      	movs	r1, #100	; 0x64
 8008796:	fb01 f303 	mul.w	r3, r1, r3
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	011b      	lsls	r3, r3, #4
 800879e:	3332      	adds	r3, #50	; 0x32
 80087a0:	4a07      	ldr	r2, [pc, #28]	; (80087c0 <UART_SetConfig+0x778>)
 80087a2:	fba2 2303 	umull	r2, r3, r2, r3
 80087a6:	095b      	lsrs	r3, r3, #5
 80087a8:	f003 020f 	and.w	r2, r3, #15
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4442      	add	r2, r8
 80087b2:	609a      	str	r2, [r3, #8]
}
 80087b4:	e7ff      	b.n	80087b6 <UART_SetConfig+0x76e>
 80087b6:	bf00      	nop
 80087b8:	3714      	adds	r7, #20
 80087ba:	46bd      	mov	sp, r7
 80087bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c0:	51eb851f 	.word	0x51eb851f

080087c4 <BufferInit>:
#include "Buffer.h"
#include "main.h"


void BufferInit(uint8_t* rxBuffer)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < BUFFER_SIZE; i++){
 80087cc:	2300      	movs	r3, #0
 80087ce:	60fb      	str	r3, [r7, #12]
 80087d0:	e007      	b.n	80087e2 <BufferInit+0x1e>
		rxBuffer[i] = 0;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	687a      	ldr	r2, [r7, #4]
 80087d6:	4413      	add	r3, r2
 80087d8:	2200      	movs	r2, #0
 80087da:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFFER_SIZE; i++){
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	3301      	adds	r3, #1
 80087e0:	60fb      	str	r3, [r7, #12]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2b63      	cmp	r3, #99	; 0x63
 80087e6:	ddf4      	ble.n	80087d2 <BufferInit+0xe>
	}
}
 80087e8:	bf00      	nop
 80087ea:	3714      	adds	r7, #20
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <ping_callBack>:
 extern stmdev_ctx_t dev_ctx;



void ping_callBack(char* token)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
	uart_print(token);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f002 f9ff 	bl	800ac00 <uart_print>
}
 8008802:	bf00      	nop
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
	...

0800880c <get_version_callback>:

void get_version_callback(char* token)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b082      	sub	sp, #8
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
	uart_print(VERSION);
 8008814:	4803      	ldr	r0, [pc, #12]	; (8008824 <get_version_callback+0x18>)
 8008816:	f002 f9f3 	bl	800ac00 <uart_print>
}
 800881a:	bf00      	nop
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	0800d954 	.word	0x0800d954

08008828 <pwm_start_callback>:

void pwm_start_callback(char* token)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b082      	sub	sp, #8
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8008830:	2100      	movs	r1, #0
 8008832:	4803      	ldr	r0, [pc, #12]	; (8008840 <pwm_start_callback+0x18>)
 8008834:	f7fd fcce 	bl	80061d4 <HAL_TIM_PWM_Start>
}
 8008838:	bf00      	nop
 800883a:	3708      	adds	r7, #8
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	20000700 	.word	0x20000700

08008844 <pwm_stop_callback>:

void pwm_stop_callback(char* token)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b082      	sub	sp, #8
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800884c:	2100      	movs	r1, #0
 800884e:	4803      	ldr	r0, [pc, #12]	; (800885c <pwm_stop_callback+0x18>)
 8008850:	f7fd fd74 	bl	800633c <HAL_TIM_PWM_Stop>
}
 8008854:	bf00      	nop
 8008856:	3708      	adds	r7, #8
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}
 800885c:	20000700 	.word	0x20000700

08008860 <pwm_dc_callback>:

void pwm_dc_callback(char* token)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
	token = strtok(NULL, " ");
 8008868:	490f      	ldr	r1, [pc, #60]	; (80088a8 <pwm_dc_callback+0x48>)
 800886a:	2000      	movs	r0, #0
 800886c:	f003 f990 	bl	800bb90 <strtok>
 8008870:	6078      	str	r0, [r7, #4]
	if(strlen(token) <= 0)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d012      	beq.n	80088a0 <pwm_dc_callback+0x40>
	{
		return;
	}
	int32_t dc = atoi(token);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f002 fca1 	bl	800b1c2 <atoi>
 8008880:	60f8      	str	r0, [r7, #12]
	if (dc > 100) dc = 100;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2b64      	cmp	r3, #100	; 0x64
 8008886:	dd01      	ble.n	800888c <pwm_dc_callback+0x2c>
 8008888:	2364      	movs	r3, #100	; 0x64
 800888a:	60fb      	str	r3, [r7, #12]
	if (dc < 0)   dc = 0;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2b00      	cmp	r3, #0
 8008890:	da01      	bge.n	8008896 <pwm_dc_callback+0x36>
 8008892:	2300      	movs	r3, #0
 8008894:	60fb      	str	r3, [r7, #12]
	htim3.Instance->CCR1 = dc;
 8008896:	4b05      	ldr	r3, [pc, #20]	; (80088ac <pwm_dc_callback+0x4c>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	635a      	str	r2, [r3, #52]	; 0x34
 800889e:	e000      	b.n	80088a2 <pwm_dc_callback+0x42>
		return;
 80088a0:	bf00      	nop
}
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	0800d95c 	.word	0x0800d95c
 80088ac:	20000700 	.word	0x20000700

080088b0 <crc_whole_flash_calc_callback>:

void crc_whole_flash_calc_callback(char* token)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b088      	sub	sp, #32
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
	char temp [9];
	uint32_t crcFlashResult;
	uint32_t flashSize = 0x20000;
 80088b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80088bc:	61fb      	str	r3, [r7, #28]
	uint32_t *p_flash_start_address = (uint32_t *) FLASH_START_ADDRESS;
 80088be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80088c2:	61bb      	str	r3, [r7, #24]

	crcFlashResult = HAL_CRC_Calculate(&hcrc, p_flash_start_address, flashSize);
 80088c4:	69fa      	ldr	r2, [r7, #28]
 80088c6:	69b9      	ldr	r1, [r7, #24]
 80088c8:	4809      	ldr	r0, [pc, #36]	; (80088f0 <crc_whole_flash_calc_callback+0x40>)
 80088ca:	f7f8 fd13 	bl	80012f4 <HAL_CRC_Calculate>
 80088ce:	6178      	str	r0, [r7, #20]

	sprintf(temp, "%x\n", (unsigned int)crcFlashResult);
 80088d0:	f107 0308 	add.w	r3, r7, #8
 80088d4:	697a      	ldr	r2, [r7, #20]
 80088d6:	4907      	ldr	r1, [pc, #28]	; (80088f4 <crc_whole_flash_calc_callback+0x44>)
 80088d8:	4618      	mov	r0, r3
 80088da:	f003 f911 	bl	800bb00 <siprintf>
	uart_print(temp);
 80088de:	f107 0308 	add.w	r3, r7, #8
 80088e2:	4618      	mov	r0, r3
 80088e4:	f002 f98c 	bl	800ac00 <uart_print>
}
 80088e8:	bf00      	nop
 80088ea:	3720      	adds	r7, #32
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	200006f8 	.word	0x200006f8
 80088f4:	0800d960 	.word	0x0800d960

080088f8 <iwdg_test_callback>:

void iwdg_test_callback(char* token)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
	uart_print(OK);
 8008900:	4801      	ldr	r0, [pc, #4]	; (8008908 <iwdg_test_callback+0x10>)
 8008902:	f002 f97d 	bl	800ac00 <uart_print>
	while(1);
 8008906:	e7fe      	b.n	8008906 <iwdg_test_callback+0xe>
 8008908:	0800d964 	.word	0x0800d964

0800890c <flash_lock_callback>:
}

void flash_lock_callback(char* token)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b08a      	sub	sp, #40	; 0x28
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
	 *It does not prevent one part of code to read another part, or even rewrite.
	 *PCROP allows you to use debugger to debug your code,
	 *but protects reading and rewriting the "secret" part.*/

	FLASH_OBProgramInitTypeDef obConfig;
	HAL_FLASHEx_OBGetConfig(&obConfig);
 8008914:	f107 030c 	add.w	r3, r7, #12
 8008918:	4618      	mov	r0, r3
 800891a:	f7f9 fd33 	bl	8002384 <HAL_FLASHEx_OBGetConfig>

	if (obConfig.RDPLevel == OB_RDP_LEVEL_0) {
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	2baa      	cmp	r3, #170	; 0xaa
 8008922:	d130      	bne.n	8008986 <flash_lock_callback+0x7a>
		obConfig.RDPLevel = OB_RDP_LEVEL_1;
 8008924:	2355      	movs	r3, #85	; 0x55
 8008926:	61fb      	str	r3, [r7, #28]
		obConfig.OptionType = OPTIONBYTE_RDP;
 8008928:	2302      	movs	r3, #2
 800892a:	60fb      	str	r3, [r7, #12]

		if (HAL_FLASH_Unlock() != HAL_OK)
 800892c:	f7f9 fa88 	bl	8001e40 <HAL_FLASH_Unlock>
 8008930:	4603      	mov	r3, r0
 8008932:	2b00      	cmp	r3, #0
 8008934:	d001      	beq.n	800893a <flash_lock_callback+0x2e>
		{
			Error_Handler();
 8008936:	f002 f991 	bl	800ac5c <Error_Handler>
		}
		if (HAL_FLASH_OB_Unlock() != HAL_OK)
 800893a:	f7f9 fab3 	bl	8001ea4 <HAL_FLASH_OB_Unlock>
 800893e:	4603      	mov	r3, r0
 8008940:	2b00      	cmp	r3, #0
 8008942:	d001      	beq.n	8008948 <flash_lock_callback+0x3c>
		{
			Error_Handler();
 8008944:	f002 f98a 	bl	800ac5c <Error_Handler>
		}
		if (HAL_FLASHEx_OBProgram(&obConfig) != HAL_OK)
 8008948:	f107 030c 	add.w	r3, r7, #12
 800894c:	4618      	mov	r0, r3
 800894e:	f7f9 fc93 	bl	8002278 <HAL_FLASHEx_OBProgram>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <flash_lock_callback+0x50>
		{
			Error_Handler();
 8008958:	f002 f980 	bl	800ac5c <Error_Handler>
		}
		if (HAL_FLASH_OB_Launch() != HAL_OK)
 800895c:	f7f9 face 	bl	8001efc <HAL_FLASH_OB_Launch>
 8008960:	4603      	mov	r3, r0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d001      	beq.n	800896a <flash_lock_callback+0x5e>
		{
			Error_Handler();
 8008966:	f002 f979 	bl	800ac5c <Error_Handler>
		}
		if (HAL_FLASH_OB_Lock() != HAL_OK)
 800896a:	f7f9 fab7 	bl	8001edc <HAL_FLASH_OB_Lock>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <flash_lock_callback+0x6c>
		{
			Error_Handler();
 8008974:	f002 f972 	bl	800ac5c <Error_Handler>
		}
		if (HAL_FLASH_Lock() != HAL_OK)
 8008978:	f7f9 fa84 	bl	8001e84 <HAL_FLASH_Lock>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d001      	beq.n	8008986 <flash_lock_callback+0x7a>
		{
			Error_Handler();
 8008982:	f002 f96b 	bl	800ac5c <Error_Handler>
		MY_FLASH_SetSectorAddrs(7, sector_7_addr);
		uint32_t myTestWrite[1] = {0xDEADBEEF}; 		//0xFFFFFFFF, 0xDEADBEEF
		MY_FLASH_WriteN(131072-4, myTestWrite2, 1, DATA_TYPE_32);
		*/
	}
}
 8008986:	bf00      	nop
 8008988:	3728      	adds	r7, #40	; 0x28
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
	...

08008990 <set_SN_callback>:

void set_SN_callback(char* token)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b084      	sub	sp, #16
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
	/*if (WRP_sector_disable() != HAL_OK)
	{
		Error_Handler();
	}*/
	uint32_t sector_7_addr = 0x08060000;		//Sector 7 address
 8008998:	4b09      	ldr	r3, [pc, #36]	; (80089c0 <set_SN_callback+0x30>)
 800899a:	60fb      	str	r3, [r7, #12]
	MY_FLASH_SetSectorAddrs(7, sector_7_addr);
 800899c:	68f9      	ldr	r1, [r7, #12]
 800899e:	2007      	movs	r0, #7
 80089a0:	f000 f9b2 	bl	8008d08 <MY_FLASH_SetSectorAddrs>
	uint32_t myTestWrite[1] = {0xDEADBEEF}; //0xFFFFFFFF, 0xDEADBEEF
 80089a4:	4b07      	ldr	r3, [pc, #28]	; (80089c4 <set_SN_callback+0x34>)
 80089a6:	60bb      	str	r3, [r7, #8]
	MY_FLASH_WriteN(0, myTestWrite, 1, DATA_TYPE_32);
 80089a8:	f107 0108 	add.w	r1, r7, #8
 80089ac:	2302      	movs	r3, #2
 80089ae:	2201      	movs	r2, #1
 80089b0:	2000      	movs	r0, #0
 80089b2:	f000 f9bf 	bl	8008d34 <MY_FLASH_WriteN>

	/*if (WRP_sector_enable() != HAL_OK)
	{
		Error_Handler();
	}*/
}
 80089b6:	bf00      	nop
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	08060000 	.word	0x08060000
 80089c4:	deadbeef 	.word	0xdeadbeef

080089c8 <get_SN_callback>:

void get_SN_callback(char* token)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b088      	sub	sp, #32
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
	char temp [9];
	uint32_t sector_7_addr = 0x08060000;		//Sector 7 address
 80089d0:	4b0e      	ldr	r3, [pc, #56]	; (8008a0c <get_SN_callback+0x44>)
 80089d2:	61fb      	str	r3, [r7, #28]
	MY_FLASH_SetSectorAddrs(7, sector_7_addr);
 80089d4:	69f9      	ldr	r1, [r7, #28]
 80089d6:	2007      	movs	r0, #7
 80089d8:	f000 f996 	bl	8008d08 <MY_FLASH_SetSectorAddrs>
	uint32_t myTestRead[1];
	MY_FLASH_ReadN(0, myTestRead, 1, DATA_TYPE_32);
 80089dc:	f107 010c 	add.w	r1, r7, #12
 80089e0:	2302      	movs	r3, #2
 80089e2:	2201      	movs	r2, #1
 80089e4:	2000      	movs	r0, #0
 80089e6:	f000 fa17 	bl	8008e18 <MY_FLASH_ReadN>

	sprintf(temp, "%x\n", (unsigned int)myTestRead[0]);
 80089ea:	68fa      	ldr	r2, [r7, #12]
 80089ec:	f107 0310 	add.w	r3, r7, #16
 80089f0:	4907      	ldr	r1, [pc, #28]	; (8008a10 <get_SN_callback+0x48>)
 80089f2:	4618      	mov	r0, r3
 80089f4:	f003 f884 	bl	800bb00 <siprintf>
	uart_print(temp);
 80089f8:	f107 0310 	add.w	r3, r7, #16
 80089fc:	4618      	mov	r0, r3
 80089fe:	f002 f8ff 	bl	800ac00 <uart_print>
}
 8008a02:	bf00      	nop
 8008a04:	3720      	adds	r7, #32
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	08060000 	.word	0x08060000
 8008a10:	0800d960 	.word	0x0800d960

08008a14 <start_tick_callback>:

void start_tick_callback(char* token)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b08c      	sub	sp, #48	; 0x30
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef sAlarm = {0};
 8008a1c:	f107 0308 	add.w	r3, r7, #8
 8008a20:	2228      	movs	r2, #40	; 0x28
 8008a22:	2100      	movs	r1, #0
 8008a24:	4618      	mov	r0, r3
 8008a26:	f002 fc06 	bl	800b236 <memset>
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = 0;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	723b      	strb	r3, [r7, #8]
	  sAlarm.AlarmTime.Minutes = 0;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	727b      	strb	r3, [r7, #9]
	  sAlarm.AlarmTime.Seconds = 1;
 8008a32:	2301      	movs	r3, #1
 8008a34:	72bb      	strb	r3, [r7, #10]
	  sAlarm.AlarmTime.SubSeconds = 0;
 8008a36:	2300      	movs	r3, #0
 8008a38:	60fb      	str	r3, [r7, #12]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	617b      	str	r3, [r7, #20]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	61bb      	str	r3, [r7, #24]
	  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8008a42:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
 8008a46:	61fb      	str	r3, [r7, #28]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	623b      	str	r3, [r7, #32]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	627b      	str	r3, [r7, #36]	; 0x24
	  sAlarm.AlarmDateWeekDay = 1;
 8008a50:	2301      	movs	r3, #1
 8008a52:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  sAlarm.Alarm = RTC_ALARM_A;
 8008a56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8008a5c:	f107 0308 	add.w	r3, r7, #8
 8008a60:	2200      	movs	r2, #0
 8008a62:	4619      	mov	r1, r3
 8008a64:	4805      	ldr	r0, [pc, #20]	; (8008a7c <start_tick_callback+0x68>)
 8008a66:	f7fc fe01 	bl	800566c <HAL_RTC_SetAlarm_IT>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d001      	beq.n	8008a74 <start_tick_callback+0x60>
	  {
	    Error_Handler();
 8008a70:	f002 f8f4 	bl	800ac5c <Error_Handler>
	  }
}
 8008a74:	bf00      	nop
 8008a76:	3730      	adds	r7, #48	; 0x30
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}
 8008a7c:	2000086c 	.word	0x2000086c

08008a80 <stop_tick_callback>:

void stop_tick_callback(char* token)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8008a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008a8c:	4803      	ldr	r0, [pc, #12]	; (8008a9c <stop_tick_callback+0x1c>)
 8008a8e:	f7fd f8d7 	bl	8005c40 <HAL_RTC_DeactivateAlarm>
}
 8008a92:	bf00      	nop
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	2000086c 	.word	0x2000086c

08008aa0 <assert_0_callback>:

void assert_0_callback(char* token)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
	assert_param(0);
 8008aa8:	21c1      	movs	r1, #193	; 0xc1
 8008aaa:	4803      	ldr	r0, [pc, #12]	; (8008ab8 <assert_0_callback+0x18>)
 8008aac:	f002 f8de 	bl	800ac6c <assert_failed>
}
 8008ab0:	bf00      	nop
 8008ab2:	3708      	adds	r7, #8
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	0800d968 	.word	0x0800d968

08008abc <clear_assert_flag_callback>:

void clear_assert_flag_callback(char* token)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
	s_assert_struct.flag = ASSERT_FLAG_OFF;
 8008ac4:	4b04      	ldr	r3, [pc, #16]	; (8008ad8 <clear_assert_flag_callback+0x1c>)
 8008ac6:	2255      	movs	r2, #85	; 0x55
 8008ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8008acc:	bf00      	nop
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	20000000 	.word	0x20000000

08008adc <lsm6dsl_per_sample_enable_callback>:

void lsm6dsl_per_sample_enable_callback(char* token)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b082      	sub	sp, #8
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
	LSM6DSL_Per_Sample_Init();
 8008ae4:	f000 fa7e 	bl	8008fe4 <LSM6DSL_Per_Sample_Init>
}
 8008ae8:	bf00      	nop
 8008aea:	3708      	adds	r7, #8
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <lsm6dsl_fifo_enable_callback>:

void lsm6dsl_fifo_enable_callback(char* token)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
	LSM6DSL_FIFO_Init();
 8008af8:	f000 fab0 	bl	800905c <LSM6DSL_FIFO_Init>
}
 8008afc:	bf00      	nop
 8008afe:	3708      	adds	r7, #8
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <lsm6dsl_disable_callback>:

void lsm6dsl_disable_callback(char* token)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
	LSM6DSL_Per_Sample_Disable();
 8008b0c:	f000 fa8c 	bl	8009028 <LSM6DSL_Per_Sample_Disable>
	LSM6DSL_FIFO_Disable();
 8008b10:	f000 faec 	bl	80090ec <LSM6DSL_FIFO_Disable>
}
 8008b14:	bf00      	nop
 8008b16:	3708      	adds	r7, #8
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <kickDog>:
extern void uart_print(char* token);


#ifdef IWDG_ENABLE
void kickDog(void)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8008b20:	4802      	ldr	r0, [pc, #8]	; (8008b2c <kickDog+0x10>)
 8008b22:	f7fb fa11 	bl	8003f48 <HAL_IWDG_Refresh>
}
 8008b26:	bf00      	nop
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	200006ec 	.word	0x200006ec

08008b30 <reset_cause_get>:
#endif

reset_cause_t reset_cause_get(void)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
    reset_cause_t reset_cause;

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST))
 8008b36:	4b26      	ldr	r3, [pc, #152]	; (8008bd0 <reset_cause_get+0xa0>)
 8008b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	da02      	bge.n	8008b44 <reset_cause_get+0x14>
    {
        reset_cause = RESET_CAUSE_LOW_POWER_RESET;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	71fb      	strb	r3, [r7, #7]
 8008b42:	e037      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST))
 8008b44:	4b22      	ldr	r3, [pc, #136]	; (8008bd0 <reset_cause_get+0xa0>)
 8008b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d002      	beq.n	8008b56 <reset_cause_get+0x26>
    {
        reset_cause = RESET_CAUSE_WINDOW_WATCHDOG_RESET;
 8008b50:	2302      	movs	r3, #2
 8008b52:	71fb      	strb	r3, [r7, #7]
 8008b54:	e02e      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST))
 8008b56:	4b1e      	ldr	r3, [pc, #120]	; (8008bd0 <reset_cause_get+0xa0>)
 8008b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d002      	beq.n	8008b68 <reset_cause_get+0x38>
    {
        reset_cause = RESET_CAUSE_INDEPENDENT_WATCHDOG_RESET;
 8008b62:	2303      	movs	r3, #3
 8008b64:	71fb      	strb	r3, [r7, #7]
 8008b66:	e025      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST))
 8008b68:	4b19      	ldr	r3, [pc, #100]	; (8008bd0 <reset_cause_get+0xa0>)
 8008b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d002      	beq.n	8008b7a <reset_cause_get+0x4a>
    {
        reset_cause = RESET_CAUSE_SOFTWARE_RESET;
 8008b74:	2304      	movs	r3, #4
 8008b76:	71fb      	strb	r3, [r7, #7]
 8008b78:	e01c      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 8008b7a:	4b15      	ldr	r3, [pc, #84]	; (8008bd0 <reset_cause_get+0xa0>)
 8008b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d002      	beq.n	8008b8c <reset_cause_get+0x5c>
    {
        reset_cause = RESET_CAUSE_POWER_ON_POWER_DOWN_RESET;
 8008b86:	2305      	movs	r3, #5
 8008b88:	71fb      	strb	r3, [r7, #7]
 8008b8a:	e013      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST))
 8008b8c:	4b10      	ldr	r3, [pc, #64]	; (8008bd0 <reset_cause_get+0xa0>)
 8008b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d002      	beq.n	8008b9e <reset_cause_get+0x6e>
    {
        reset_cause = RESET_CAUSE_EXTERNAL_RESET_PIN_RESET;
 8008b98:	2306      	movs	r3, #6
 8008b9a:	71fb      	strb	r3, [r7, #7]
 8008b9c:	e00a      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST))
 8008b9e:	4b0c      	ldr	r3, [pc, #48]	; (8008bd0 <reset_cause_get+0xa0>)
 8008ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <reset_cause_get+0x80>
    {
        reset_cause = RESET_CAUSE_BROWNOUT_RESET;
 8008baa:	2307      	movs	r3, #7
 8008bac:	71fb      	strb	r3, [r7, #7]
 8008bae:	e001      	b.n	8008bb4 <reset_cause_get+0x84>
    }
    else
    {
        reset_cause = RESET_CAUSE_UNKNOWN;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	71fb      	strb	r3, [r7, #7]
    }

    __HAL_RCC_CLEAR_RESET_FLAGS();
 8008bb4:	4b06      	ldr	r3, [pc, #24]	; (8008bd0 <reset_cause_get+0xa0>)
 8008bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bb8:	4a05      	ldr	r2, [pc, #20]	; (8008bd0 <reset_cause_get+0xa0>)
 8008bba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008bbe:	6753      	str	r3, [r2, #116]	; 0x74

    return reset_cause;
 8008bc0:	79fb      	ldrb	r3, [r7, #7]
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	40023800 	.word	0x40023800

08008bd4 <reset_cause_get_name>:


const char * reset_cause_get_name(reset_cause_t reset_cause)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	4603      	mov	r3, r0
 8008bdc:	71fb      	strb	r3, [r7, #7]
    const char * reset_cause_name = "TBD";
 8008bde:	4b1c      	ldr	r3, [pc, #112]	; (8008c50 <reset_cause_get_name+0x7c>)
 8008be0:	60fb      	str	r3, [r7, #12]

    switch (reset_cause)
 8008be2:	79fb      	ldrb	r3, [r7, #7]
 8008be4:	2b07      	cmp	r3, #7
 8008be6:	d82b      	bhi.n	8008c40 <reset_cause_get_name+0x6c>
 8008be8:	a201      	add	r2, pc, #4	; (adr r2, 8008bf0 <reset_cause_get_name+0x1c>)
 8008bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bee:	bf00      	nop
 8008bf0:	08008c11 	.word	0x08008c11
 8008bf4:	08008c17 	.word	0x08008c17
 8008bf8:	08008c1d 	.word	0x08008c1d
 8008bfc:	08008c23 	.word	0x08008c23
 8008c00:	08008c29 	.word	0x08008c29
 8008c04:	08008c2f 	.word	0x08008c2f
 8008c08:	08008c35 	.word	0x08008c35
 8008c0c:	08008c3b 	.word	0x08008c3b
    {
        case RESET_CAUSE_UNKNOWN:
            reset_cause_name = "UNKNOWN";
 8008c10:	4b10      	ldr	r3, [pc, #64]	; (8008c54 <reset_cause_get_name+0x80>)
 8008c12:	60fb      	str	r3, [r7, #12]
            break;
 8008c14:	e014      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_LOW_POWER_RESET:
            reset_cause_name = "LOW_POWER_RESET";
 8008c16:	4b10      	ldr	r3, [pc, #64]	; (8008c58 <reset_cause_get_name+0x84>)
 8008c18:	60fb      	str	r3, [r7, #12]
            break;
 8008c1a:	e011      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_WINDOW_WATCHDOG_RESET:
            reset_cause_name = "WINDOW_WATCHDOG_RESET";
 8008c1c:	4b0f      	ldr	r3, [pc, #60]	; (8008c5c <reset_cause_get_name+0x88>)
 8008c1e:	60fb      	str	r3, [r7, #12]
            break;
 8008c20:	e00e      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_INDEPENDENT_WATCHDOG_RESET:
            reset_cause_name = "INDEPENDENT_WATCHDOG_RESET";
 8008c22:	4b0f      	ldr	r3, [pc, #60]	; (8008c60 <reset_cause_get_name+0x8c>)
 8008c24:	60fb      	str	r3, [r7, #12]
            break;
 8008c26:	e00b      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_SOFTWARE_RESET:
            reset_cause_name = "SOFTWARE_RESET";
 8008c28:	4b0e      	ldr	r3, [pc, #56]	; (8008c64 <reset_cause_get_name+0x90>)
 8008c2a:	60fb      	str	r3, [r7, #12]
            break;
 8008c2c:	e008      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_POWER_ON_POWER_DOWN_RESET:
            reset_cause_name = "POWER-ON_RESET (POR) / POWER-DOWN_RESET (PDR)";
 8008c2e:	4b0e      	ldr	r3, [pc, #56]	; (8008c68 <reset_cause_get_name+0x94>)
 8008c30:	60fb      	str	r3, [r7, #12]
            break;
 8008c32:	e005      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_EXTERNAL_RESET_PIN_RESET:
            reset_cause_name = "EXTERNAL_RESET_PIN_RESET";
 8008c34:	4b0d      	ldr	r3, [pc, #52]	; (8008c6c <reset_cause_get_name+0x98>)
 8008c36:	60fb      	str	r3, [r7, #12]
            break;
 8008c38:	e002      	b.n	8008c40 <reset_cause_get_name+0x6c>
        case RESET_CAUSE_BROWNOUT_RESET:
            reset_cause_name = "BROWNOUT_RESET (BOR)";
 8008c3a:	4b0d      	ldr	r3, [pc, #52]	; (8008c70 <reset_cause_get_name+0x9c>)
 8008c3c:	60fb      	str	r3, [r7, #12]
            break;
 8008c3e:	bf00      	nop
    }

    return reset_cause_name;
 8008c40:	68fb      	ldr	r3, [r7, #12]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	0800d97c 	.word	0x0800d97c
 8008c54:	0800d980 	.word	0x0800d980
 8008c58:	0800d988 	.word	0x0800d988
 8008c5c:	0800d998 	.word	0x0800d998
 8008c60:	0800d9b0 	.word	0x0800d9b0
 8008c64:	0800d9cc 	.word	0x0800d9cc
 8008c68:	0800d9dc 	.word	0x0800d9dc
 8008c6c:	0800da0c 	.word	0x0800da0c
 8008c70:	0800da28 	.word	0x0800da28

08008c74 <enter_sleep_mode>:

void enter_sleep_mode(void)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b082      	sub	sp, #8
 8008c78:	af00      	add	r7, sp, #0
	  uart_print("Going into SLEEP MODE in 1 second\n");
 8008c7a:	4818      	ldr	r0, [pc, #96]	; (8008cdc <enter_sleep_mode+0x68>)
 8008c7c:	f001 ffc0 	bl	800ac00 <uart_print>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8008c80:	2201      	movs	r2, #1
 8008c82:	2120      	movs	r1, #32
 8008c84:	4816      	ldr	r0, [pc, #88]	; (8008ce0 <enter_sleep_mode+0x6c>)
 8008c86:	f7fa f82d 	bl	8002ce4 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8008c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008c8e:	f7f8 f985 	bl	8000f9c <HAL_Delay>

	  // Enters to sleep mode
	  HAL_SuspendTick();
 8008c92:	f7f8 f9a5 	bl	8000fe0 <HAL_SuspendTick>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008c96:	2200      	movs	r2, #0
 8008c98:	2120      	movs	r1, #32
 8008c9a:	4811      	ldr	r0, [pc, #68]	; (8008ce0 <enter_sleep_mode+0x6c>)
 8008c9c:	f7fa f822 	bl	8002ce4 <HAL_GPIO_WritePin>
	  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8008ca0:	2101      	movs	r1, #1
 8008ca2:	2000      	movs	r0, #0
 8008ca4:	f7fb f960 	bl	8003f68 <HAL_PWR_EnterSLEEPMode>
	  HAL_ResumeTick();
 8008ca8:	f7f8 f9aa 	bl	8001000 <HAL_ResumeTick>
	  uart_print("WakeUP from SLEEP\n");
 8008cac:	480d      	ldr	r0, [pc, #52]	; (8008ce4 <enter_sleep_mode+0x70>)
 8008cae:	f001 ffa7 	bl	800ac00 <uart_print>

	  for (int i=0; i<20; i++)
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	607b      	str	r3, [r7, #4]
 8008cb6:	e009      	b.n	8008ccc <enter_sleep_mode+0x58>
	  {
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8008cb8:	2120      	movs	r1, #32
 8008cba:	4809      	ldr	r0, [pc, #36]	; (8008ce0 <enter_sleep_mode+0x6c>)
 8008cbc:	f7fa f844 	bl	8002d48 <HAL_GPIO_TogglePin>
		  HAL_Delay(100);
 8008cc0:	2064      	movs	r0, #100	; 0x64
 8008cc2:	f7f8 f96b 	bl	8000f9c <HAL_Delay>
	  for (int i=0; i<20; i++)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	3301      	adds	r3, #1
 8008cca:	607b      	str	r3, [r7, #4]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b13      	cmp	r3, #19
 8008cd0:	ddf2      	ble.n	8008cb8 <enter_sleep_mode+0x44>
	  }
}
 8008cd2:	bf00      	nop
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	0800da40 	.word	0x0800da40
 8008ce0:	40020000 	.word	0x40020000
 8008ce4:	0800da64 	.word	0x0800da64

08008ce8 <MY_FLASH_EraseSector>:
static uint8_t MY_SectorNum;

//functions definitions
//1. Erase Sector
static void MY_FLASH_EraseSector(void)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8008cec:	f7f9 f8a8 	bl	8001e40 <HAL_FLASH_Unlock>
	//Erase the required Flash sector
	FLASH_Erase_Sector(MY_SectorNum, FLASH_VOLTAGE_RANGE_3);
 8008cf0:	4b04      	ldr	r3, [pc, #16]	; (8008d04 <MY_FLASH_EraseSector+0x1c>)
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	2102      	movs	r1, #2
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f7f9 fb68 	bl	80023cc <FLASH_Erase_Sector>
	HAL_FLASH_Lock();
 8008cfc:	f7f9 f8c2 	bl	8001e84 <HAL_FLASH_Lock>
}
 8008d00:	bf00      	nop
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	2000027c 	.word	0x2000027c

08008d08 <MY_FLASH_SetSectorAddrs>:

//2. Set Sector Adress
void MY_FLASH_SetSectorAddrs(uint8_t sector, uint32_t addrs)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	4603      	mov	r3, r0
 8008d10:	6039      	str	r1, [r7, #0]
 8008d12:	71fb      	strb	r3, [r7, #7]
	MY_SectorNum = sector;
 8008d14:	4a05      	ldr	r2, [pc, #20]	; (8008d2c <MY_FLASH_SetSectorAddrs+0x24>)
 8008d16:	79fb      	ldrb	r3, [r7, #7]
 8008d18:	7013      	strb	r3, [r2, #0]
	MY_SectorAddrs = addrs;
 8008d1a:	4a05      	ldr	r2, [pc, #20]	; (8008d30 <MY_FLASH_SetSectorAddrs+0x28>)
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	6013      	str	r3, [r2, #0]
}
 8008d20:	bf00      	nop
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr
 8008d2c:	2000027c 	.word	0x2000027c
 8008d30:	20000278 	.word	0x20000278

08008d34 <MY_FLASH_WriteN>:

//3. Write Flash
void MY_FLASH_WriteN(uint32_t idx, void *wrBuf, uint32_t Nsize, DataTypeDef dataType)
{
 8008d34:	b590      	push	{r4, r7, lr}
 8008d36:	b089      	sub	sp, #36	; 0x24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	70fb      	strb	r3, [r7, #3]
	uint32_t flashAddress = MY_SectorAddrs + idx;
 8008d42:	4b34      	ldr	r3, [pc, #208]	; (8008e14 <MY_FLASH_WriteN+0xe0>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	4413      	add	r3, r2
 8008d4a:	61fb      	str	r3, [r7, #28]

	//Erase sector before write
	MY_FLASH_EraseSector();
 8008d4c:	f7ff ffcc 	bl	8008ce8 <MY_FLASH_EraseSector>

	//Unlock Flash
	HAL_FLASH_Unlock();
 8008d50:	f7f9 f876 	bl	8001e40 <HAL_FLASH_Unlock>
	//Write to Flash
	switch(dataType)
 8008d54:	78fb      	ldrb	r3, [r7, #3]
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d01e      	beq.n	8008d98 <MY_FLASH_WriteN+0x64>
 8008d5a:	2b02      	cmp	r3, #2
 8008d5c:	d038      	beq.n	8008dd0 <MY_FLASH_WriteN+0x9c>
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d151      	bne.n	8008e06 <MY_FLASH_WriteN+0xd2>
	{
		case DATA_TYPE_8:
				for(uint32_t i=0; i<Nsize; i++)
 8008d62:	2300      	movs	r3, #0
 8008d64:	61bb      	str	r3, [r7, #24]
 8008d66:	e012      	b.n	8008d8e <MY_FLASH_WriteN+0x5a>
				{
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, flashAddress , ((uint8_t *)wrBuf)[i]);
 8008d68:	68ba      	ldr	r2, [r7, #8]
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	f04f 0400 	mov.w	r4, #0
 8008d76:	461a      	mov	r2, r3
 8008d78:	4623      	mov	r3, r4
 8008d7a:	69f9      	ldr	r1, [r7, #28]
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	f7f8 fff9 	bl	8001d74 <HAL_FLASH_Program>
					flashAddress++;
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	3301      	adds	r3, #1
 8008d86:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	61bb      	str	r3, [r7, #24]
 8008d8e:	69ba      	ldr	r2, [r7, #24]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d3e8      	bcc.n	8008d68 <MY_FLASH_WriteN+0x34>
				}
			break;
 8008d96:	e036      	b.n	8008e06 <MY_FLASH_WriteN+0xd2>

		case DATA_TYPE_16:
				for(uint32_t i=0; i<Nsize; i++)
 8008d98:	2300      	movs	r3, #0
 8008d9a:	617b      	str	r3, [r7, #20]
 8008d9c:	e013      	b.n	8008dc6 <MY_FLASH_WriteN+0x92>
				{
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, flashAddress , ((uint16_t *)wrBuf)[i]);
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	005b      	lsls	r3, r3, #1
 8008da2:	68ba      	ldr	r2, [r7, #8]
 8008da4:	4413      	add	r3, r2
 8008da6:	881b      	ldrh	r3, [r3, #0]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	f04f 0400 	mov.w	r4, #0
 8008dae:	461a      	mov	r2, r3
 8008db0:	4623      	mov	r3, r4
 8008db2:	69f9      	ldr	r1, [r7, #28]
 8008db4:	2001      	movs	r0, #1
 8008db6:	f7f8 ffdd 	bl	8001d74 <HAL_FLASH_Program>
					flashAddress+=2;
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	3302      	adds	r3, #2
 8008dbe:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	617b      	str	r3, [r7, #20]
 8008dc6:	697a      	ldr	r2, [r7, #20]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d3e7      	bcc.n	8008d9e <MY_FLASH_WriteN+0x6a>
				}
			break;
 8008dce:	e01a      	b.n	8008e06 <MY_FLASH_WriteN+0xd2>

		case DATA_TYPE_32:
				for(uint32_t i=0; i<Nsize; i++)
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	613b      	str	r3, [r7, #16]
 8008dd4:	e012      	b.n	8008dfc <MY_FLASH_WriteN+0xc8>
				{
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flashAddress , ((uint32_t *)wrBuf)[i]);
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	68ba      	ldr	r2, [r7, #8]
 8008ddc:	4413      	add	r3, r2
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f04f 0400 	mov.w	r4, #0
 8008de4:	461a      	mov	r2, r3
 8008de6:	4623      	mov	r3, r4
 8008de8:	69f9      	ldr	r1, [r7, #28]
 8008dea:	2002      	movs	r0, #2
 8008dec:	f7f8 ffc2 	bl	8001d74 <HAL_FLASH_Program>
					flashAddress+=4;
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	3304      	adds	r3, #4
 8008df4:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	613b      	str	r3, [r7, #16]
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d3e8      	bcc.n	8008dd6 <MY_FLASH_WriteN+0xa2>
				}
			break;
 8008e04:	bf00      	nop
	}
	//Lock the Flash space
	HAL_FLASH_Lock();
 8008e06:	f7f9 f83d 	bl	8001e84 <HAL_FLASH_Lock>
}
 8008e0a:	bf00      	nop
 8008e0c:	3724      	adds	r7, #36	; 0x24
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd90      	pop	{r4, r7, pc}
 8008e12:	bf00      	nop
 8008e14:	20000278 	.word	0x20000278

08008e18 <MY_FLASH_ReadN>:
//4. Read Flash
void MY_FLASH_ReadN(uint32_t idx, void *rdBuf, uint32_t Nsize, DataTypeDef dataType)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b089      	sub	sp, #36	; 0x24
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	60f8      	str	r0, [r7, #12]
 8008e20:	60b9      	str	r1, [r7, #8]
 8008e22:	607a      	str	r2, [r7, #4]
 8008e24:	70fb      	strb	r3, [r7, #3]
	uint32_t flashAddress = MY_SectorAddrs + idx;
 8008e26:	4b28      	ldr	r3, [pc, #160]	; (8008ec8 <MY_FLASH_ReadN+0xb0>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	61fb      	str	r3, [r7, #28]

	switch(dataType)
 8008e30:	78fb      	ldrb	r3, [r7, #3]
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d018      	beq.n	8008e68 <MY_FLASH_ReadN+0x50>
 8008e36:	2b02      	cmp	r3, #2
 8008e38:	d02b      	beq.n	8008e92 <MY_FLASH_ReadN+0x7a>
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d000      	beq.n	8008e40 <MY_FLASH_ReadN+0x28>
					*((uint32_t *)rdBuf + i) = *(uint32_t *)flashAddress;
					flashAddress+=4;
				}
			break;
	}
}
 8008e3e:	e03d      	b.n	8008ebc <MY_FLASH_ReadN+0xa4>
				for(uint32_t i=0; i<Nsize; i++)
 8008e40:	2300      	movs	r3, #0
 8008e42:	61bb      	str	r3, [r7, #24]
 8008e44:	e00b      	b.n	8008e5e <MY_FLASH_ReadN+0x46>
					*((uint8_t *)rdBuf + i) = *(uint8_t *)flashAddress;
 8008e46:	69fa      	ldr	r2, [r7, #28]
 8008e48:	68b9      	ldr	r1, [r7, #8]
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	440b      	add	r3, r1
 8008e4e:	7812      	ldrb	r2, [r2, #0]
 8008e50:	701a      	strb	r2, [r3, #0]
					flashAddress++;
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	3301      	adds	r3, #1
 8008e56:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	61bb      	str	r3, [r7, #24]
 8008e5e:	69ba      	ldr	r2, [r7, #24]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d3ef      	bcc.n	8008e46 <MY_FLASH_ReadN+0x2e>
			break;
 8008e66:	e029      	b.n	8008ebc <MY_FLASH_ReadN+0xa4>
				for(uint32_t i=0; i<Nsize; i++)
 8008e68:	2300      	movs	r3, #0
 8008e6a:	617b      	str	r3, [r7, #20]
 8008e6c:	e00c      	b.n	8008e88 <MY_FLASH_ReadN+0x70>
					*((uint16_t *)rdBuf + i) = *(uint16_t *)flashAddress;
 8008e6e:	69fa      	ldr	r2, [r7, #28]
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	005b      	lsls	r3, r3, #1
 8008e74:	68b9      	ldr	r1, [r7, #8]
 8008e76:	440b      	add	r3, r1
 8008e78:	8812      	ldrh	r2, [r2, #0]
 8008e7a:	801a      	strh	r2, [r3, #0]
					flashAddress+=2;
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	3302      	adds	r3, #2
 8008e80:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	3301      	adds	r3, #1
 8008e86:	617b      	str	r3, [r7, #20]
 8008e88:	697a      	ldr	r2, [r7, #20]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d3ee      	bcc.n	8008e6e <MY_FLASH_ReadN+0x56>
			break;
 8008e90:	e014      	b.n	8008ebc <MY_FLASH_ReadN+0xa4>
				for(uint32_t i=0; i<Nsize; i++)
 8008e92:	2300      	movs	r3, #0
 8008e94:	613b      	str	r3, [r7, #16]
 8008e96:	e00c      	b.n	8008eb2 <MY_FLASH_ReadN+0x9a>
					*((uint32_t *)rdBuf + i) = *(uint32_t *)flashAddress;
 8008e98:	69fa      	ldr	r2, [r7, #28]
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	009b      	lsls	r3, r3, #2
 8008e9e:	68b9      	ldr	r1, [r7, #8]
 8008ea0:	440b      	add	r3, r1
 8008ea2:	6812      	ldr	r2, [r2, #0]
 8008ea4:	601a      	str	r2, [r3, #0]
					flashAddress+=4;
 8008ea6:	69fb      	ldr	r3, [r7, #28]
 8008ea8:	3304      	adds	r3, #4
 8008eaa:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	3301      	adds	r3, #1
 8008eb0:	613b      	str	r3, [r7, #16]
 8008eb2:	693a      	ldr	r2, [r7, #16]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d3ee      	bcc.n	8008e98 <MY_FLASH_ReadN+0x80>
			break;
 8008eba:	bf00      	nop
}
 8008ebc:	bf00      	nop
 8008ebe:	3724      	adds	r7, #36	; 0x24
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr
 8008ec8:	20000278 	.word	0x20000278

08008ecc <LSM6DSL_Write>:

stmdev_ctx_t dev_ctx;
char data[100];

int32_t LSM6DSL_Write(void *handle, uint8_t Reg, uint8_t *Bufp, uint16_t len)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b088      	sub	sp, #32
 8008ed0:	af04      	add	r7, sp, #16
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	607a      	str	r2, [r7, #4]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	460b      	mov	r3, r1
 8008eda:	72fb      	strb	r3, [r7, #11]
 8008edc:	4613      	mov	r3, r2
 8008ede:	813b      	strh	r3, [r7, #8]
    HAL_I2C_Mem_Write(handle, LSM6DSL_I2C_ADD_H, Reg, I2C_MEMADD_SIZE_8BIT, Bufp, len, 1000);
 8008ee0:	7afb      	ldrb	r3, [r7, #11]
 8008ee2:	b29a      	uxth	r2, r3
 8008ee4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008ee8:	9302      	str	r3, [sp, #8]
 8008eea:	893b      	ldrh	r3, [r7, #8]
 8008eec:	9301      	str	r3, [sp, #4]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	9300      	str	r3, [sp, #0]
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	21d7      	movs	r1, #215	; 0xd7
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7fa f926 	bl	8003148 <HAL_I2C_Mem_Write>
    return 0;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <LSM6DSL_Read>:

int32_t LSM6DSL_Read(void *handle, uint8_t Reg, uint8_t *Bufp, uint16_t len)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b088      	sub	sp, #32
 8008f0a:	af04      	add	r7, sp, #16
 8008f0c:	60f8      	str	r0, [r7, #12]
 8008f0e:	607a      	str	r2, [r7, #4]
 8008f10:	461a      	mov	r2, r3
 8008f12:	460b      	mov	r3, r1
 8008f14:	72fb      	strb	r3, [r7, #11]
 8008f16:	4613      	mov	r3, r2
 8008f18:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Mem_Read(handle, LSM6DSL_I2C_ADD_H, Reg, I2C_MEMADD_SIZE_8BIT, Bufp, len, 1000);
 8008f1a:	7afb      	ldrb	r3, [r7, #11]
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008f22:	9302      	str	r3, [sp, #8]
 8008f24:	893b      	ldrh	r3, [r7, #8]
 8008f26:	9301      	str	r3, [sp, #4]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	21d7      	movs	r1, #215	; 0xd7
 8008f30:	68f8      	ldr	r0, [r7, #12]
 8008f32:	f7fa fa0f 	bl	8003354 <HAL_I2C_Mem_Read>
	return 0;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3710      	adds	r7, #16
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <LSM6DSL_Init>:

void LSM6DSL_Init (void)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	af00      	add	r7, sp, #0
	/* Initialize mems driver interface */
	dev_ctx.write_reg = LSM6DSL_Write;
 8008f44:	4b21      	ldr	r3, [pc, #132]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f46:	4a22      	ldr	r2, [pc, #136]	; (8008fd0 <LSM6DSL_Init+0x90>)
 8008f48:	601a      	str	r2, [r3, #0]
	dev_ctx.read_reg = LSM6DSL_Read;
 8008f4a:	4b20      	ldr	r3, [pc, #128]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f4c:	4a21      	ldr	r2, [pc, #132]	; (8008fd4 <LSM6DSL_Init+0x94>)
 8008f4e:	605a      	str	r2, [r3, #4]
	dev_ctx.handle = &hi2c1;
 8008f50:	4b1e      	ldr	r3, [pc, #120]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f52:	4a21      	ldr	r2, [pc, #132]	; (8008fd8 <LSM6DSL_Init+0x98>)
 8008f54:	609a      	str	r2, [r3, #8]

	/* Check device ID */
	whoamI = 0;
 8008f56:	4b21      	ldr	r3, [pc, #132]	; (8008fdc <LSM6DSL_Init+0x9c>)
 8008f58:	2200      	movs	r2, #0
 8008f5a:	701a      	strb	r2, [r3, #0]
	lsm6dsl_device_id_get(&dev_ctx, &whoamI);
 8008f5c:	491f      	ldr	r1, [pc, #124]	; (8008fdc <LSM6DSL_Init+0x9c>)
 8008f5e:	481b      	ldr	r0, [pc, #108]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f60:	f000 fc70 	bl	8009844 <lsm6dsl_device_id_get>
	if ( whoamI != LSM6DSL_ID )
 8008f64:	4b1d      	ldr	r3, [pc, #116]	; (8008fdc <LSM6DSL_Init+0x9c>)
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	2b6a      	cmp	r3, #106	; 0x6a
 8008f6a:	d000      	beq.n	8008f6e <LSM6DSL_Init+0x2e>
	{
		while(1); /* device not found */
 8008f6c:	e7fe      	b.n	8008f6c <LSM6DSL_Init+0x2c>
	}

	/* Restore default configuration */
	lsm6dsl_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8008f6e:	2101      	movs	r1, #1
 8008f70:	4816      	ldr	r0, [pc, #88]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f72:	f000 fc78 	bl	8009866 <lsm6dsl_reset_set>
	do {
	lsm6dsl_reset_get(&dev_ctx, &rst);
 8008f76:	491a      	ldr	r1, [pc, #104]	; (8008fe0 <LSM6DSL_Init+0xa0>)
 8008f78:	4814      	ldr	r0, [pc, #80]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f7a:	f000 fc9a 	bl	80098b2 <lsm6dsl_reset_get>
	} while (rst);
 8008f7e:	4b18      	ldr	r3, [pc, #96]	; (8008fe0 <LSM6DSL_Init+0xa0>)
 8008f80:	781b      	ldrb	r3, [r3, #0]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d1f7      	bne.n	8008f76 <LSM6DSL_Init+0x36>

	/* Enable Block Data Update */
	lsm6dsl_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8008f86:	2101      	movs	r1, #1
 8008f88:	4810      	ldr	r0, [pc, #64]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f8a:	f000 fbfb 	bl	8009784 <lsm6dsl_block_data_update_set>

	/* Set Output Data Rate */
	lsm6dsl_xl_data_rate_set(&dev_ctx, LSM6DSL_XL_ODR_12Hz5);
 8008f8e:	2101      	movs	r1, #1
 8008f90:	480e      	ldr	r0, [pc, #56]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f92:	f000 fb85 	bl	80096a0 <lsm6dsl_xl_data_rate_set>
	lsm6dsl_gy_data_rate_set(&dev_ctx, LSM6DSL_GY_ODR_12Hz5);
 8008f96:	2101      	movs	r1, #1
 8008f98:	480c      	ldr	r0, [pc, #48]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008f9a:	f000 fbcd 	bl	8009738 <lsm6dsl_gy_data_rate_set>

	/* Set full scale */
	lsm6dsl_xl_full_scale_set(&dev_ctx, LSM6DSL_8g);
 8008f9e:	2103      	movs	r1, #3
 8008fa0:	480a      	ldr	r0, [pc, #40]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008fa2:	f000 fb57 	bl	8009654 <lsm6dsl_xl_full_scale_set>
	lsm6dsl_gy_full_scale_set(&dev_ctx, LSM6DSL_500dps);
 8008fa6:	2102      	movs	r1, #2
 8008fa8:	4808      	ldr	r0, [pc, #32]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008faa:	f000 fb9f 	bl	80096ec <lsm6dsl_gy_full_scale_set>

	/* Accelerometer - analog filter */
	lsm6dsl_xl_filter_analog_set(&dev_ctx, LSM6DSL_XL_ANA_BW_400Hz);
 8008fae:	2101      	movs	r1, #1
 8008fb0:	4806      	ldr	r0, [pc, #24]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008fb2:	f000 fc97 	bl	80098e4 <lsm6dsl_xl_filter_analog_set>

	/* Accelerometer - LPF1 + LPF2 path */
	lsm6dsl_xl_lp2_bandwidth_set(&dev_ctx, LSM6DSL_XL_LOW_NOISE_LP_ODR_DIV_100);
 8008fb6:	2111      	movs	r1, #17
 8008fb8:	4804      	ldr	r0, [pc, #16]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008fba:	f000 fcb9 	bl	8009930 <lsm6dsl_xl_lp2_bandwidth_set>

	/* Gyroscope - filtering chain */
	lsm6dsl_gy_band_pass_set(&dev_ctx, LSM6DSL_HP_260mHz_LP1_STRONG);
 8008fbe:	21a8      	movs	r1, #168	; 0xa8
 8008fc0:	4802      	ldr	r0, [pc, #8]	; (8008fcc <LSM6DSL_Init+0x8c>)
 8008fc2:	f000 fcec 	bl	800999e <lsm6dsl_gy_band_pass_set>
}
 8008fc6:	bf00      	nop
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	200005c8 	.word	0x200005c8
 8008fd0:	08008ecd 	.word	0x08008ecd
 8008fd4:	08008f07 	.word	0x08008f07
 8008fd8:	20000698 	.word	0x20000698
 8008fdc:	2000058c 	.word	0x2000058c
 8008fe0:	200005a8 	.word	0x200005a8

08008fe4 <LSM6DSL_Per_Sample_Init>:

void LSM6DSL_Per_Sample_Init(void)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
	//LSM6DSL_ACC_Set_INT1_DRDY
	//LSM6DSL_GYRO_Set_INT1_DRDY

	lsm6dsl_pin_polarity_set(&dev_ctx, LSM6DSL_ACTIVE_LOW);
 8008fea:	2101      	movs	r1, #1
 8008fec:	480d      	ldr	r0, [pc, #52]	; (8009024 <LSM6DSL_Per_Sample_Init+0x40>)
 8008fee:	f000 ff7d 	bl	8009eec <lsm6dsl_pin_polarity_set>

	lsm6dsl_data_ready_mode_set(&dev_ctx, LSM6DSL_DRDY_PULSED);
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	480b      	ldr	r0, [pc, #44]	; (8009024 <LSM6DSL_Per_Sample_Init+0x40>)
 8008ff6:	f000 fbff 	bl	80097f8 <lsm6dsl_data_ready_mode_set>

	lsm6dsl_int1_route_t reg;

	lsm6dsl_pin_int1_route_get(&dev_ctx, &reg);
 8008ffa:	1d3b      	adds	r3, r7, #4
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	4809      	ldr	r0, [pc, #36]	; (8009024 <LSM6DSL_Per_Sample_Init+0x40>)
 8009000:	f000 fe9e 	bl	8009d40 <lsm6dsl_pin_int1_route_get>

	reg.int1_drdy_xl = PROPERTY_ENABLE;
 8009004:	793b      	ldrb	r3, [r7, #4]
 8009006:	f043 0301 	orr.w	r3, r3, #1
 800900a:	713b      	strb	r3, [r7, #4]
	reg.int1_drdy_g = PROPERTY_ENABLE;
 800900c:	793b      	ldrb	r3, [r7, #4]
 800900e:	f043 0302 	orr.w	r3, r3, #2
 8009012:	713b      	strb	r3, [r7, #4]

	lsm6dsl_pin_int1_route_set(&dev_ctx, reg);
 8009014:	6879      	ldr	r1, [r7, #4]
 8009016:	4803      	ldr	r0, [pc, #12]	; (8009024 <LSM6DSL_Per_Sample_Init+0x40>)
 8009018:	f000 fd2f 	bl	8009a7a <lsm6dsl_pin_int1_route_set>
}
 800901c:	bf00      	nop
 800901e:	3708      	adds	r7, #8
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	200005c8 	.word	0x200005c8

08009028 <LSM6DSL_Per_Sample_Disable>:
	  //HAL_UART_Transmit( &huart2, s_uart_buffer._p_tx_buffer, strlen( (char*)s_uart_buffer._p_tx_buffer ), 1000 );
	}
}

void LSM6DSL_Per_Sample_Disable (void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
	lsm6dsl_int1_route_t reg;

	lsm6dsl_pin_int1_route_get(&dev_ctx, &reg);
 800902e:	1d3b      	adds	r3, r7, #4
 8009030:	4619      	mov	r1, r3
 8009032:	4809      	ldr	r0, [pc, #36]	; (8009058 <LSM6DSL_Per_Sample_Disable+0x30>)
 8009034:	f000 fe84 	bl	8009d40 <lsm6dsl_pin_int1_route_get>

	reg.int1_drdy_xl = PROPERTY_DISABLE;
 8009038:	793b      	ldrb	r3, [r7, #4]
 800903a:	f36f 0300 	bfc	r3, #0, #1
 800903e:	713b      	strb	r3, [r7, #4]
	reg.int1_drdy_g = PROPERTY_DISABLE;
 8009040:	793b      	ldrb	r3, [r7, #4]
 8009042:	f36f 0341 	bfc	r3, #1, #1
 8009046:	713b      	strb	r3, [r7, #4]

	lsm6dsl_pin_int1_route_set(&dev_ctx, reg);
 8009048:	6879      	ldr	r1, [r7, #4]
 800904a:	4803      	ldr	r0, [pc, #12]	; (8009058 <LSM6DSL_Per_Sample_Disable+0x30>)
 800904c:	f000 fd15 	bl	8009a7a <lsm6dsl_pin_int1_route_set>
}
 8009050:	bf00      	nop
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	200005c8 	.word	0x200005c8

0800905c <LSM6DSL_FIFO_Init>:

void LSM6DSL_FIFO_Init(void)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
	lsm6dsl_pin_polarity_set(&dev_ctx, LSM6DSL_ACTIVE_LOW);
 8009062:	2101      	movs	r1, #1
 8009064:	481d      	ldr	r0, [pc, #116]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 8009066:	f000 ff41 	bl	8009eec <lsm6dsl_pin_polarity_set>

	/* Set acc&gyro FIFO decimation */
	lsm6dsl_dec_fifo_xl_t valXl;
	lsm6dsl_dec_fifo_gyro_t valGy;

	lsm6dsl_fifo_xl_batch_get(&dev_ctx, &valXl);
 800906a:	1dfb      	adds	r3, r7, #7
 800906c:	4619      	mov	r1, r3
 800906e:	481b      	ldr	r0, [pc, #108]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 8009070:	f001 f812 	bl	800a098 <lsm6dsl_fifo_xl_batch_get>
	valXl = LSM6DSL_FIFO_XL_NO_DEC;
 8009074:	2301      	movs	r3, #1
 8009076:	71fb      	strb	r3, [r7, #7]
	lsm6dsl_fifo_xl_batch_set(&dev_ctx, valXl);
 8009078:	79fb      	ldrb	r3, [r7, #7]
 800907a:	4619      	mov	r1, r3
 800907c:	4817      	ldr	r0, [pc, #92]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 800907e:	f000 ffe5 	bl	800a04c <lsm6dsl_fifo_xl_batch_set>

	lsm6dsl_fifo_gy_batch_get(&dev_ctx, &valGy);
 8009082:	1dbb      	adds	r3, r7, #6
 8009084:	4619      	mov	r1, r3
 8009086:	4815      	ldr	r0, [pc, #84]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 8009088:	f001 f87c 	bl	800a184 <lsm6dsl_fifo_gy_batch_get>
	valGy = LSM6DSL_FIFO_GY_NO_DEC;
 800908c:	2301      	movs	r3, #1
 800908e:	71bb      	strb	r3, [r7, #6]
	lsm6dsl_fifo_gy_batch_set(&dev_ctx, valGy);
 8009090:	79bb      	ldrb	r3, [r7, #6]
 8009092:	4619      	mov	r1, r3
 8009094:	4811      	ldr	r0, [pc, #68]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 8009096:	f001 f84f 	bl	800a138 <lsm6dsl_fifo_gy_batch_set>

	/* Set FIFO ODR value */
	lsm6dsl_odr_fifo_t valOdr;
	lsm6dsl_fifo_data_rate_get(&dev_ctx, &valOdr);
 800909a:	1d7b      	adds	r3, r7, #5
 800909c:	4619      	mov	r1, r3
 800909e:	480f      	ldr	r0, [pc, #60]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 80090a0:	f001 f94e 	bl	800a340 <lsm6dsl_fifo_data_rate_get>
	valOdr = LSM6DSL_FIFO_12Hz5;
 80090a4:	2301      	movs	r3, #1
 80090a6:	717b      	strb	r3, [r7, #5]
	lsm6dsl_fifo_data_rate_set(&dev_ctx, valOdr);
 80090a8:	797b      	ldrb	r3, [r7, #5]
 80090aa:	4619      	mov	r1, r3
 80090ac:	480b      	ldr	r0, [pc, #44]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 80090ae:	f001 f921 	bl	800a2f4 <lsm6dsl_fifo_data_rate_set>

	LSM6DSL_FIFO_Interrupt_Enable();
 80090b2:	f000 fa43 	bl	800953c <LSM6DSL_FIFO_Interrupt_Enable>

	/* Set FIFO watermark */
	uint16_t valWtm;
	lsm6dsl_fifo_watermark_get(&dev_ctx, &valWtm);
 80090b6:	1cbb      	adds	r3, r7, #2
 80090b8:	4619      	mov	r1, r3
 80090ba:	4808      	ldr	r0, [pc, #32]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 80090bc:	f000 ff72 	bl	8009fa4 <lsm6dsl_fifo_watermark_get>
	valWtm = ACC_AND_GYRO_FIFO_WATERMARK;
 80090c0:	233c      	movs	r3, #60	; 0x3c
 80090c2:	807b      	strh	r3, [r7, #2]
	lsm6dsl_fifo_watermark_set(&dev_ctx, valWtm);
 80090c4:	887b      	ldrh	r3, [r7, #2]
 80090c6:	4619      	mov	r1, r3
 80090c8:	4804      	ldr	r0, [pc, #16]	; (80090dc <LSM6DSL_FIFO_Init+0x80>)
 80090ca:	f000 ff35 	bl	8009f38 <lsm6dsl_fifo_watermark_set>
	/*uint8_t valStopOnWtm;
	lsm6dsl_fifo_stop_on_wtm_get(&dev_ctx, &valStopOnWtm);
	valStopOnWtm = PROPERTY_ENABLE;
	lsm6dsl_fifo_stop_on_wtm_set(&dev_ctx, valStopOnWtm);*/

	LSM6DSL_FIFO_Set_FIFO_Mode();
 80090ce:	f000 fa09 	bl	80094e4 <LSM6DSL_FIFO_Set_FIFO_Mode>
}
 80090d2:	bf00      	nop
 80090d4:	3708      	adds	r7, #8
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	200005c8 	.word	0x200005c8

080090e0 <LSM6DSL_FIFO_Process>:

void LSM6DSL_FIFO_Process(void)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	af00      	add	r7, sp, #0
	LSM6DSL_FIFO_Read_All_Data();
 80090e4:	f000 f80a 	bl	80090fc <LSM6DSL_FIFO_Read_All_Data>
}
 80090e8:	bf00      	nop
 80090ea:	bd80      	pop	{r7, pc}

080090ec <LSM6DSL_FIFO_Disable>:

void LSM6DSL_FIFO_Disable(void)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	af00      	add	r7, sp, #0
	LSM6DSL_FIFO_Interrupt_Disable();
 80090f0:	f000 fa3a 	bl	8009568 <LSM6DSL_FIFO_Interrupt_Disable>
	LSM6DSL_FIFO_Set_Bypass_Mode();
 80090f4:	f000 fa0c 	bl	8009510 <LSM6DSL_FIFO_Set_Bypass_Mode>
}
 80090f8:	bf00      	nop
 80090fa:	bd80      	pop	{r7, pc}

080090fc <LSM6DSL_FIFO_Read_All_Data>:

void LSM6DSL_FIFO_Read_All_Data(void)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
	uint16_t unread_int16_fifo_samples = 0;
 8009102:	2300      	movs	r3, #0
 8009104:	807b      	strh	r3, [r7, #2]

	for(int i = 0; i < 3; i++)
 8009106:	2300      	movs	r3, #0
 8009108:	60fb      	str	r3, [r7, #12]
 800910a:	e010      	b.n	800912e <LSM6DSL_FIFO_Read_All_Data+0x32>
	{
		acceleration_g_Sum[i] = 0;
 800910c:	4a2f      	ldr	r2, [pc, #188]	; (80091cc <LSM6DSL_FIFO_Read_All_Data+0xd0>)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4413      	add	r3, r2
 8009114:	f04f 0200 	mov.w	r2, #0
 8009118:	601a      	str	r2, [r3, #0]
		angular_rate_dps_Sum[i] = 0;
 800911a:	4a2d      	ldr	r2, [pc, #180]	; (80091d0 <LSM6DSL_FIFO_Read_All_Data+0xd4>)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	4413      	add	r3, r2
 8009122:	f04f 0200 	mov.w	r2, #0
 8009126:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 3; i++)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3301      	adds	r3, #1
 800912c:	60fb      	str	r3, [r7, #12]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2b02      	cmp	r3, #2
 8009132:	ddeb      	ble.n	800910c <LSM6DSL_FIFO_Read_All_Data+0x10>
	}

	/* Get num of unread FIFO samples before reading data */
	lsm6dsl_fifo_data_level_get(&dev_ctx, &unread_int16_fifo_samples);
 8009134:	1cbb      	adds	r3, r7, #2
 8009136:	4619      	mov	r1, r3
 8009138:	4826      	ldr	r0, [pc, #152]	; (80091d4 <LSM6DSL_FIFO_Read_All_Data+0xd8>)
 800913a:	f000 ff5d 	bl	8009ff8 <lsm6dsl_fifo_data_level_get>

	uint16_t unread_acc_and_gyro_samples = unread_int16_fifo_samples / ACC_AND_GYRO_SINGLE_FIFO_SAMPLE;
 800913e:	887b      	ldrh	r3, [r7, #2]
 8009140:	4a25      	ldr	r2, [pc, #148]	; (80091d8 <LSM6DSL_FIFO_Read_All_Data+0xdc>)
 8009142:	fba2 2303 	umull	r2, r3, r2, r3
 8009146:	089b      	lsrs	r3, r3, #2
 8009148:	817b      	strh	r3, [r7, #10]
	sprintf(data, "Number of unread ACC and Gyro samples each: %d\n", unread_acc_and_gyro_samples);
 800914a:	897b      	ldrh	r3, [r7, #10]
 800914c:	461a      	mov	r2, r3
 800914e:	4923      	ldr	r1, [pc, #140]	; (80091dc <LSM6DSL_FIFO_Read_All_Data+0xe0>)
 8009150:	4823      	ldr	r0, [pc, #140]	; (80091e0 <LSM6DSL_FIFO_Read_All_Data+0xe4>)
 8009152:	f002 fcd5 	bl	800bb00 <siprintf>
	uart_print(data);
 8009156:	4822      	ldr	r0, [pc, #136]	; (80091e0 <LSM6DSL_FIFO_Read_All_Data+0xe4>)
 8009158:	f001 fd52 	bl	800ac00 <uart_print>

	while (unread_acc_and_gyro_samples > 0)
 800915c:	e02f      	b.n	80091be <LSM6DSL_FIFO_Read_All_Data+0xc2>
	{
		uint16_t unread_acc_and_gyro_samples_cycle;
		if(unread_acc_and_gyro_samples >= SAMPLES_TO_READ)
 800915e:	897b      	ldrh	r3, [r7, #10]
 8009160:	2b09      	cmp	r3, #9
 8009162:	d902      	bls.n	800916a <LSM6DSL_FIFO_Read_All_Data+0x6e>
		{
			unread_acc_and_gyro_samples_cycle = SAMPLES_TO_READ;
 8009164:	230a      	movs	r3, #10
 8009166:	813b      	strh	r3, [r7, #8]
 8009168:	e001      	b.n	800916e <LSM6DSL_FIFO_Read_All_Data+0x72>
		}
		else
		{
			unread_acc_and_gyro_samples_cycle = unread_acc_and_gyro_samples;
 800916a:	897b      	ldrh	r3, [r7, #10]
 800916c:	813b      	strh	r3, [r7, #8]
		}

		lsm6dsl_fifo_raw_data_get(&dev_ctx, data_raw_acc_gy_Buf->u8bit, unread_acc_and_gyro_samples_cycle * ACC_AND_GYRO_SINGLE_FIFO_SAMPLE * FIFO_SAMPLE_TO_BYTE_RATIO);
 800916e:	893b      	ldrh	r3, [r7, #8]
 8009170:	b2db      	uxtb	r3, r3
 8009172:	461a      	mov	r2, r3
 8009174:	0052      	lsls	r2, r2, #1
 8009176:	4413      	add	r3, r2
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	b2db      	uxtb	r3, r3
 800917c:	461a      	mov	r2, r3
 800917e:	4919      	ldr	r1, [pc, #100]	; (80091e4 <LSM6DSL_FIFO_Read_All_Data+0xe8>)
 8009180:	4814      	ldr	r0, [pc, #80]	; (80091d4 <LSM6DSL_FIFO_Read_All_Data+0xd8>)
 8009182:	f000 fb25 	bl	80097d0 <lsm6dsl_fifo_raw_data_get>
		for (int i = 0; i < unread_acc_and_gyro_samples_cycle * ACC_AND_GYRO_SINGLE_FIFO_SAMPLE; i = i + ACC_AND_GYRO_SINGLE_FIFO_SAMPLE)
 8009186:	2300      	movs	r3, #0
 8009188:	607b      	str	r3, [r7, #4]
 800918a:	e007      	b.n	800919c <LSM6DSL_FIFO_Read_All_Data+0xa0>
		{
			LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE(i);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	b29b      	uxth	r3, r3
 8009190:	4618      	mov	r0, r3
 8009192:	f000 f829 	bl	80091e8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE>
		for (int i = 0; i < unread_acc_and_gyro_samples_cycle * ACC_AND_GYRO_SINGLE_FIFO_SAMPLE; i = i + ACC_AND_GYRO_SINGLE_FIFO_SAMPLE)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	3306      	adds	r3, #6
 800919a:	607b      	str	r3, [r7, #4]
 800919c:	893a      	ldrh	r2, [r7, #8]
 800919e:	4613      	mov	r3, r2
 80091a0:	005b      	lsls	r3, r3, #1
 80091a2:	4413      	add	r3, r2
 80091a4:	005b      	lsls	r3, r3, #1
 80091a6:	461a      	mov	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4293      	cmp	r3, r2
 80091ac:	dbee      	blt.n	800918c <LSM6DSL_FIFO_Read_All_Data+0x90>
		}
		LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print(unread_acc_and_gyro_samples_cycle);
 80091ae:	893b      	ldrh	r3, [r7, #8]
 80091b0:	4618      	mov	r0, r3
 80091b2:	f000 f88f 	bl	80092d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print>
		unread_acc_and_gyro_samples -= unread_acc_and_gyro_samples_cycle;
 80091b6:	897a      	ldrh	r2, [r7, #10]
 80091b8:	893b      	ldrh	r3, [r7, #8]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	817b      	strh	r3, [r7, #10]
	while (unread_acc_and_gyro_samples > 0)
 80091be:	897b      	ldrh	r3, [r7, #10]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1cc      	bne.n	800915e <LSM6DSL_FIFO_Read_All_Data+0x62>
			}
			LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print(unread_int16_fifo_samples/ACC_AND_GYRO_SINGLE_FIFO_SAMPLE);
			unread_int16_fifo_samples = 0;
		}*/
	}
}
 80091c4:	bf00      	nop
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20000590 	.word	0x20000590
 80091d0:	20000580 	.word	0x20000580
 80091d4:	200005c8 	.word	0x200005c8
 80091d8:	aaaaaaab 	.word	0xaaaaaaab
 80091dc:	0800dac8 	.word	0x0800dac8
 80091e0:	200005d4 	.word	0x200005d4
 80091e4:	200002b0 	.word	0x200002b0

080091e8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE>:
void LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE(uint16_t SampleIndex)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	4603      	mov	r3, r0
 80091f0:	80fb      	strh	r3, [r7, #6]
	angular_rate_dps_Sum[0] += data_raw_acc_gy_Buf->i16bit[SampleIndex];
 80091f2:	4b35      	ldr	r3, [pc, #212]	; (80092c8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe0>)
 80091f4:	ed93 7a00 	vldr	s14, [r3]
 80091f8:	88fb      	ldrh	r3, [r7, #6]
 80091fa:	4a34      	ldr	r2, [pc, #208]	; (80092cc <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe4>)
 80091fc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009200:	ee07 3a90 	vmov	s15, r3
 8009204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009208:	ee77 7a27 	vadd.f32	s15, s14, s15
 800920c:	4b2e      	ldr	r3, [pc, #184]	; (80092c8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe0>)
 800920e:	edc3 7a00 	vstr	s15, [r3]
	angular_rate_dps_Sum[1] += data_raw_acc_gy_Buf->i16bit[SampleIndex + 1];
 8009212:	4b2d      	ldr	r3, [pc, #180]	; (80092c8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe0>)
 8009214:	ed93 7a01 	vldr	s14, [r3, #4]
 8009218:	88fb      	ldrh	r3, [r7, #6]
 800921a:	3301      	adds	r3, #1
 800921c:	4a2b      	ldr	r2, [pc, #172]	; (80092cc <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe4>)
 800921e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009222:	ee07 3a90 	vmov	s15, r3
 8009226:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800922a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800922e:	4b26      	ldr	r3, [pc, #152]	; (80092c8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe0>)
 8009230:	edc3 7a01 	vstr	s15, [r3, #4]
	angular_rate_dps_Sum[2] += data_raw_acc_gy_Buf->i16bit[SampleIndex + 2];
 8009234:	4b24      	ldr	r3, [pc, #144]	; (80092c8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe0>)
 8009236:	ed93 7a02 	vldr	s14, [r3, #8]
 800923a:	88fb      	ldrh	r3, [r7, #6]
 800923c:	3302      	adds	r3, #2
 800923e:	4a23      	ldr	r2, [pc, #140]	; (80092cc <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe4>)
 8009240:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009244:	ee07 3a90 	vmov	s15, r3
 8009248:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800924c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009250:	4b1d      	ldr	r3, [pc, #116]	; (80092c8 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe0>)
 8009252:	edc3 7a02 	vstr	s15, [r3, #8]

	acceleration_g_Sum[0] += data_raw_acc_gy_Buf->i16bit[SampleIndex + 3];
 8009256:	4b1e      	ldr	r3, [pc, #120]	; (80092d0 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe8>)
 8009258:	ed93 7a00 	vldr	s14, [r3]
 800925c:	88fb      	ldrh	r3, [r7, #6]
 800925e:	3303      	adds	r3, #3
 8009260:	4a1a      	ldr	r2, [pc, #104]	; (80092cc <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe4>)
 8009262:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009266:	ee07 3a90 	vmov	s15, r3
 800926a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800926e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009272:	4b17      	ldr	r3, [pc, #92]	; (80092d0 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe8>)
 8009274:	edc3 7a00 	vstr	s15, [r3]
	acceleration_g_Sum[1] += data_raw_acc_gy_Buf->i16bit[SampleIndex + 4];
 8009278:	4b15      	ldr	r3, [pc, #84]	; (80092d0 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe8>)
 800927a:	ed93 7a01 	vldr	s14, [r3, #4]
 800927e:	88fb      	ldrh	r3, [r7, #6]
 8009280:	3304      	adds	r3, #4
 8009282:	4a12      	ldr	r2, [pc, #72]	; (80092cc <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe4>)
 8009284:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8009288:	ee07 3a90 	vmov	s15, r3
 800928c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009294:	4b0e      	ldr	r3, [pc, #56]	; (80092d0 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe8>)
 8009296:	edc3 7a01 	vstr	s15, [r3, #4]
	acceleration_g_Sum[2] += data_raw_acc_gy_Buf->i16bit[SampleIndex + 5];
 800929a:	4b0d      	ldr	r3, [pc, #52]	; (80092d0 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe8>)
 800929c:	ed93 7a02 	vldr	s14, [r3, #8]
 80092a0:	88fb      	ldrh	r3, [r7, #6]
 80092a2:	3305      	adds	r3, #5
 80092a4:	4a09      	ldr	r2, [pc, #36]	; (80092cc <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe4>)
 80092a6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80092aa:	ee07 3a90 	vmov	s15, r3
 80092ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80092b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092b6:	4b06      	ldr	r3, [pc, #24]	; (80092d0 <LSM6DSL_FIFO_Acc_And_Gyro_Read_Single_SAMPLE+0xe8>)
 80092b8:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr
 80092c8:	20000580 	.word	0x20000580
 80092cc:	200002b0 	.word	0x200002b0
 80092d0:	20000590 	.word	0x20000590

080092d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print>:

void LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print(uint16_t divider)
{
 80092d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80092d8:	b086      	sub	sp, #24
 80092da:	af04      	add	r7, sp, #16
 80092dc:	4603      	mov	r3, r0
 80092de:	80fb      	strh	r3, [r7, #6]
	sprintf(data, "%d samples average:\n", divider);
 80092e0:	88fb      	ldrh	r3, [r7, #6]
 80092e2:	461a      	mov	r2, r3
 80092e4:	4978      	ldr	r1, [pc, #480]	; (80094c8 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f4>)
 80092e6:	4879      	ldr	r0, [pc, #484]	; (80094cc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f8>)
 80092e8:	f002 fc0a 	bl	800bb00 <siprintf>
	uart_print(data);
 80092ec:	4877      	ldr	r0, [pc, #476]	; (80094cc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f8>)
 80092ee:	f001 fc87 	bl	800ac00 <uart_print>

	acceleration_g_Sum[0] = lsm6dsl_from_fs8g_to_mg( acceleration_g_Sum[0] / divider )/1000;
 80092f2:	4b77      	ldr	r3, [pc, #476]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 80092f4:	edd3 6a00 	vldr	s13, [r3]
 80092f8:	88fb      	ldrh	r3, [r7, #6]
 80092fa:	ee07 3a90 	vmov	s15, r3
 80092fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009302:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009306:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800930a:	ee17 3a90 	vmov	r3, s15
 800930e:	b21b      	sxth	r3, r3
 8009310:	4618      	mov	r0, r3
 8009312:	f000 f96f 	bl	80095f4 <lsm6dsl_from_fs8g_to_mg>
 8009316:	eef0 6a40 	vmov.f32	s13, s0
 800931a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80094d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x200>
 800931e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009322:	4b6b      	ldr	r3, [pc, #428]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 8009324:	edc3 7a00 	vstr	s15, [r3]
	acceleration_g_Sum[1] = lsm6dsl_from_fs8g_to_mg( acceleration_g_Sum[1] / divider )/1000;
 8009328:	4b69      	ldr	r3, [pc, #420]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 800932a:	edd3 6a01 	vldr	s13, [r3, #4]
 800932e:	88fb      	ldrh	r3, [r7, #6]
 8009330:	ee07 3a90 	vmov	s15, r3
 8009334:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800933c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009340:	ee17 3a90 	vmov	r3, s15
 8009344:	b21b      	sxth	r3, r3
 8009346:	4618      	mov	r0, r3
 8009348:	f000 f954 	bl	80095f4 <lsm6dsl_from_fs8g_to_mg>
 800934c:	eef0 6a40 	vmov.f32	s13, s0
 8009350:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80094d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x200>
 8009354:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009358:	4b5d      	ldr	r3, [pc, #372]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 800935a:	edc3 7a01 	vstr	s15, [r3, #4]
	acceleration_g_Sum[2] = lsm6dsl_from_fs8g_to_mg( acceleration_g_Sum[2] / divider )/1000;
 800935e:	4b5c      	ldr	r3, [pc, #368]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 8009360:	edd3 6a02 	vldr	s13, [r3, #8]
 8009364:	88fb      	ldrh	r3, [r7, #6]
 8009366:	ee07 3a90 	vmov	s15, r3
 800936a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800936e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009372:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009376:	ee17 3a90 	vmov	r3, s15
 800937a:	b21b      	sxth	r3, r3
 800937c:	4618      	mov	r0, r3
 800937e:	f000 f939 	bl	80095f4 <lsm6dsl_from_fs8g_to_mg>
 8009382:	eef0 6a40 	vmov.f32	s13, s0
 8009386:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80094d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x200>
 800938a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800938e:	4b50      	ldr	r3, [pc, #320]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 8009390:	edc3 7a02 	vstr	s15, [r3, #8]

	sprintf(data, "Acceleration [g]:  %4.2f\t%4.2f\t%4.2f\n",
			acceleration_g_Sum[0], acceleration_g_Sum[1], acceleration_g_Sum[2]);
 8009394:	4b4e      	ldr	r3, [pc, #312]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 8009396:	681b      	ldr	r3, [r3, #0]
	sprintf(data, "Acceleration [g]:  %4.2f\t%4.2f\t%4.2f\n",
 8009398:	4618      	mov	r0, r3
 800939a:	f7f7 f8dd 	bl	8000558 <__aeabi_f2d>
 800939e:	4680      	mov	r8, r0
 80093a0:	4689      	mov	r9, r1
			acceleration_g_Sum[0], acceleration_g_Sum[1], acceleration_g_Sum[2]);
 80093a2:	4b4b      	ldr	r3, [pc, #300]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 80093a4:	685b      	ldr	r3, [r3, #4]
	sprintf(data, "Acceleration [g]:  %4.2f\t%4.2f\t%4.2f\n",
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7f7 f8d6 	bl	8000558 <__aeabi_f2d>
 80093ac:	4604      	mov	r4, r0
 80093ae:	460d      	mov	r5, r1
			acceleration_g_Sum[0], acceleration_g_Sum[1], acceleration_g_Sum[2]);
 80093b0:	4b47      	ldr	r3, [pc, #284]	; (80094d0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1fc>)
 80093b2:	689b      	ldr	r3, [r3, #8]
	sprintf(data, "Acceleration [g]:  %4.2f\t%4.2f\t%4.2f\n",
 80093b4:	4618      	mov	r0, r3
 80093b6:	f7f7 f8cf 	bl	8000558 <__aeabi_f2d>
 80093ba:	4602      	mov	r2, r0
 80093bc:	460b      	mov	r3, r1
 80093be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80093c2:	e9cd 4500 	strd	r4, r5, [sp]
 80093c6:	4642      	mov	r2, r8
 80093c8:	464b      	mov	r3, r9
 80093ca:	4943      	ldr	r1, [pc, #268]	; (80094d8 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x204>)
 80093cc:	483f      	ldr	r0, [pc, #252]	; (80094cc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f8>)
 80093ce:	f002 fb97 	bl	800bb00 <siprintf>

	uart_print(data);
 80093d2:	483e      	ldr	r0, [pc, #248]	; (80094cc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f8>)
 80093d4:	f001 fc14 	bl	800ac00 <uart_print>

	angular_rate_dps_Sum[0] = lsm6dsl_from_fs500dps_to_mdps( angular_rate_dps_Sum[0] / divider )/1000;
 80093d8:	4b40      	ldr	r3, [pc, #256]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 80093da:	edd3 6a00 	vldr	s13, [r3]
 80093de:	88fb      	ldrh	r3, [r7, #6]
 80093e0:	ee07 3a90 	vmov	s15, r3
 80093e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80093e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093f0:	ee17 3a90 	vmov	r3, s15
 80093f4:	b21b      	sxth	r3, r3
 80093f6:	4618      	mov	r0, r3
 80093f8:	f000 f914 	bl	8009624 <lsm6dsl_from_fs500dps_to_mdps>
 80093fc:	eef0 6a40 	vmov.f32	s13, s0
 8009400:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80094d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x200>
 8009404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009408:	4b34      	ldr	r3, [pc, #208]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 800940a:	edc3 7a00 	vstr	s15, [r3]
	angular_rate_dps_Sum[1] = lsm6dsl_from_fs500dps_to_mdps( angular_rate_dps_Sum[1] / divider )/1000;
 800940e:	4b33      	ldr	r3, [pc, #204]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 8009410:	edd3 6a01 	vldr	s13, [r3, #4]
 8009414:	88fb      	ldrh	r3, [r7, #6]
 8009416:	ee07 3a90 	vmov	s15, r3
 800941a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800941e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009422:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009426:	ee17 3a90 	vmov	r3, s15
 800942a:	b21b      	sxth	r3, r3
 800942c:	4618      	mov	r0, r3
 800942e:	f000 f8f9 	bl	8009624 <lsm6dsl_from_fs500dps_to_mdps>
 8009432:	eef0 6a40 	vmov.f32	s13, s0
 8009436:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80094d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x200>
 800943a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800943e:	4b27      	ldr	r3, [pc, #156]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 8009440:	edc3 7a01 	vstr	s15, [r3, #4]
	angular_rate_dps_Sum[2] = lsm6dsl_from_fs500dps_to_mdps( angular_rate_dps_Sum[2] / divider )/1000;
 8009444:	4b25      	ldr	r3, [pc, #148]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 8009446:	edd3 6a02 	vldr	s13, [r3, #8]
 800944a:	88fb      	ldrh	r3, [r7, #6]
 800944c:	ee07 3a90 	vmov	s15, r3
 8009450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009458:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800945c:	ee17 3a90 	vmov	r3, s15
 8009460:	b21b      	sxth	r3, r3
 8009462:	4618      	mov	r0, r3
 8009464:	f000 f8de 	bl	8009624 <lsm6dsl_from_fs500dps_to_mdps>
 8009468:	eef0 6a40 	vmov.f32	s13, s0
 800946c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80094d4 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x200>
 8009470:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009474:	4b19      	ldr	r3, [pc, #100]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 8009476:	edc3 7a02 	vstr	s15, [r3, #8]

	sprintf(data, "Angular rate [dps]:%4.2f\t%4.2f\t%4.2f\n\n",
				angular_rate_dps_Sum[0], angular_rate_dps_Sum[1], angular_rate_dps_Sum[2]);
 800947a:	4b18      	ldr	r3, [pc, #96]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 800947c:	681b      	ldr	r3, [r3, #0]
	sprintf(data, "Angular rate [dps]:%4.2f\t%4.2f\t%4.2f\n\n",
 800947e:	4618      	mov	r0, r3
 8009480:	f7f7 f86a 	bl	8000558 <__aeabi_f2d>
 8009484:	4680      	mov	r8, r0
 8009486:	4689      	mov	r9, r1
				angular_rate_dps_Sum[0], angular_rate_dps_Sum[1], angular_rate_dps_Sum[2]);
 8009488:	4b14      	ldr	r3, [pc, #80]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 800948a:	685b      	ldr	r3, [r3, #4]
	sprintf(data, "Angular rate [dps]:%4.2f\t%4.2f\t%4.2f\n\n",
 800948c:	4618      	mov	r0, r3
 800948e:	f7f7 f863 	bl	8000558 <__aeabi_f2d>
 8009492:	4604      	mov	r4, r0
 8009494:	460d      	mov	r5, r1
				angular_rate_dps_Sum[0], angular_rate_dps_Sum[1], angular_rate_dps_Sum[2]);
 8009496:	4b11      	ldr	r3, [pc, #68]	; (80094dc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x208>)
 8009498:	689b      	ldr	r3, [r3, #8]
	sprintf(data, "Angular rate [dps]:%4.2f\t%4.2f\t%4.2f\n\n",
 800949a:	4618      	mov	r0, r3
 800949c:	f7f7 f85c 	bl	8000558 <__aeabi_f2d>
 80094a0:	4602      	mov	r2, r0
 80094a2:	460b      	mov	r3, r1
 80094a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80094a8:	e9cd 4500 	strd	r4, r5, [sp]
 80094ac:	4642      	mov	r2, r8
 80094ae:	464b      	mov	r3, r9
 80094b0:	490b      	ldr	r1, [pc, #44]	; (80094e0 <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x20c>)
 80094b2:	4806      	ldr	r0, [pc, #24]	; (80094cc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f8>)
 80094b4:	f002 fb24 	bl	800bb00 <siprintf>

	uart_print(data);
 80094b8:	4804      	ldr	r0, [pc, #16]	; (80094cc <LSM6DSL_FIFO_Calc_Acc_Gyro_Avg_And_Print+0x1f8>)
 80094ba:	f001 fba1 	bl	800ac00 <uart_print>
}
 80094be:	bf00      	nop
 80094c0:	3708      	adds	r7, #8
 80094c2:	46bd      	mov	sp, r7
 80094c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80094c8:	0800daf8 	.word	0x0800daf8
 80094cc:	200005d4 	.word	0x200005d4
 80094d0:	20000590 	.word	0x20000590
 80094d4:	447a0000 	.word	0x447a0000
 80094d8:	0800db10 	.word	0x0800db10
 80094dc:	20000580 	.word	0x20000580
 80094e0:	0800db38 	.word	0x0800db38

080094e4 <LSM6DSL_FIFO_Set_FIFO_Mode>:

void LSM6DSL_FIFO_Set_FIFO_Mode(void)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
	/* Set FIFO mode to FIFO */
	lsm6dsl_fifo_mode_t fifo_mode_t;
	lsm6dsl_fifo_mode_get(&dev_ctx, &fifo_mode_t);
 80094ea:	1dfb      	adds	r3, r7, #7
 80094ec:	4619      	mov	r1, r3
 80094ee:	4807      	ldr	r0, [pc, #28]	; (800950c <LSM6DSL_FIFO_Set_FIFO_Mode+0x28>)
 80094f0:	f000 febe 	bl	800a270 <lsm6dsl_fifo_mode_get>
	fifo_mode_t = LSM6DSL_FIFO_MODE;
 80094f4:	2301      	movs	r3, #1
 80094f6:	71fb      	strb	r3, [r7, #7]
	lsm6dsl_fifo_mode_set(&dev_ctx, fifo_mode_t);
 80094f8:	79fb      	ldrb	r3, [r7, #7]
 80094fa:	4619      	mov	r1, r3
 80094fc:	4803      	ldr	r0, [pc, #12]	; (800950c <LSM6DSL_FIFO_Set_FIFO_Mode+0x28>)
 80094fe:	f000 fe91 	bl	800a224 <lsm6dsl_fifo_mode_set>

	//lsm6dsl_fifo_mode_set(&dev_ctx, LSM6DSL_FIFO_MODE);
}
 8009502:	bf00      	nop
 8009504:	3708      	adds	r7, #8
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	200005c8 	.word	0x200005c8

08009510 <LSM6DSL_FIFO_Set_Bypass_Mode>:

void LSM6DSL_FIFO_Set_Bypass_Mode(void)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
	/* Set FIFO mode to BYPASS */
	lsm6dsl_fifo_mode_t fifo_mode_t;
	lsm6dsl_fifo_mode_get(&dev_ctx, &fifo_mode_t);
 8009516:	1dfb      	adds	r3, r7, #7
 8009518:	4619      	mov	r1, r3
 800951a:	4807      	ldr	r0, [pc, #28]	; (8009538 <LSM6DSL_FIFO_Set_Bypass_Mode+0x28>)
 800951c:	f000 fea8 	bl	800a270 <lsm6dsl_fifo_mode_get>
	fifo_mode_t = LSM6DSL_BYPASS_MODE;
 8009520:	2300      	movs	r3, #0
 8009522:	71fb      	strb	r3, [r7, #7]
	lsm6dsl_fifo_mode_set(&dev_ctx, fifo_mode_t);
 8009524:	79fb      	ldrb	r3, [r7, #7]
 8009526:	4619      	mov	r1, r3
 8009528:	4803      	ldr	r0, [pc, #12]	; (8009538 <LSM6DSL_FIFO_Set_Bypass_Mode+0x28>)
 800952a:	f000 fe7b 	bl	800a224 <lsm6dsl_fifo_mode_set>

	//lsm6dsl_fifo_mode_set(&dev_ctx, LSM6DSL_BYPASS_MODE);
}
 800952e:	bf00      	nop
 8009530:	3708      	adds	r7, #8
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	200005c8 	.word	0x200005c8

0800953c <LSM6DSL_FIFO_Interrupt_Enable>:

void LSM6DSL_FIFO_Interrupt_Enable(void)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
	/* Set FIFO_FTH on INT1 */
	lsm6dsl_int1_route_t reg;
	lsm6dsl_pin_int1_route_get(&dev_ctx, &reg);
 8009542:	1d3b      	adds	r3, r7, #4
 8009544:	4619      	mov	r1, r3
 8009546:	4807      	ldr	r0, [pc, #28]	; (8009564 <LSM6DSL_FIFO_Interrupt_Enable+0x28>)
 8009548:	f000 fbfa 	bl	8009d40 <lsm6dsl_pin_int1_route_get>
	//reg.int1_full_flag = PROPERTY_ENABLE;
	reg.int1_fth = PROPERTY_ENABLE;
 800954c:	793b      	ldrb	r3, [r7, #4]
 800954e:	f043 0308 	orr.w	r3, r3, #8
 8009552:	713b      	strb	r3, [r7, #4]
	lsm6dsl_pin_int1_route_set(&dev_ctx, reg);
 8009554:	6879      	ldr	r1, [r7, #4]
 8009556:	4803      	ldr	r0, [pc, #12]	; (8009564 <LSM6DSL_FIFO_Interrupt_Enable+0x28>)
 8009558:	f000 fa8f 	bl	8009a7a <lsm6dsl_pin_int1_route_set>
}
 800955c:	bf00      	nop
 800955e:	3708      	adds	r7, #8
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	200005c8 	.word	0x200005c8

08009568 <LSM6DSL_FIFO_Interrupt_Disable>:

void LSM6DSL_FIFO_Interrupt_Disable(void)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
	/* Set FIFO_FTH on INT1 */
	lsm6dsl_int1_route_t reg;
	lsm6dsl_pin_int1_route_get(&dev_ctx, &reg);
 800956e:	1d3b      	adds	r3, r7, #4
 8009570:	4619      	mov	r1, r3
 8009572:	4807      	ldr	r0, [pc, #28]	; (8009590 <LSM6DSL_FIFO_Interrupt_Disable+0x28>)
 8009574:	f000 fbe4 	bl	8009d40 <lsm6dsl_pin_int1_route_get>
	reg.int1_fth = PROPERTY_DISABLE;
 8009578:	793b      	ldrb	r3, [r7, #4]
 800957a:	f36f 03c3 	bfc	r3, #3, #1
 800957e:	713b      	strb	r3, [r7, #4]
	lsm6dsl_pin_int1_route_set(&dev_ctx, reg);
 8009580:	6879      	ldr	r1, [r7, #4]
 8009582:	4803      	ldr	r0, [pc, #12]	; (8009590 <LSM6DSL_FIFO_Interrupt_Disable+0x28>)
 8009584:	f000 fa79 	bl	8009a7a <lsm6dsl_pin_int1_route_set>
}
 8009588:	bf00      	nop
 800958a:	3708      	adds	r7, #8
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	200005c8 	.word	0x200005c8

08009594 <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8009594:	b590      	push	{r4, r7, lr}
 8009596:	b087      	sub	sp, #28
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	607a      	str	r2, [r7, #4]
 800959e:	461a      	mov	r2, r3
 80095a0:	460b      	mov	r3, r1
 80095a2:	72fb      	strb	r3, [r7, #11]
 80095a4:	4613      	mov	r3, r2
 80095a6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	685c      	ldr	r4, [r3, #4]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6898      	ldr	r0, [r3, #8]
 80095b0:	893b      	ldrh	r3, [r7, #8]
 80095b2:	7af9      	ldrb	r1, [r7, #11]
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	47a0      	blx	r4
 80095b8:	6178      	str	r0, [r7, #20]
  return ret;
 80095ba:	697b      	ldr	r3, [r7, #20]
}
 80095bc:	4618      	mov	r0, r3
 80095be:	371c      	adds	r7, #28
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd90      	pop	{r4, r7, pc}

080095c4 <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 80095c4:	b590      	push	{r4, r7, lr}
 80095c6:	b087      	sub	sp, #28
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	60f8      	str	r0, [r7, #12]
 80095cc:	607a      	str	r2, [r7, #4]
 80095ce:	461a      	mov	r2, r3
 80095d0:	460b      	mov	r3, r1
 80095d2:	72fb      	strb	r3, [r7, #11]
 80095d4:	4613      	mov	r3, r2
 80095d6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681c      	ldr	r4, [r3, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6898      	ldr	r0, [r3, #8]
 80095e0:	893b      	ldrh	r3, [r7, #8]
 80095e2:	7af9      	ldrb	r1, [r7, #11]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	47a0      	blx	r4
 80095e8:	6178      	str	r0, [r7, #20]
  return ret;
 80095ea:	697b      	ldr	r3, [r7, #20]
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	371c      	adds	r7, #28
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd90      	pop	{r4, r7, pc}

080095f4 <lsm6dsl_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t lsm6dsl_from_fs8g_to_mg(int16_t lsb)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	4603      	mov	r3, r0
 80095fc:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 80095fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009602:	ee07 3a90 	vmov	s15, r3
 8009606:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800960a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8009620 <lsm6dsl_from_fs8g_to_mg+0x2c>
 800960e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8009612:	eeb0 0a67 	vmov.f32	s0, s15
 8009616:	370c      	adds	r7, #12
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr
 8009620:	3e79db23 	.word	0x3e79db23

08009624 <lsm6dsl_from_fs500dps_to_mdps>:
{
  return ((float_t)lsb * 8.750f);
}

float_t lsm6dsl_from_fs500dps_to_mdps(int16_t lsb)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	4603      	mov	r3, r0
 800962c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 17.50f);
 800962e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009632:	ee07 3a90 	vmov	s15, r3
 8009636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800963a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8009650 <lsm6dsl_from_fs500dps_to_mdps+0x2c>
 800963e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8009642:	eeb0 0a67 	vmov.f32	s0, s15
 8009646:	370c      	adds	r7, #12
 8009648:	46bd      	mov	sp, r7
 800964a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964e:	4770      	bx	lr
 8009650:	418c0000 	.word	0x418c0000

08009654 <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	460b      	mov	r3, r1
 800965e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8009660:	f107 0208 	add.w	r2, r7, #8
 8009664:	2301      	movs	r3, #1
 8009666:	2110      	movs	r1, #16
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7ff ff93 	bl	8009594 <lsm6dsl_read_reg>
 800966e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d10f      	bne.n	8009696 <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 8009676:	78fb      	ldrb	r3, [r7, #3]
 8009678:	f003 0303 	and.w	r3, r3, #3
 800967c:	b2da      	uxtb	r2, r3
 800967e:	7a3b      	ldrb	r3, [r7, #8]
 8009680:	f362 0383 	bfi	r3, r2, #2, #2
 8009684:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8009686:	f107 0208 	add.w	r2, r7, #8
 800968a:	2301      	movs	r3, #1
 800968c:	2110      	movs	r1, #16
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f7ff ff98 	bl	80095c4 <lsm6dsl_write_reg>
 8009694:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8009696:	68fb      	ldr	r3, [r7, #12]
}
 8009698:	4618      	mov	r0, r3
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b084      	sub	sp, #16
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	460b      	mov	r3, r1
 80096aa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80096ac:	f107 0208 	add.w	r2, r7, #8
 80096b0:	2301      	movs	r3, #1
 80096b2:	2110      	movs	r1, #16
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f7ff ff6d 	bl	8009594 <lsm6dsl_read_reg>
 80096ba:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d10f      	bne.n	80096e2 <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 80096c2:	78fb      	ldrb	r3, [r7, #3]
 80096c4:	f003 030f 	and.w	r3, r3, #15
 80096c8:	b2da      	uxtb	r2, r3
 80096ca:	7a3b      	ldrb	r3, [r7, #8]
 80096cc:	f362 1307 	bfi	r3, r2, #4, #4
 80096d0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80096d2:	f107 0208 	add.w	r2, r7, #8
 80096d6:	2301      	movs	r3, #1
 80096d8:	2110      	movs	r1, #16
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f7ff ff72 	bl	80095c4 <lsm6dsl_write_reg>
 80096e0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80096e2:	68fb      	ldr	r3, [r7, #12]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3710      	adds	r7, #16
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	460b      	mov	r3, r1
 80096f6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 80096f8:	f107 0208 	add.w	r2, r7, #8
 80096fc:	2301      	movs	r3, #1
 80096fe:	2111      	movs	r1, #17
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f7ff ff47 	bl	8009594 <lsm6dsl_read_reg>
 8009706:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10f      	bne.n	800972e <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 800970e:	78fb      	ldrb	r3, [r7, #3]
 8009710:	f003 0307 	and.w	r3, r3, #7
 8009714:	b2da      	uxtb	r2, r3
 8009716:	7a3b      	ldrb	r3, [r7, #8]
 8009718:	f362 0343 	bfi	r3, r2, #1, #3
 800971c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 800971e:	f107 0208 	add.w	r2, r7, #8
 8009722:	2301      	movs	r3, #1
 8009724:	2111      	movs	r1, #17
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f7ff ff4c 	bl	80095c4 <lsm6dsl_write_reg>
 800972c:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800972e:	68fb      	ldr	r3, [r7, #12]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8009744:	f107 0208 	add.w	r2, r7, #8
 8009748:	2301      	movs	r3, #1
 800974a:	2111      	movs	r1, #17
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f7ff ff21 	bl	8009594 <lsm6dsl_read_reg>
 8009752:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10f      	bne.n	800977a <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 800975a:	78fb      	ldrb	r3, [r7, #3]
 800975c:	f003 030f 	and.w	r3, r3, #15
 8009760:	b2da      	uxtb	r2, r3
 8009762:	7a3b      	ldrb	r3, [r7, #8]
 8009764:	f362 1307 	bfi	r3, r2, #4, #4
 8009768:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 800976a:	f107 0208 	add.w	r2, r7, #8
 800976e:	2301      	movs	r3, #1
 8009770:	2111      	movs	r1, #17
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7ff ff26 	bl	80095c4 <lsm6dsl_write_reg>
 8009778:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800977a:	68fb      	ldr	r3, [r7, #12]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8009790:	f107 0208 	add.w	r2, r7, #8
 8009794:	2301      	movs	r3, #1
 8009796:	2112      	movs	r1, #18
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f7ff fefb 	bl	8009594 <lsm6dsl_read_reg>
 800979e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d10f      	bne.n	80097c6 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 80097a6:	78fb      	ldrb	r3, [r7, #3]
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	7a3b      	ldrb	r3, [r7, #8]
 80097b0:	f362 1386 	bfi	r3, r2, #6, #1
 80097b4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80097b6:	f107 0208 	add.w	r2, r7, #8
 80097ba:	2301      	movs	r3, #1
 80097bc:	2112      	movs	r1, #18
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f7ff ff00 	bl	80095c4 <lsm6dsl_write_reg>
 80097c4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80097c6:	68fb      	ldr	r3, [r7, #12]
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <lsm6dsl_fifo_raw_data_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_raw_data_get(stmdev_ctx_t *ctx, uint8_t *buffer,
                                  uint8_t len)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b086      	sub	sp, #24
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	4613      	mov	r3, r2
 80097dc:	71fb      	strb	r3, [r7, #7]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_DATA_OUT_L, buffer, len);
 80097de:	79fb      	ldrb	r3, [r7, #7]
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	68ba      	ldr	r2, [r7, #8]
 80097e4:	213e      	movs	r1, #62	; 0x3e
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f7ff fed4 	bl	8009594 <lsm6dsl_read_reg>
 80097ec:	6178      	str	r0, [r7, #20]
  return ret;
 80097ee:	697b      	ldr	r3, [r7, #20]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3718      	adds	r7, #24
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <lsm6dsl_data_ready_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_data_ready_mode_set(stmdev_ctx_t *ctx,
                                    lsm6dsl_drdy_pulsed_g_t val)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	460b      	mov	r3, r1
 8009802:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_drdy_pulse_cfg_g_t drdy_pulse_cfg_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G,
 8009804:	f107 0208 	add.w	r2, r7, #8
 8009808:	2301      	movs	r3, #1
 800980a:	210b      	movs	r1, #11
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f7ff fec1 	bl	8009594 <lsm6dsl_read_reg>
 8009812:	60f8      	str	r0, [r7, #12]
                         (uint8_t*)&drdy_pulse_cfg_g, 1);
  if(ret == 0){
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d10f      	bne.n	800983a <lsm6dsl_data_ready_mode_set+0x42>
    drdy_pulse_cfg_g.drdy_pulsed = (uint8_t) val;
 800981a:	78fb      	ldrb	r3, [r7, #3]
 800981c:	f003 0301 	and.w	r3, r3, #1
 8009820:	b2da      	uxtb	r2, r3
 8009822:	7a3b      	ldrb	r3, [r7, #8]
 8009824:	f362 13c7 	bfi	r3, r2, #7, #1
 8009828:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G,
 800982a:	f107 0208 	add.w	r2, r7, #8
 800982e:	2301      	movs	r3, #1
 8009830:	210b      	movs	r1, #11
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7ff fec6 	bl	80095c4 <lsm6dsl_write_reg>
 8009838:	60f8      	str	r0, [r7, #12]
                            (uint8_t*)&drdy_pulse_cfg_g, 1);
  }
  return ret;
 800983a:	68fb      	ldr	r3, [r7, #12]
}
 800983c:	4618      	mov	r0, r3
 800983e:	3710      	adds	r7, #16
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}

08009844 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 800984e:	2301      	movs	r3, #1
 8009850:	683a      	ldr	r2, [r7, #0]
 8009852:	210f      	movs	r1, #15
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f7ff fe9d 	bl	8009594 <lsm6dsl_read_reg>
 800985a:	60f8      	str	r0, [r7, #12]
  return ret;
 800985c:	68fb      	ldr	r3, [r7, #12]
}
 800985e:	4618      	mov	r0, r3
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <lsm6dsl_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b084      	sub	sp, #16
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
 800986e:	460b      	mov	r3, r1
 8009870:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8009872:	f107 0208 	add.w	r2, r7, #8
 8009876:	2301      	movs	r3, #1
 8009878:	2112      	movs	r1, #18
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7ff fe8a 	bl	8009594 <lsm6dsl_read_reg>
 8009880:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10f      	bne.n	80098a8 <lsm6dsl_reset_set+0x42>
    ctrl3_c.sw_reset = val;
 8009888:	78fb      	ldrb	r3, [r7, #3]
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	b2da      	uxtb	r2, r3
 8009890:	7a3b      	ldrb	r3, [r7, #8]
 8009892:	f362 0300 	bfi	r3, r2, #0, #1
 8009896:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8009898:	f107 0208 	add.w	r2, r7, #8
 800989c:	2301      	movs	r3, #1
 800989e:	2112      	movs	r1, #18
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f7ff fe8f 	bl	80095c4 <lsm6dsl_write_reg>
 80098a6:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80098a8:	68fb      	ldr	r3, [r7, #12]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <lsm6dsl_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80098bc:	f107 0208 	add.w	r2, r7, #8
 80098c0:	2301      	movs	r3, #1
 80098c2:	2112      	movs	r1, #18
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f7ff fe65 	bl	8009594 <lsm6dsl_read_reg>
 80098ca:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 80098cc:	7a3b      	ldrb	r3, [r7, #8]
 80098ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	461a      	mov	r2, r3
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	701a      	strb	r2, [r3, #0]

  return ret;
 80098da:	68fb      	ldr	r3, [r7, #12]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <lsm6dsl_xl_filter_analog_set>:
  * @param  val    Change the values of bw0_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_filter_analog_set(stmdev_ctx_t *ctx, lsm6dsl_bw0_xl_t val)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	460b      	mov	r3, r1
 80098ee:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80098f0:	f107 0208 	add.w	r2, r7, #8
 80098f4:	2301      	movs	r3, #1
 80098f6:	2110      	movs	r1, #16
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f7ff fe4b 	bl	8009594 <lsm6dsl_read_reg>
 80098fe:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d10f      	bne.n	8009926 <lsm6dsl_xl_filter_analog_set+0x42>
    ctrl1_xl.bw0_xl = (uint8_t) val;
 8009906:	78fb      	ldrb	r3, [r7, #3]
 8009908:	f003 0301 	and.w	r3, r3, #1
 800990c:	b2da      	uxtb	r2, r3
 800990e:	7a3b      	ldrb	r3, [r7, #8]
 8009910:	f362 0300 	bfi	r3, r2, #0, #1
 8009914:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8009916:	f107 0208 	add.w	r2, r7, #8
 800991a:	2301      	movs	r3, #1
 800991c:	2110      	movs	r1, #16
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f7ff fe50 	bl	80095c4 <lsm6dsl_write_reg>
 8009924:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8009926:	68fb      	ldr	r3, [r7, #12]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <lsm6dsl_xl_lp2_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                     lsm6dsl_input_composite_t val)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	460b      	mov	r3, r1
 800993a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t*)&ctrl8_xl, 1);
 800993c:	f107 0208 	add.w	r2, r7, #8
 8009940:	2301      	movs	r3, #1
 8009942:	2117      	movs	r1, #23
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f7ff fe25 	bl	8009594 <lsm6dsl_read_reg>
 800994a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d120      	bne.n	8009994 <lsm6dsl_xl_lp2_bandwidth_set+0x64>
    ctrl8_xl.input_composite = ( (uint8_t) val & 0x10U ) >> 4;
 8009952:	78fb      	ldrb	r3, [r7, #3]
 8009954:	091b      	lsrs	r3, r3, #4
 8009956:	f003 0301 	and.w	r3, r3, #1
 800995a:	b2da      	uxtb	r2, r3
 800995c:	7a3b      	ldrb	r3, [r7, #8]
 800995e:	f362 03c3 	bfi	r3, r2, #3, #1
 8009962:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t) val & 0x03U;
 8009964:	78fb      	ldrb	r3, [r7, #3]
 8009966:	f003 0303 	and.w	r3, r3, #3
 800996a:	b2da      	uxtb	r2, r3
 800996c:	7a3b      	ldrb	r3, [r7, #8]
 800996e:	f362 1346 	bfi	r3, r2, #5, #2
 8009972:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.lpf2_xl_en = 1;
 8009974:	7a3b      	ldrb	r3, [r7, #8]
 8009976:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800997a:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_slope_xl_en = 0;
 800997c:	7a3b      	ldrb	r3, [r7, #8]
 800997e:	f36f 0382 	bfc	r3, #2, #1
 8009982:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t*)&ctrl8_xl, 1);
 8009984:	f107 0208 	add.w	r2, r7, #8
 8009988:	2301      	movs	r3, #1
 800998a:	2117      	movs	r1, #23
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f7ff fe19 	bl	80095c4 <lsm6dsl_write_reg>
 8009992:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8009994:	68fb      	ldr	r3, [r7, #12]
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}

0800999e <lsm6dsl_gy_band_pass_set>:
  * @param  val    gyroscope filtering chain configuration.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_band_pass_set(stmdev_ctx_t *ctx, lsm6dsl_lpf1_sel_g_t val)
{
 800999e:	b580      	push	{r7, lr}
 80099a0:	b086      	sub	sp, #24
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	460b      	mov	r3, r1
 80099a8:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_ctrl6_c_t ctrl6_c;
  lsm6dsl_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t*)&ctrl7_g, 1);
 80099aa:	f107 0208 	add.w	r2, r7, #8
 80099ae:	2301      	movs	r3, #1
 80099b0:	2116      	movs	r1, #22
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f7ff fdee 	bl	8009594 <lsm6dsl_read_reg>
 80099b8:	6178      	str	r0, [r7, #20]
  if(ret == 0){
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d157      	bne.n	8009a70 <lsm6dsl_gy_band_pass_set+0xd2>
    ctrl7_g.hpm_g  =  ( (uint8_t)val & 0x30U ) >> 4;
 80099c0:	78fb      	ldrb	r3, [r7, #3]
 80099c2:	091b      	lsrs	r3, r3, #4
 80099c4:	f003 0303 	and.w	r3, r3, #3
 80099c8:	b2da      	uxtb	r2, r3
 80099ca:	7a3b      	ldrb	r3, [r7, #8]
 80099cc:	f362 1305 	bfi	r3, r2, #4, #2
 80099d0:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hp_en_g = ( (uint8_t)val & 0x80U ) >> 7;
 80099d2:	78fb      	ldrb	r3, [r7, #3]
 80099d4:	09db      	lsrs	r3, r3, #7
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	f003 0301 	and.w	r3, r3, #1
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	7a3b      	ldrb	r3, [r7, #8]
 80099e0:	f362 1386 	bfi	r3, r2, #6, #1
 80099e4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t*)&ctrl7_g, 1);
 80099e6:	f107 0208 	add.w	r2, r7, #8
 80099ea:	2301      	movs	r3, #1
 80099ec:	2116      	movs	r1, #22
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f7ff fde8 	bl	80095c4 <lsm6dsl_write_reg>
 80099f4:	6178      	str	r0, [r7, #20]
    if(ret == 0){
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d139      	bne.n	8009a70 <lsm6dsl_gy_band_pass_set+0xd2>
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t*)&ctrl6_c, 1);
 80099fc:	f107 020c 	add.w	r2, r7, #12
 8009a00:	2301      	movs	r3, #1
 8009a02:	2115      	movs	r1, #21
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f7ff fdc5 	bl	8009594 <lsm6dsl_read_reg>
 8009a0a:	6178      	str	r0, [r7, #20]
      if(ret == 0){
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d12e      	bne.n	8009a70 <lsm6dsl_gy_band_pass_set+0xd2>
        ctrl6_c.ftype = (uint8_t)val & 0x03U;
 8009a12:	78fb      	ldrb	r3, [r7, #3]
 8009a14:	f003 0303 	and.w	r3, r3, #3
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	7b3b      	ldrb	r3, [r7, #12]
 8009a1c:	f362 0301 	bfi	r3, r2, #0, #2
 8009a20:	733b      	strb	r3, [r7, #12]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t*)&ctrl6_c, 1);
 8009a22:	f107 020c 	add.w	r2, r7, #12
 8009a26:	2301      	movs	r3, #1
 8009a28:	2115      	movs	r1, #21
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f7ff fdca 	bl	80095c4 <lsm6dsl_write_reg>
 8009a30:	6178      	str	r0, [r7, #20]
        if(ret == 0){
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d11b      	bne.n	8009a70 <lsm6dsl_gy_band_pass_set+0xd2>
          ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C,
 8009a38:	f107 0210 	add.w	r2, r7, #16
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	2113      	movs	r1, #19
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f7ff fda7 	bl	8009594 <lsm6dsl_read_reg>
 8009a46:	6178      	str	r0, [r7, #20]
                                 (uint8_t*)&ctrl4_c, 1);
          if(ret == 0){
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d110      	bne.n	8009a70 <lsm6dsl_gy_band_pass_set+0xd2>
            ctrl4_c.lpf1_sel_g = ( (uint8_t)val & 0x08U ) >> 3;
 8009a4e:	78fb      	ldrb	r3, [r7, #3]
 8009a50:	08db      	lsrs	r3, r3, #3
 8009a52:	f003 0301 	and.w	r3, r3, #1
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	7c3b      	ldrb	r3, [r7, #16]
 8009a5a:	f362 0341 	bfi	r3, r2, #1, #1
 8009a5e:	743b      	strb	r3, [r7, #16]
            ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C,
 8009a60:	f107 0210 	add.w	r2, r7, #16
 8009a64:	2301      	movs	r3, #1
 8009a66:	2113      	movs	r1, #19
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f7ff fdab 	bl	80095c4 <lsm6dsl_write_reg>
 8009a6e:	6178      	str	r0, [r7, #20]
          }
        }
      }
    }
  }
  return ret;
 8009a70:	697b      	ldr	r3, [r7, #20]
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3718      	adds	r7, #24
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}

08009a7a <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 8009a7a:	b580      	push	{r7, lr}
 8009a7c:	b08a      	sub	sp, #40	; 0x28
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
 8009a82:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t*)&int1_ctrl, 1);
 8009a84:	f107 021c 	add.w	r2, r7, #28
 8009a88:	2301      	movs	r3, #1
 8009a8a:	210d      	movs	r1, #13
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7ff fd81 	bl	8009594 <lsm6dsl_read_reg>
 8009a92:	6278      	str	r0, [r7, #36]	; 0x24
  if(ret == 0){
 8009a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d147      	bne.n	8009b2a <lsm6dsl_pin_int1_route_set+0xb0>
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 8009a9a:	783b      	ldrb	r3, [r7, #0]
 8009a9c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009aa0:	b2da      	uxtb	r2, r3
 8009aa2:	7f3b      	ldrb	r3, [r7, #28]
 8009aa4:	f362 0300 	bfi	r3, r2, #0, #1
 8009aa8:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 8009aaa:	783b      	ldrb	r3, [r7, #0]
 8009aac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009ab0:	b2da      	uxtb	r2, r3
 8009ab2:	7f3b      	ldrb	r3, [r7, #28]
 8009ab4:	f362 0341 	bfi	r3, r2, #1, #1
 8009ab8:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 8009aba:	783b      	ldrb	r3, [r7, #0]
 8009abc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009ac0:	b2da      	uxtb	r2, r3
 8009ac2:	7f3b      	ldrb	r3, [r7, #28]
 8009ac4:	f362 0382 	bfi	r3, r2, #2, #1
 8009ac8:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 8009aca:	783b      	ldrb	r3, [r7, #0]
 8009acc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009ad0:	b2da      	uxtb	r2, r3
 8009ad2:	7f3b      	ldrb	r3, [r7, #28]
 8009ad4:	f362 03c3 	bfi	r3, r2, #3, #1
 8009ad8:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 8009ada:	783b      	ldrb	r3, [r7, #0]
 8009adc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009ae0:	b2da      	uxtb	r2, r3
 8009ae2:	7f3b      	ldrb	r3, [r7, #28]
 8009ae4:	f362 1304 	bfi	r3, r2, #4, #1
 8009ae8:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 8009aea:	783b      	ldrb	r3, [r7, #0]
 8009aec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009af0:	b2da      	uxtb	r2, r3
 8009af2:	7f3b      	ldrb	r3, [r7, #28]
 8009af4:	f362 1345 	bfi	r3, r2, #5, #1
 8009af8:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 8009afa:	783b      	ldrb	r3, [r7, #0]
 8009afc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009b00:	b2da      	uxtb	r2, r3
 8009b02:	7f3b      	ldrb	r3, [r7, #28]
 8009b04:	f362 1386 	bfi	r3, r2, #6, #1
 8009b08:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 8009b0a:	783b      	ldrb	r3, [r7, #0]
 8009b0c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8009b10:	b2da      	uxtb	r2, r3
 8009b12:	7f3b      	ldrb	r3, [r7, #28]
 8009b14:	f362 13c7 	bfi	r3, r2, #7, #1
 8009b18:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t*)&int1_ctrl, 1);
 8009b1a:	f107 021c 	add.w	r2, r7, #28
 8009b1e:	2301      	movs	r3, #1
 8009b20:	210d      	movs	r1, #13
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f7ff fd4e 	bl	80095c4 <lsm6dsl_write_reg>
 8009b28:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d107      	bne.n	8009b40 <lsm6dsl_pin_int1_route_set+0xc6>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t*)&md1_cfg, 1);
 8009b30:	f107 0218 	add.w	r2, r7, #24
 8009b34:	2301      	movs	r3, #1
 8009b36:	215e      	movs	r1, #94	; 0x5e
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f7ff fd2b 	bl	8009594 <lsm6dsl_read_reg>
 8009b3e:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8009b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d107      	bne.n	8009b56 <lsm6dsl_pin_int1_route_set+0xdc>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t*)&md2_cfg, 1);
 8009b46:	f107 0214 	add.w	r2, r7, #20
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	215f      	movs	r1, #95	; 0x5f
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f7ff fd20 	bl	8009594 <lsm6dsl_read_reg>
 8009b54:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8009b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d147      	bne.n	8009bec <lsm6dsl_pin_int1_route_set+0x172>
        md1_cfg.int1_timer           = val.int1_timer;
 8009b5c:	787b      	ldrb	r3, [r7, #1]
 8009b5e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	7e3b      	ldrb	r3, [r7, #24]
 8009b66:	f362 0300 	bfi	r3, r2, #0, #1
 8009b6a:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_tilt            = val.int1_tilt;
 8009b6c:	787b      	ldrb	r3, [r7, #1]
 8009b6e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009b72:	b2da      	uxtb	r2, r3
 8009b74:	7e3b      	ldrb	r3, [r7, #24]
 8009b76:	f362 0341 	bfi	r3, r2, #1, #1
 8009b7a:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_6d              = val.int1_6d;
 8009b7c:	787b      	ldrb	r3, [r7, #1]
 8009b7e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009b82:	b2da      	uxtb	r2, r3
 8009b84:	7e3b      	ldrb	r3, [r7, #24]
 8009b86:	f362 0382 	bfi	r3, r2, #2, #1
 8009b8a:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_double_tap      = val.int1_double_tap;
 8009b8c:	787b      	ldrb	r3, [r7, #1]
 8009b8e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009b92:	b2da      	uxtb	r2, r3
 8009b94:	7e3b      	ldrb	r3, [r7, #24]
 8009b96:	f362 03c3 	bfi	r3, r2, #3, #1
 8009b9a:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_ff              = val.int1_ff;
 8009b9c:	787b      	ldrb	r3, [r7, #1]
 8009b9e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009ba2:	b2da      	uxtb	r2, r3
 8009ba4:	7e3b      	ldrb	r3, [r7, #24]
 8009ba6:	f362 1304 	bfi	r3, r2, #4, #1
 8009baa:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_wu              = val.int1_wu;
 8009bac:	787b      	ldrb	r3, [r7, #1]
 8009bae:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009bb2:	b2da      	uxtb	r2, r3
 8009bb4:	7e3b      	ldrb	r3, [r7, #24]
 8009bb6:	f362 1345 	bfi	r3, r2, #5, #1
 8009bba:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_single_tap      = val.int1_single_tap;
 8009bbc:	787b      	ldrb	r3, [r7, #1]
 8009bbe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	7e3b      	ldrb	r3, [r7, #24]
 8009bc6:	f362 1386 	bfi	r3, r2, #6, #1
 8009bca:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_inact_state     = val.int1_inact_state;
 8009bcc:	787b      	ldrb	r3, [r7, #1]
 8009bce:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8009bd2:	b2da      	uxtb	r2, r3
 8009bd4:	7e3b      	ldrb	r3, [r7, #24]
 8009bd6:	f362 13c7 	bfi	r3, r2, #7, #1
 8009bda:	763b      	strb	r3, [r7, #24]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t*)&md1_cfg, 1);
 8009bdc:	f107 0218 	add.w	r2, r7, #24
 8009be0:	2301      	movs	r3, #1
 8009be2:	215e      	movs	r1, #94	; 0x5e
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f7ff fced 	bl	80095c4 <lsm6dsl_write_reg>
 8009bea:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8009bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d107      	bne.n	8009c02 <lsm6dsl_pin_int1_route_set+0x188>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8009bf2:	f107 0210 	add.w	r2, r7, #16
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	2113      	movs	r1, #19
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7ff fcca 	bl	8009594 <lsm6dsl_read_reg>
 8009c00:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8009c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10f      	bne.n	8009c28 <lsm6dsl_pin_int1_route_set+0x1ae>
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8009c08:	78bb      	ldrb	r3, [r7, #2]
 8009c0a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009c0e:	b2da      	uxtb	r2, r3
 8009c10:	7c3b      	ldrb	r3, [r7, #16]
 8009c12:	f362 1304 	bfi	r3, r2, #4, #1
 8009c16:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8009c18:	f107 0210 	add.w	r2, r7, #16
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	2113      	movs	r1, #19
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f7ff fccf 	bl	80095c4 <lsm6dsl_write_reg>
 8009c26:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8009c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d107      	bne.n	8009c3e <lsm6dsl_pin_int1_route_set+0x1c4>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8009c2e:	f107 0220 	add.w	r2, r7, #32
 8009c32:	2301      	movs	r3, #1
 8009c34:	211a      	movs	r1, #26
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f7ff fcac 	bl	8009594 <lsm6dsl_read_reg>
 8009c3c:	6278      	str	r0, [r7, #36]	; 0x24
                           (uint8_t*)&master_config, 1);
  }
  if(ret == 0){
 8009c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d111      	bne.n	8009c68 <lsm6dsl_pin_int1_route_set+0x1ee>
     master_config.drdy_on_int1   = val.den_drdy_int1;
 8009c44:	78bb      	ldrb	r3, [r7, #2]
 8009c46:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009c4a:	b2da      	uxtb	r2, r3
 8009c4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009c50:	f362 13c7 	bfi	r3, r2, #7, #1
 8009c54:	f887 3020 	strb.w	r3, [r7, #32]
     ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8009c58:	f107 0220 	add.w	r2, r7, #32
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	211a      	movs	r1, #26
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f7ff fcaf 	bl	80095c4 <lsm6dsl_write_reg>
 8009c66:	6278      	str	r0, [r7, #36]	; 0x24
                             (uint8_t*)&master_config, 1);
  }
  if(ret == 0){
 8009c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d158      	bne.n	8009d20 <lsm6dsl_pin_int1_route_set+0x2a6>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t*)&tap_cfg, 1);
 8009c6e:	f107 020c 	add.w	r2, r7, #12
 8009c72:	2301      	movs	r3, #1
 8009c74:	2158      	movs	r1, #88	; 0x58
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f7ff fc8c 	bl	8009594 <lsm6dsl_read_reg>
 8009c7c:	6278      	str	r0, [r7, #36]	; 0x24
    if ((val.int1_6d != 0x00U) ||
 8009c7e:	787b      	ldrb	r3, [r7, #1]
 8009c80:	f003 0304 	and.w	r3, r3, #4
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d141      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 8009c8a:	787b      	ldrb	r3, [r7, #1]
 8009c8c:	f003 0310 	and.w	r3, r3, #16
 8009c90:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d13b      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8009c96:	787b      	ldrb	r3, [r7, #1]
 8009c98:	f003 0320 	and.w	r3, r3, #32
 8009c9c:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d135      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 8009ca2:	787b      	ldrb	r3, [r7, #1]
 8009ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ca8:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d12f      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8009cae:	787b      	ldrb	r3, [r7, #1]
 8009cb0:	f003 0308 	and.w	r3, r3, #8
 8009cb4:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d129      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U)||
 8009cba:	787b      	ldrb	r3, [r7, #1]
 8009cbc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009cc0:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d123      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8009cc6:	7d3b      	ldrb	r3, [r7, #20]
 8009cc8:	f003 0304 	and.w	r3, r3, #4
 8009ccc:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U)||
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d11d      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 8009cd2:	7d3b      	ldrb	r3, [r7, #20]
 8009cd4:	f003 0310 	and.w	r3, r3, #16
 8009cd8:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d117      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8009cde:	7d3b      	ldrb	r3, [r7, #20]
 8009ce0:	f003 0320 	and.w	r3, r3, #32
 8009ce4:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d111      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8009cea:	7d3b      	ldrb	r3, [r7, #20]
 8009cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cf0:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10b      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8009cf6:	7d3b      	ldrb	r3, [r7, #20]
 8009cf8:	f003 0308 	and.w	r3, r3, #8
 8009cfc:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d105      	bne.n	8009d0e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state!= 0x00U) ){
 8009d02:	7d3b      	ldrb	r3, [r7, #20]
 8009d04:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009d08:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d004      	beq.n	8009d18 <lsm6dsl_pin_int1_route_set+0x29e>
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8009d0e:	7b3b      	ldrb	r3, [r7, #12]
 8009d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d14:	733b      	strb	r3, [r7, #12]
 8009d16:	e003      	b.n	8009d20 <lsm6dsl_pin_int1_route_set+0x2a6>
    }
    else{
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8009d18:	7b3b      	ldrb	r3, [r7, #12]
 8009d1a:	f36f 13c7 	bfc	r3, #7, #1
 8009d1e:	733b      	strb	r3, [r7, #12]
    }
  }
  if(ret == 0){    
 8009d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d107      	bne.n	8009d36 <lsm6dsl_pin_int1_route_set+0x2bc>
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t*)&tap_cfg, 1);
 8009d26:	f107 020c 	add.w	r2, r7, #12
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	2158      	movs	r1, #88	; 0x58
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f7ff fc48 	bl	80095c4 <lsm6dsl_write_reg>
 8009d34:	6278      	str	r0, [r7, #36]	; 0x24
  }
  return ret;
 8009d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	3728      	adds	r7, #40	; 0x28
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}

08009d40 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b088      	sub	sp, #32
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;

  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t*)&int1_ctrl, 1);
 8009d4a:	f107 0214 	add.w	r2, r7, #20
 8009d4e:	2301      	movs	r3, #1
 8009d50:	210d      	movs	r1, #13
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f7ff fc1e 	bl	8009594 <lsm6dsl_read_reg>
 8009d58:	61f8      	str	r0, [r7, #28]
  if(ret == 0){
 8009d5a:	69fb      	ldr	r3, [r7, #28]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	f040 80c0 	bne.w	8009ee2 <lsm6dsl_pin_int1_route_get+0x1a2>
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 8009d62:	7d3b      	ldrb	r3, [r7, #20]
 8009d64:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009d68:	b2d9      	uxtb	r1, r3
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	7813      	ldrb	r3, [r2, #0]
 8009d6e:	f361 0300 	bfi	r3, r1, #0, #1
 8009d72:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 8009d74:	7d3b      	ldrb	r3, [r7, #20]
 8009d76:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009d7a:	b2d9      	uxtb	r1, r3
 8009d7c:	683a      	ldr	r2, [r7, #0]
 8009d7e:	7813      	ldrb	r3, [r2, #0]
 8009d80:	f361 0341 	bfi	r3, r1, #1, #1
 8009d84:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 8009d86:	7d3b      	ldrb	r3, [r7, #20]
 8009d88:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009d8c:	b2d9      	uxtb	r1, r3
 8009d8e:	683a      	ldr	r2, [r7, #0]
 8009d90:	7813      	ldrb	r3, [r2, #0]
 8009d92:	f361 0382 	bfi	r3, r1, #2, #1
 8009d96:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8009d98:	7d3b      	ldrb	r3, [r7, #20]
 8009d9a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009d9e:	b2d9      	uxtb	r1, r3
 8009da0:	683a      	ldr	r2, [r7, #0]
 8009da2:	7813      	ldrb	r3, [r2, #0]
 8009da4:	f361 03c3 	bfi	r3, r1, #3, #1
 8009da8:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8009daa:	7d3b      	ldrb	r3, [r7, #20]
 8009dac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009db0:	b2d9      	uxtb	r1, r3
 8009db2:	683a      	ldr	r2, [r7, #0]
 8009db4:	7813      	ldrb	r3, [r2, #0]
 8009db6:	f361 1304 	bfi	r3, r1, #4, #1
 8009dba:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8009dbc:	7d3b      	ldrb	r3, [r7, #20]
 8009dbe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009dc2:	b2d9      	uxtb	r1, r3
 8009dc4:	683a      	ldr	r2, [r7, #0]
 8009dc6:	7813      	ldrb	r3, [r2, #0]
 8009dc8:	f361 1345 	bfi	r3, r1, #5, #1
 8009dcc:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8009dce:	7d3b      	ldrb	r3, [r7, #20]
 8009dd0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009dd4:	b2d9      	uxtb	r1, r3
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	7813      	ldrb	r3, [r2, #0]
 8009dda:	f361 1386 	bfi	r3, r1, #6, #1
 8009dde:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8009de0:	7d3b      	ldrb	r3, [r7, #20]
 8009de2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8009de6:	b2d9      	uxtb	r1, r3
 8009de8:	683a      	ldr	r2, [r7, #0]
 8009dea:	7813      	ldrb	r3, [r2, #0]
 8009dec:	f361 13c7 	bfi	r3, r1, #7, #1
 8009df0:	7013      	strb	r3, [r2, #0]

    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t*)&md1_cfg, 1);
 8009df2:	f107 0210 	add.w	r2, r7, #16
 8009df6:	2301      	movs	r3, #1
 8009df8:	215e      	movs	r1, #94	; 0x5e
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f7ff fbca 	bl	8009594 <lsm6dsl_read_reg>
 8009e00:	61f8      	str	r0, [r7, #28]
    if(ret == 0){
 8009e02:	69fb      	ldr	r3, [r7, #28]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d16c      	bne.n	8009ee2 <lsm6dsl_pin_int1_route_get+0x1a2>
    val->int1_timer       = md1_cfg.int1_timer;
 8009e08:	7c3b      	ldrb	r3, [r7, #16]
 8009e0a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009e0e:	b2d9      	uxtb	r1, r3
 8009e10:	683a      	ldr	r2, [r7, #0]
 8009e12:	7853      	ldrb	r3, [r2, #1]
 8009e14:	f361 0300 	bfi	r3, r1, #0, #1
 8009e18:	7053      	strb	r3, [r2, #1]
    val->int1_tilt        = md1_cfg.int1_tilt;
 8009e1a:	7c3b      	ldrb	r3, [r7, #16]
 8009e1c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009e20:	b2d9      	uxtb	r1, r3
 8009e22:	683a      	ldr	r2, [r7, #0]
 8009e24:	7853      	ldrb	r3, [r2, #1]
 8009e26:	f361 0341 	bfi	r3, r1, #1, #1
 8009e2a:	7053      	strb	r3, [r2, #1]
    val->int1_6d          = md1_cfg.int1_6d;
 8009e2c:	7c3b      	ldrb	r3, [r7, #16]
 8009e2e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009e32:	b2d9      	uxtb	r1, r3
 8009e34:	683a      	ldr	r2, [r7, #0]
 8009e36:	7853      	ldrb	r3, [r2, #1]
 8009e38:	f361 0382 	bfi	r3, r1, #2, #1
 8009e3c:	7053      	strb	r3, [r2, #1]
    val->int1_double_tap  = md1_cfg.int1_double_tap;
 8009e3e:	7c3b      	ldrb	r3, [r7, #16]
 8009e40:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009e44:	b2d9      	uxtb	r1, r3
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	7853      	ldrb	r3, [r2, #1]
 8009e4a:	f361 03c3 	bfi	r3, r1, #3, #1
 8009e4e:	7053      	strb	r3, [r2, #1]
    val->int1_ff          = md1_cfg.int1_ff;
 8009e50:	7c3b      	ldrb	r3, [r7, #16]
 8009e52:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009e56:	b2d9      	uxtb	r1, r3
 8009e58:	683a      	ldr	r2, [r7, #0]
 8009e5a:	7853      	ldrb	r3, [r2, #1]
 8009e5c:	f361 1304 	bfi	r3, r1, #4, #1
 8009e60:	7053      	strb	r3, [r2, #1]
    val->int1_wu          = md1_cfg.int1_wu;
 8009e62:	7c3b      	ldrb	r3, [r7, #16]
 8009e64:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8009e68:	b2d9      	uxtb	r1, r3
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	7853      	ldrb	r3, [r2, #1]
 8009e6e:	f361 1345 	bfi	r3, r1, #5, #1
 8009e72:	7053      	strb	r3, [r2, #1]
    val->int1_single_tap  = md1_cfg.int1_single_tap;
 8009e74:	7c3b      	ldrb	r3, [r7, #16]
 8009e76:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009e7a:	b2d9      	uxtb	r1, r3
 8009e7c:	683a      	ldr	r2, [r7, #0]
 8009e7e:	7853      	ldrb	r3, [r2, #1]
 8009e80:	f361 1386 	bfi	r3, r1, #6, #1
 8009e84:	7053      	strb	r3, [r2, #1]
    val->int1_inact_state = md1_cfg.int1_inact_state;
 8009e86:	7c3b      	ldrb	r3, [r7, #16]
 8009e88:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8009e8c:	b2d9      	uxtb	r1, r3
 8009e8e:	683a      	ldr	r2, [r7, #0]
 8009e90:	7853      	ldrb	r3, [r2, #1]
 8009e92:	f361 13c7 	bfi	r3, r1, #7, #1
 8009e96:	7053      	strb	r3, [r2, #1]

    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8009e98:	f107 020c 	add.w	r2, r7, #12
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	2113      	movs	r1, #19
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f7ff fb77 	bl	8009594 <lsm6dsl_read_reg>
 8009ea6:	61f8      	str	r0, [r7, #28]
      if(ret == 0){
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d119      	bne.n	8009ee2 <lsm6dsl_pin_int1_route_get+0x1a2>
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8009eae:	7b3b      	ldrb	r3, [r7, #12]
 8009eb0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009eb4:	b2d9      	uxtb	r1, r3
 8009eb6:	683a      	ldr	r2, [r7, #0]
 8009eb8:	7893      	ldrb	r3, [r2, #2]
 8009eba:	f361 0300 	bfi	r3, r1, #0, #1
 8009ebe:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8009ec0:	f107 0218 	add.w	r2, r7, #24
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	211a      	movs	r1, #26
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f7ff fb63 	bl	8009594 <lsm6dsl_read_reg>
 8009ece:	61f8      	str	r0, [r7, #28]
                               (uint8_t*)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8009ed0:	7e3b      	ldrb	r3, [r7, #24]
 8009ed2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8009ed6:	b2d9      	uxtb	r1, r3
 8009ed8:	683a      	ldr	r2, [r7, #0]
 8009eda:	7893      	ldrb	r3, [r2, #2]
 8009edc:	f361 0300 	bfi	r3, r1, #0, #1
 8009ee0:	7093      	strb	r3, [r2, #2]
      }
    }
  }
  return ret;
 8009ee2:	69fb      	ldr	r3, [r7, #28]
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3720      	adds	r7, #32
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <lsm6dsl_pin_polarity_set>:
  * @param  val    Change the values of h_lactive in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_polarity_set(stmdev_ctx_t *ctx, lsm6dsl_h_lactive_t val)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8009ef8:	f107 0208 	add.w	r2, r7, #8
 8009efc:	2301      	movs	r3, #1
 8009efe:	2112      	movs	r1, #18
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7ff fb47 	bl	8009594 <lsm6dsl_read_reg>
 8009f06:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d10f      	bne.n	8009f2e <lsm6dsl_pin_polarity_set+0x42>
    ctrl3_c.h_lactive = (uint8_t) val;
 8009f0e:	78fb      	ldrb	r3, [r7, #3]
 8009f10:	f003 0301 	and.w	r3, r3, #1
 8009f14:	b2da      	uxtb	r2, r3
 8009f16:	7a3b      	ldrb	r3, [r7, #8]
 8009f18:	f362 1345 	bfi	r3, r2, #5, #1
 8009f1c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8009f1e:	f107 0208 	add.w	r2, r7, #8
 8009f22:	2301      	movs	r3, #1
 8009f24:	2112      	movs	r1, #18
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f7ff fb4c 	bl	80095c4 <lsm6dsl_write_reg>
 8009f2c:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3710      	adds	r7, #16
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <lsm6dsl_fifo_watermark_set>:
  * @param  val    Change the values of fth in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_watermark_set(stmdev_ctx_t *ctx, uint16_t val)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	460b      	mov	r3, r1
 8009f42:	807b      	strh	r3, [r7, #2]
  lsm6dsl_fifo_ctrl1_t fifo_ctrl1;
  lsm6dsl_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL2, (uint8_t*)&fifo_ctrl2, 1);
 8009f44:	f107 020c 	add.w	r2, r7, #12
 8009f48:	2301      	movs	r3, #1
 8009f4a:	2107      	movs	r1, #7
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f7ff fb21 	bl	8009594 <lsm6dsl_read_reg>
 8009f52:	6178      	str	r0, [r7, #20]
  if(ret == 0){
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d11f      	bne.n	8009f9a <lsm6dsl_fifo_watermark_set+0x62>
    fifo_ctrl1.fth = (uint8_t) (0x00FFU & val);
 8009f5a:	887b      	ldrh	r3, [r7, #2]
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	743b      	strb	r3, [r7, #16]
    fifo_ctrl2.fth = (uint8_t) (( 0x0700U & val ) >> 8);
 8009f60:	887b      	ldrh	r3, [r7, #2]
 8009f62:	0a1b      	lsrs	r3, r3, #8
 8009f64:	b29b      	uxth	r3, r3
 8009f66:	f003 0307 	and.w	r3, r3, #7
 8009f6a:	b2da      	uxtb	r2, r3
 8009f6c:	7b3b      	ldrb	r3, [r7, #12]
 8009f6e:	f362 0302 	bfi	r3, r2, #0, #3
 8009f72:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL1, (uint8_t*)&fifo_ctrl1, 1);
 8009f74:	f107 0210 	add.w	r2, r7, #16
 8009f78:	2301      	movs	r3, #1
 8009f7a:	2106      	movs	r1, #6
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f7ff fb21 	bl	80095c4 <lsm6dsl_write_reg>
 8009f82:	6178      	str	r0, [r7, #20]
    if(ret == 0){
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d107      	bne.n	8009f9a <lsm6dsl_fifo_watermark_set+0x62>
      ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL2,
 8009f8a:	f107 020c 	add.w	r2, r7, #12
 8009f8e:	2301      	movs	r3, #1
 8009f90:	2107      	movs	r1, #7
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f7ff fb16 	bl	80095c4 <lsm6dsl_write_reg>
 8009f98:	6178      	str	r0, [r7, #20]
                              (uint8_t*)&fifo_ctrl2, 1);
    }
  }
  return ret;
 8009f9a:	697b      	ldr	r3, [r7, #20]
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3718      	adds	r7, #24
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <lsm6dsl_fifo_watermark_get>:
  * @param  val    Change the values of fth in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_watermark_get(stmdev_ctx_t *ctx, uint16_t *val)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b086      	sub	sp, #24
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_ctrl1_t fifo_ctrl1;
  lsm6dsl_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL1, (uint8_t*)&fifo_ctrl1, 1);
 8009fae:	f107 0210 	add.w	r2, r7, #16
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	2106      	movs	r1, #6
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f7ff faec 	bl	8009594 <lsm6dsl_read_reg>
 8009fbc:	6178      	str	r0, [r7, #20]
  if(ret == 0){
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d107      	bne.n	8009fd4 <lsm6dsl_fifo_watermark_get+0x30>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL2, (uint8_t*)&fifo_ctrl2, 1);
 8009fc4:	f107 020c 	add.w	r2, r7, #12
 8009fc8:	2301      	movs	r3, #1
 8009fca:	2107      	movs	r1, #7
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f7ff fae1 	bl	8009594 <lsm6dsl_read_reg>
 8009fd2:	6178      	str	r0, [r7, #20]
  }
  *val = ((uint16_t)fifo_ctrl2.fth << 8) + (uint16_t)fifo_ctrl1.fth;
 8009fd4:	7b3b      	ldrb	r3, [r7, #12]
 8009fd6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	021b      	lsls	r3, r3, #8
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	7c3b      	ldrb	r3, [r7, #16]
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	4413      	add	r3, r2
 8009fe8:	b29a      	uxth	r2, r3
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	801a      	strh	r2, [r3, #0]

  return ret;
 8009fee:	697b      	ldr	r3, [r7, #20]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3718      	adds	r7, #24
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <lsm6dsl_fifo_data_level_get>:
  *                BDU bit.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_data_level_get(stmdev_ctx_t *ctx, uint16_t *val)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_status1_t fifo_status1;
  lsm6dsl_fifo_status2_t fifo_status2;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_STATUS1,
 800a002:	f107 0210 	add.w	r2, r7, #16
 800a006:	2301      	movs	r3, #1
 800a008:	213a      	movs	r1, #58	; 0x3a
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f7ff fac2 	bl	8009594 <lsm6dsl_read_reg>
 800a010:	6178      	str	r0, [r7, #20]
                         (uint8_t*)&fifo_status1, 1);
  if(ret == 0){
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d114      	bne.n	800a042 <lsm6dsl_fifo_data_level_get+0x4a>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_STATUS2,
 800a018:	f107 020c 	add.w	r2, r7, #12
 800a01c:	2301      	movs	r3, #1
 800a01e:	213b      	movs	r1, #59	; 0x3b
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f7ff fab7 	bl	8009594 <lsm6dsl_read_reg>
 800a026:	6178      	str	r0, [r7, #20]
                           (uint8_t*)&fifo_status2, 1);
    *val = ( (uint16_t) fifo_status2.diff_fifo << 8) +
 800a028:	7b3b      	ldrb	r3, [r7, #12]
 800a02a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	b29b      	uxth	r3, r3
 800a032:	021b      	lsls	r3, r3, #8
 800a034:	b29a      	uxth	r2, r3
             (uint16_t) fifo_status1.diff_fifo;
 800a036:	7c3b      	ldrb	r3, [r7, #16]
 800a038:	b29b      	uxth	r3, r3
    *val = ( (uint16_t) fifo_status2.diff_fifo << 8) +
 800a03a:	4413      	add	r3, r2
 800a03c:	b29a      	uxth	r2, r3
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800a042:	697b      	ldr	r3, [r7, #20]
}
 800a044:	4618      	mov	r0, r3
 800a046:	3718      	adds	r7, #24
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <lsm6dsl_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_dec_fifo_xl_t val)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	460b      	mov	r3, r1
 800a056:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL3, (uint8_t*)&fifo_ctrl3, 1);
 800a058:	f107 0208 	add.w	r2, r7, #8
 800a05c:	2301      	movs	r3, #1
 800a05e:	2108      	movs	r1, #8
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7ff fa97 	bl	8009594 <lsm6dsl_read_reg>
 800a066:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d10f      	bne.n	800a08e <lsm6dsl_fifo_xl_batch_set+0x42>
    fifo_ctrl3.dec_fifo_xl = (uint8_t)val;
 800a06e:	78fb      	ldrb	r3, [r7, #3]
 800a070:	f003 0307 	and.w	r3, r3, #7
 800a074:	b2da      	uxtb	r2, r3
 800a076:	7a3b      	ldrb	r3, [r7, #8]
 800a078:	f362 0302 	bfi	r3, r2, #0, #3
 800a07c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL3,
 800a07e:	f107 0208 	add.w	r2, r7, #8
 800a082:	2301      	movs	r3, #1
 800a084:	2108      	movs	r1, #8
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f7ff fa9c 	bl	80095c4 <lsm6dsl_write_reg>
 800a08c:	60f8      	str	r0, [r7, #12]
                            (uint8_t*)&fifo_ctrl3, 1);
  }
  return ret;
 800a08e:	68fb      	ldr	r3, [r7, #12]
}
 800a090:	4618      	mov	r0, r3
 800a092:	3710      	adds	r7, #16
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <lsm6dsl_fifo_xl_batch_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_xl_batch_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_dec_fifo_xl_t *val)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL3, (uint8_t*)&fifo_ctrl3, 1);
 800a0a2:	f107 0208 	add.w	r2, r7, #8
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	2108      	movs	r1, #8
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f7ff fa72 	bl	8009594 <lsm6dsl_read_reg>
 800a0b0:	60f8      	str	r0, [r7, #12]
  switch (fifo_ctrl3.dec_fifo_xl) {
 800a0b2:	7a3b      	ldrb	r3, [r7, #8]
 800a0b4:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b07      	cmp	r3, #7
 800a0bc:	d832      	bhi.n	800a124 <lsm6dsl_fifo_xl_batch_get+0x8c>
 800a0be:	a201      	add	r2, pc, #4	; (adr r2, 800a0c4 <lsm6dsl_fifo_xl_batch_get+0x2c>)
 800a0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0c4:	0800a0e5 	.word	0x0800a0e5
 800a0c8:	0800a0ed 	.word	0x0800a0ed
 800a0cc:	0800a0f5 	.word	0x0800a0f5
 800a0d0:	0800a0fd 	.word	0x0800a0fd
 800a0d4:	0800a105 	.word	0x0800a105
 800a0d8:	0800a10d 	.word	0x0800a10d
 800a0dc:	0800a115 	.word	0x0800a115
 800a0e0:	0800a11d 	.word	0x0800a11d
    case LSM6DSL_FIFO_XL_DISABLE:
      *val = LSM6DSL_FIFO_XL_DISABLE;
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	701a      	strb	r2, [r3, #0]
      break;
 800a0ea:	e01f      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_NO_DEC:
      *val = LSM6DSL_FIFO_XL_NO_DEC;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	701a      	strb	r2, [r3, #0]
      break;
 800a0f2:	e01b      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_DEC_2:
      *val = LSM6DSL_FIFO_XL_DEC_2;
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	2202      	movs	r2, #2
 800a0f8:	701a      	strb	r2, [r3, #0]
      break;
 800a0fa:	e017      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_DEC_3:
      *val = LSM6DSL_FIFO_XL_DEC_3;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	2203      	movs	r2, #3
 800a100:	701a      	strb	r2, [r3, #0]
      break;
 800a102:	e013      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_DEC_4:
      *val = LSM6DSL_FIFO_XL_DEC_4;
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	2204      	movs	r2, #4
 800a108:	701a      	strb	r2, [r3, #0]
      break;
 800a10a:	e00f      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_DEC_8:
      *val = LSM6DSL_FIFO_XL_DEC_8;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2205      	movs	r2, #5
 800a110:	701a      	strb	r2, [r3, #0]
      break;
 800a112:	e00b      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_DEC_16:
      *val = LSM6DSL_FIFO_XL_DEC_16;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	2206      	movs	r2, #6
 800a118:	701a      	strb	r2, [r3, #0]
      break;
 800a11a:	e007      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    case LSM6DSL_FIFO_XL_DEC_32:
      *val = LSM6DSL_FIFO_XL_DEC_32;
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	2207      	movs	r2, #7
 800a120:	701a      	strb	r2, [r3, #0]
      break;
 800a122:	e003      	b.n	800a12c <lsm6dsl_fifo_xl_batch_get+0x94>
    default:
      *val = LSM6DSL_FIFO_XL_DEC_ND;
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	2208      	movs	r2, #8
 800a128:	701a      	strb	r2, [r3, #0]
      break;
 800a12a:	bf00      	nop
  }

  return ret;
 800a12c:	68fb      	ldr	r3, [r7, #12]
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3710      	adds	r7, #16
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
 800a136:	bf00      	nop

0800a138 <lsm6dsl_fifo_gy_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_dec_fifo_gyro_t val)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	460b      	mov	r3, r1
 800a142:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL3, (uint8_t*)&fifo_ctrl3, 1);
 800a144:	f107 0208 	add.w	r2, r7, #8
 800a148:	2301      	movs	r3, #1
 800a14a:	2108      	movs	r1, #8
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f7ff fa21 	bl	8009594 <lsm6dsl_read_reg>
 800a152:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10f      	bne.n	800a17a <lsm6dsl_fifo_gy_batch_set+0x42>
    fifo_ctrl3.dec_fifo_gyro = (uint8_t)val;
 800a15a:	78fb      	ldrb	r3, [r7, #3]
 800a15c:	f003 0307 	and.w	r3, r3, #7
 800a160:	b2da      	uxtb	r2, r3
 800a162:	7a3b      	ldrb	r3, [r7, #8]
 800a164:	f362 03c5 	bfi	r3, r2, #3, #3
 800a168:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL3, (uint8_t*)&fifo_ctrl3, 1);
 800a16a:	f107 0208 	add.w	r2, r7, #8
 800a16e:	2301      	movs	r3, #1
 800a170:	2108      	movs	r1, #8
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f7ff fa26 	bl	80095c4 <lsm6dsl_write_reg>
 800a178:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800a17a:	68fb      	ldr	r3, [r7, #12]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}

0800a184 <lsm6dsl_fifo_gy_batch_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_gy_batch_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_dec_fifo_gyro_t *val)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
 800a18c:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL3, (uint8_t*)&fifo_ctrl3, 1);
 800a18e:	f107 0208 	add.w	r2, r7, #8
 800a192:	2301      	movs	r3, #1
 800a194:	2108      	movs	r1, #8
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7ff f9fc 	bl	8009594 <lsm6dsl_read_reg>
 800a19c:	60f8      	str	r0, [r7, #12]
  switch (fifo_ctrl3.dec_fifo_gyro) {
 800a19e:	7a3b      	ldrb	r3, [r7, #8]
 800a1a0:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 800a1a4:	b2db      	uxtb	r3, r3
 800a1a6:	2b07      	cmp	r3, #7
 800a1a8:	d832      	bhi.n	800a210 <lsm6dsl_fifo_gy_batch_get+0x8c>
 800a1aa:	a201      	add	r2, pc, #4	; (adr r2, 800a1b0 <lsm6dsl_fifo_gy_batch_get+0x2c>)
 800a1ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1b0:	0800a1d1 	.word	0x0800a1d1
 800a1b4:	0800a1d9 	.word	0x0800a1d9
 800a1b8:	0800a1e1 	.word	0x0800a1e1
 800a1bc:	0800a1e9 	.word	0x0800a1e9
 800a1c0:	0800a1f1 	.word	0x0800a1f1
 800a1c4:	0800a1f9 	.word	0x0800a1f9
 800a1c8:	0800a201 	.word	0x0800a201
 800a1cc:	0800a209 	.word	0x0800a209
    case LSM6DSL_FIFO_GY_DISABLE:
      *val = LSM6DSL_FIFO_GY_DISABLE;
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	701a      	strb	r2, [r3, #0]
      break;
 800a1d6:	e01f      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_NO_DEC:
      *val = LSM6DSL_FIFO_GY_NO_DEC;
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	2201      	movs	r2, #1
 800a1dc:	701a      	strb	r2, [r3, #0]
      break;
 800a1de:	e01b      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_DEC_2:
      *val = LSM6DSL_FIFO_GY_DEC_2;
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	2202      	movs	r2, #2
 800a1e4:	701a      	strb	r2, [r3, #0]
      break;
 800a1e6:	e017      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_DEC_3:
      *val = LSM6DSL_FIFO_GY_DEC_3;
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	2203      	movs	r2, #3
 800a1ec:	701a      	strb	r2, [r3, #0]
      break;
 800a1ee:	e013      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_DEC_4:
      *val = LSM6DSL_FIFO_GY_DEC_4;
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	2204      	movs	r2, #4
 800a1f4:	701a      	strb	r2, [r3, #0]
      break;
 800a1f6:	e00f      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_DEC_8:
      *val = LSM6DSL_FIFO_GY_DEC_8;
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	2205      	movs	r2, #5
 800a1fc:	701a      	strb	r2, [r3, #0]
      break;
 800a1fe:	e00b      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_DEC_16:
      *val = LSM6DSL_FIFO_GY_DEC_16;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	2206      	movs	r2, #6
 800a204:	701a      	strb	r2, [r3, #0]
      break;
 800a206:	e007      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    case LSM6DSL_FIFO_GY_DEC_32:
      *val = LSM6DSL_FIFO_GY_DEC_32;
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	2207      	movs	r2, #7
 800a20c:	701a      	strb	r2, [r3, #0]
      break;
 800a20e:	e003      	b.n	800a218 <lsm6dsl_fifo_gy_batch_get+0x94>
    default:
      *val = LSM6DSL_FIFO_GY_DEC_ND;
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2208      	movs	r2, #8
 800a214:	701a      	strb	r2, [r3, #0]
      break;
 800a216:	bf00      	nop
  }

  return ret;
 800a218:	68fb      	ldr	r3, [r7, #12]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3710      	adds	r7, #16
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop

0800a224 <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	460b      	mov	r3, r1
 800a22e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800a230:	f107 0208 	add.w	r2, r7, #8
 800a234:	2301      	movs	r3, #1
 800a236:	210a      	movs	r1, #10
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7ff f9ab 	bl	8009594 <lsm6dsl_read_reg>
 800a23e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d10f      	bne.n	800a266 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 800a246:	78fb      	ldrb	r3, [r7, #3]
 800a248:	f003 0307 	and.w	r3, r3, #7
 800a24c:	b2da      	uxtb	r2, r3
 800a24e:	7a3b      	ldrb	r3, [r7, #8]
 800a250:	f362 0302 	bfi	r3, r2, #0, #3
 800a254:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800a256:	f107 0208 	add.w	r2, r7, #8
 800a25a:	2301      	movs	r3, #1
 800a25c:	210a      	movs	r1, #10
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7ff f9b0 	bl	80095c4 <lsm6dsl_write_reg>
 800a264:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800a266:	68fb      	ldr	r3, [r7, #12]
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3710      	adds	r7, #16
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <lsm6dsl_fifo_mode_get>:
  * @param  val    Get the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_get(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t *val)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800a27a:	f107 0208 	add.w	r2, r7, #8
 800a27e:	2301      	movs	r3, #1
 800a280:	210a      	movs	r1, #10
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f7ff f986 	bl	8009594 <lsm6dsl_read_reg>
 800a288:	60f8      	str	r0, [r7, #12]
  switch (fifo_ctrl5.fifo_mode) {
 800a28a:	7a3b      	ldrb	r3, [r7, #8]
 800a28c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800a290:	b2db      	uxtb	r3, r3
 800a292:	2b06      	cmp	r3, #6
 800a294:	d824      	bhi.n	800a2e0 <lsm6dsl_fifo_mode_get+0x70>
 800a296:	a201      	add	r2, pc, #4	; (adr r2, 800a29c <lsm6dsl_fifo_mode_get+0x2c>)
 800a298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a29c:	0800a2b9 	.word	0x0800a2b9
 800a2a0:	0800a2c1 	.word	0x0800a2c1
 800a2a4:	0800a2e1 	.word	0x0800a2e1
 800a2a8:	0800a2c9 	.word	0x0800a2c9
 800a2ac:	0800a2d1 	.word	0x0800a2d1
 800a2b0:	0800a2e1 	.word	0x0800a2e1
 800a2b4:	0800a2d9 	.word	0x0800a2d9
    case LSM6DSL_BYPASS_MODE:
      *val = LSM6DSL_BYPASS_MODE;
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	701a      	strb	r2, [r3, #0]
      break;
 800a2be:	e013      	b.n	800a2e8 <lsm6dsl_fifo_mode_get+0x78>
    case LSM6DSL_FIFO_MODE:
      *val = LSM6DSL_FIFO_MODE;
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	701a      	strb	r2, [r3, #0]
      break;
 800a2c6:	e00f      	b.n	800a2e8 <lsm6dsl_fifo_mode_get+0x78>
    case LSM6DSL_STREAM_TO_FIFO_MODE:
      *val = LSM6DSL_STREAM_TO_FIFO_MODE;
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	2203      	movs	r2, #3
 800a2cc:	701a      	strb	r2, [r3, #0]
      break;
 800a2ce:	e00b      	b.n	800a2e8 <lsm6dsl_fifo_mode_get+0x78>
    case LSM6DSL_BYPASS_TO_STREAM_MODE:
      *val = LSM6DSL_BYPASS_TO_STREAM_MODE;
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	2204      	movs	r2, #4
 800a2d4:	701a      	strb	r2, [r3, #0]
      break;
 800a2d6:	e007      	b.n	800a2e8 <lsm6dsl_fifo_mode_get+0x78>
    case LSM6DSL_STREAM_MODE:
      *val = LSM6DSL_STREAM_MODE;
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	2206      	movs	r2, #6
 800a2dc:	701a      	strb	r2, [r3, #0]
      break;
 800a2de:	e003      	b.n	800a2e8 <lsm6dsl_fifo_mode_get+0x78>
    default:
      *val = LSM6DSL_FIFO_MODE_ND;
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	2208      	movs	r2, #8
 800a2e4:	701a      	strb	r2, [r3, #0]
      break;
 800a2e6:	bf00      	nop
  }

  return ret;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3710      	adds	r7, #16
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}
 800a2f2:	bf00      	nop

0800a2f4 <lsm6dsl_fifo_data_rate_set>:
  * @param  val    Change the values of odr_fifo in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_fifo_t val)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800a300:	f107 0208 	add.w	r2, r7, #8
 800a304:	2301      	movs	r3, #1
 800a306:	210a      	movs	r1, #10
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f7ff f943 	bl	8009594 <lsm6dsl_read_reg>
 800a30e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d10f      	bne.n	800a336 <lsm6dsl_fifo_data_rate_set+0x42>
    fifo_ctrl5.odr_fifo = (uint8_t)val;
 800a316:	78fb      	ldrb	r3, [r7, #3]
 800a318:	f003 030f 	and.w	r3, r3, #15
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	7a3b      	ldrb	r3, [r7, #8]
 800a320:	f362 03c6 	bfi	r3, r2, #3, #4
 800a324:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800a326:	f107 0208 	add.w	r2, r7, #8
 800a32a:	2301      	movs	r3, #1
 800a32c:	210a      	movs	r1, #10
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f7ff f948 	bl	80095c4 <lsm6dsl_write_reg>
 800a334:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800a336:	68fb      	ldr	r3, [r7, #12]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3710      	adds	r7, #16
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}

0800a340 <lsm6dsl_fifo_data_rate_get>:
  * @param  val    Get the values of odr_fifo in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_fifo_t *val)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b084      	sub	sp, #16
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800a34a:	f107 0208 	add.w	r2, r7, #8
 800a34e:	2301      	movs	r3, #1
 800a350:	210a      	movs	r1, #10
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f7ff f91e 	bl	8009594 <lsm6dsl_read_reg>
 800a358:	60f8      	str	r0, [r7, #12]
  switch (fifo_ctrl5.odr_fifo) {
 800a35a:	7a3b      	ldrb	r3, [r7, #8]
 800a35c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 800a360:	b2db      	uxtb	r3, r3
 800a362:	2b0a      	cmp	r3, #10
 800a364:	d844      	bhi.n	800a3f0 <lsm6dsl_fifo_data_rate_get+0xb0>
 800a366:	a201      	add	r2, pc, #4	; (adr r2, 800a36c <lsm6dsl_fifo_data_rate_get+0x2c>)
 800a368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a36c:	0800a399 	.word	0x0800a399
 800a370:	0800a3a1 	.word	0x0800a3a1
 800a374:	0800a3a9 	.word	0x0800a3a9
 800a378:	0800a3b1 	.word	0x0800a3b1
 800a37c:	0800a3b9 	.word	0x0800a3b9
 800a380:	0800a3c1 	.word	0x0800a3c1
 800a384:	0800a3c9 	.word	0x0800a3c9
 800a388:	0800a3d1 	.word	0x0800a3d1
 800a38c:	0800a3d9 	.word	0x0800a3d9
 800a390:	0800a3e1 	.word	0x0800a3e1
 800a394:	0800a3e9 	.word	0x0800a3e9
    case LSM6DSL_FIFO_DISABLE:
      *val = LSM6DSL_FIFO_DISABLE;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	2200      	movs	r2, #0
 800a39c:	701a      	strb	r2, [r3, #0]
      break;
 800a39e:	e02b      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_12Hz5:
      *val = LSM6DSL_FIFO_12Hz5;
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	701a      	strb	r2, [r3, #0]
      break;
 800a3a6:	e027      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_26Hz:
      *val = LSM6DSL_FIFO_26Hz;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	2202      	movs	r2, #2
 800a3ac:	701a      	strb	r2, [r3, #0]
      break;
 800a3ae:	e023      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_52Hz:
      *val = LSM6DSL_FIFO_52Hz;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	2203      	movs	r2, #3
 800a3b4:	701a      	strb	r2, [r3, #0]
      break;
 800a3b6:	e01f      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_104Hz:
      *val = LSM6DSL_FIFO_104Hz;
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	2204      	movs	r2, #4
 800a3bc:	701a      	strb	r2, [r3, #0]
      break;
 800a3be:	e01b      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_208Hz:
      *val = LSM6DSL_FIFO_208Hz;
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2205      	movs	r2, #5
 800a3c4:	701a      	strb	r2, [r3, #0]
      break;
 800a3c6:	e017      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_416Hz:
      *val = LSM6DSL_FIFO_416Hz;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	2206      	movs	r2, #6
 800a3cc:	701a      	strb	r2, [r3, #0]
      break;
 800a3ce:	e013      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_833Hz:
      *val = LSM6DSL_FIFO_833Hz;
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	2207      	movs	r2, #7
 800a3d4:	701a      	strb	r2, [r3, #0]
      break;
 800a3d6:	e00f      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_1k66Hz:
      *val = LSM6DSL_FIFO_1k66Hz;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	2208      	movs	r2, #8
 800a3dc:	701a      	strb	r2, [r3, #0]
      break;
 800a3de:	e00b      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_3k33Hz:
      *val = LSM6DSL_FIFO_3k33Hz;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	2209      	movs	r2, #9
 800a3e4:	701a      	strb	r2, [r3, #0]
      break;
 800a3e6:	e007      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    case LSM6DSL_FIFO_6k66Hz:
      *val = LSM6DSL_FIFO_6k66Hz;
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	220a      	movs	r2, #10
 800a3ec:	701a      	strb	r2, [r3, #0]
      break;
 800a3ee:	e003      	b.n	800a3f8 <lsm6dsl_fifo_data_rate_get+0xb8>
    default:
      *val = LSM6DSL_FIFO_RATE_ND;
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	220b      	movs	r2, #11
 800a3f4:	701a      	strb	r2, [r3, #0]
      break;
 800a3f6:	bf00      	nop
  }

  return ret;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop

0800a404 <__NVIC_SystemReset>:
{
 800a404:	b480      	push	{r7}
 800a406:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a408:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a40c:	4b05      	ldr	r3, [pc, #20]	; (800a424 <__NVIC_SystemReset+0x20>)
 800a40e:	68db      	ldr	r3, [r3, #12]
 800a410:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a414:	4903      	ldr	r1, [pc, #12]	; (800a424 <__NVIC_SystemReset+0x20>)
 800a416:	4b04      	ldr	r3, [pc, #16]	; (800a428 <__NVIC_SystemReset+0x24>)
 800a418:	4313      	orrs	r3, r2
 800a41a:	60cb      	str	r3, [r1, #12]
 800a41c:	f3bf 8f4f 	dsb	sy
    __NOP();
 800a420:	bf00      	nop
 800a422:	e7fd      	b.n	800a420 <__NVIC_SystemReset+0x1c>
 800a424:	e000ed00 	.word	0xe000ed00
 800a428:	05fa0004 	.word	0x05fa0004

0800a42c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b0b4      	sub	sp, #208	; 0xd0
 800a430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	reset_cause_t reset_cause = reset_cause_get();
 800a432:	f7fe fb7d 	bl	8008b30 <reset_cause_get>
 800a436:	4603      	mov	r3, r0
 800a438:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a43c:	f7f6 fd3c 	bl	8000eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a440:	f000 f866 	bl	800a510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a444:	f000 faa0 	bl	800a988 <MX_GPIO_Init>
  MX_DMA_Init();
 800a448:	f000 fa76 	bl	800a938 <MX_DMA_Init>
  MX_CRC_Init();
 800a44c:	f000 f8e6 	bl	800a61c <MX_CRC_Init>
  MX_RTC_Init();
 800a450:	f000 f940 	bl	800a6d4 <MX_RTC_Init>
  MX_USART2_UART_Init();
 800a454:	f000 fa46 	bl	800a8e4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800a458:	f000 f9ce 	bl	800a7f8 <MX_TIM3_Init>
  MX_I2C1_Init();
 800a45c:	f000 f8f2 	bl	800a644 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
#ifdef IWDG_ENABLE
  MX_IWDG_Init();
 800a460:	f000 f91e 	bl	800a6a0 <MX_IWDG_Init>
#endif

#ifdef UART_RX_DMA
  HAL_UART_Receive_DMA(&huart2, &s_uart_buffer._rx_single_char, 1);
 800a464:	2201      	movs	r2, #1
 800a466:	4921      	ldr	r1, [pc, #132]	; (800a4ec <main+0xc0>)
 800a468:	4821      	ldr	r0, [pc, #132]	; (800a4f0 <main+0xc4>)
 800a46a:	f7fd fa55 	bl	8007918 <HAL_UART_Receive_DMA>
#else
  HAL_UART_Receive_IT(&huart2, &s_uart_buffer._rx_single_char, 1);
#endif

  if (s_assert_struct.flag == ASSERT_FLAG_ON)
 800a46e:	4b21      	ldr	r3, [pc, #132]	; (800a4f4 <main+0xc8>)
 800a470:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a474:	2baa      	cmp	r3, #170	; 0xaa
 800a476:	d10a      	bne.n	800a48e <main+0x62>
  {
	  char temp [100];
	  sprintf(temp, "Problem found! Path: %s\tLine: %u\n", s_assert_struct._file, (unsigned int)s_assert_struct._line);
 800a478:	4b1e      	ldr	r3, [pc, #120]	; (800a4f4 <main+0xc8>)
 800a47a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a47c:	1d38      	adds	r0, r7, #4
 800a47e:	4a1d      	ldr	r2, [pc, #116]	; (800a4f4 <main+0xc8>)
 800a480:	491d      	ldr	r1, [pc, #116]	; (800a4f8 <main+0xcc>)
 800a482:	f001 fb3d 	bl	800bb00 <siprintf>
	  uart_print(temp);
 800a486:	1d3b      	adds	r3, r7, #4
 800a488:	4618      	mov	r0, r3
 800a48a:	f000 fbb9 	bl	800ac00 <uart_print>
  }


  LSM6DSL_Init();
 800a48e:	f7fe fd57 	bl	8008f40 <LSM6DSL_Init>

  char temp [100];
  sprintf(temp, "The system reset cause is \%s\"\n", reset_cause_get_name(reset_cause));
 800a492:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800a496:	4618      	mov	r0, r3
 800a498:	f7fe fb9c 	bl	8008bd4 <reset_cause_get_name>
 800a49c:	4602      	mov	r2, r0
 800a49e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800a4a2:	4916      	ldr	r1, [pc, #88]	; (800a4fc <main+0xd0>)
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f001 fb2b 	bl	800bb00 <siprintf>
  uart_print(temp);
 800a4aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f000 fba6 	bl	800ac00 <uart_print>

  uart_print(HELLO_WORLD);
 800a4b4:	4812      	ldr	r0, [pc, #72]	; (800a500 <main+0xd4>)
 800a4b6:	f000 fba3 	bl	800ac00 <uart_print>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  enter_sleep_mode();
 800a4ba:	f7fe fbdb 	bl	8008c74 <enter_sleep_mode>
    /* USER CODE BEGIN 3 */
#ifdef IWDG_ENABLE
	  kickDog();
 800a4be:	f7fe fb2d 	bl	8008b1c <kickDog>
#endif

	  if (s_uart_buffer._rx_ready_command)
 800a4c2:	4b10      	ldr	r3, [pc, #64]	; (800a504 <main+0xd8>)
 800a4c4:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d001      	beq.n	800a4d0 <main+0xa4>
	  {
		  uart_rx_ready_command_handler();
 800a4cc:	f000 fb40 	bl	800ab50 <uart_rx_ready_command_handler>
	  }
	  if (int1_occurred)
 800a4d0:	4b0d      	ldr	r3, [pc, #52]	; (800a508 <main+0xdc>)
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d0f0      	beq.n	800a4ba <main+0x8e>
	  {
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800a4d8:	2120      	movs	r1, #32
 800a4da:	480c      	ldr	r0, [pc, #48]	; (800a50c <main+0xe0>)
 800a4dc:	f7f8 fc34 	bl	8002d48 <HAL_GPIO_TogglePin>
		  LSM6DSL_FIFO_Process();
 800a4e0:	f7fe fdfe 	bl	80090e0 <LSM6DSL_FIFO_Process>
		  //LSM6DSL_Per_Sample_Process();
		  int1_occurred = false;
 800a4e4:	4b08      	ldr	r3, [pc, #32]	; (800a508 <main+0xdc>)
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	701a      	strb	r2, [r3, #0]
	  enter_sleep_mode();
 800a4ea:	e7e6      	b.n	800a4ba <main+0x8e>
 800a4ec:	20000805 	.word	0x20000805
 800a4f0:	2000088c 	.word	0x2000088c
 800a4f4:	20000000 	.word	0x20000000
 800a4f8:	0800dc58 	.word	0x0800dc58
 800a4fc:	0800dc7c 	.word	0x0800dc7c
 800a500:	0800dc9c 	.word	0x0800dc9c
 800a504:	200007a0 	.word	0x200007a0
 800a508:	200005a9 	.word	0x200005a9
 800a50c:	40020000 	.word	0x40020000

0800a510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b09a      	sub	sp, #104	; 0x68
 800a514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a516:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a51a:	2230      	movs	r2, #48	; 0x30
 800a51c:	2100      	movs	r1, #0
 800a51e:	4618      	mov	r0, r3
 800a520:	f000 fe89 	bl	800b236 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a524:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a528:	2200      	movs	r2, #0
 800a52a:	601a      	str	r2, [r3, #0]
 800a52c:	605a      	str	r2, [r3, #4]
 800a52e:	609a      	str	r2, [r3, #8]
 800a530:	60da      	str	r2, [r3, #12]
 800a532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a534:	f107 030c 	add.w	r3, r7, #12
 800a538:	2200      	movs	r2, #0
 800a53a:	601a      	str	r2, [r3, #0]
 800a53c:	605a      	str	r2, [r3, #4]
 800a53e:	609a      	str	r2, [r3, #8]
 800a540:	60da      	str	r2, [r3, #12]
 800a542:	611a      	str	r2, [r3, #16]
 800a544:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a546:	2300      	movs	r3, #0
 800a548:	60bb      	str	r3, [r7, #8]
 800a54a:	4b32      	ldr	r3, [pc, #200]	; (800a614 <SystemClock_Config+0x104>)
 800a54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a54e:	4a31      	ldr	r2, [pc, #196]	; (800a614 <SystemClock_Config+0x104>)
 800a550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a554:	6413      	str	r3, [r2, #64]	; 0x40
 800a556:	4b2f      	ldr	r3, [pc, #188]	; (800a614 <SystemClock_Config+0x104>)
 800a558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a55a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a55e:	60bb      	str	r3, [r7, #8]
 800a560:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a562:	2300      	movs	r3, #0
 800a564:	607b      	str	r3, [r7, #4]
 800a566:	4b2c      	ldr	r3, [pc, #176]	; (800a618 <SystemClock_Config+0x108>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a2b      	ldr	r2, [pc, #172]	; (800a618 <SystemClock_Config+0x108>)
 800a56c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a570:	6013      	str	r3, [r2, #0]
 800a572:	4b29      	ldr	r3, [pc, #164]	; (800a618 <SystemClock_Config+0x108>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a57a:	607b      	str	r3, [r7, #4]
 800a57c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800a57e:	230e      	movs	r3, #14
 800a580:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800a582:	2301      	movs	r3, #1
 800a584:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a586:	2301      	movs	r3, #1
 800a588:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a58a:	2310      	movs	r3, #16
 800a58c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800a58e:	2301      	movs	r3, #1
 800a590:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a592:	2302      	movs	r3, #2
 800a594:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a596:	2300      	movs	r3, #0
 800a598:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 16;
 800a59a:	2310      	movs	r3, #16
 800a59c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 336;
 800a59e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800a5a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800a5a4:	2304      	movs	r3, #4
 800a5a6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800a5a8:	2304      	movs	r3, #4
 800a5aa:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a5ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f7f9 fd0b 	bl	8003fcc <HAL_RCC_OscConfig>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d001      	beq.n	800a5c0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800a5bc:	f000 fb4e 	bl	800ac5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a5c0:	230f      	movs	r3, #15
 800a5c2:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a5c4:	2302      	movs	r3, #2
 800a5c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a5cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a5d0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a5d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a5da:	2102      	movs	r1, #2
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f7fa f815 	bl	800460c <HAL_RCC_ClockConfig>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d001      	beq.n	800a5ec <SystemClock_Config+0xdc>
  {
    Error_Handler();
 800a5e8:	f000 fb38 	bl	800ac5c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a5ec:	2302      	movs	r3, #2
 800a5ee:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800a5f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a5f4:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a5f6:	f107 030c 	add.w	r3, r7, #12
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7fa faa0 	bl	8004b40 <HAL_RCCEx_PeriphCLKConfig>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d001      	beq.n	800a60a <SystemClock_Config+0xfa>
  {
    Error_Handler();
 800a606:	f000 fb29 	bl	800ac5c <Error_Handler>
  }
}
 800a60a:	bf00      	nop
 800a60c:	3768      	adds	r7, #104	; 0x68
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
 800a612:	bf00      	nop
 800a614:	40023800 	.word	0x40023800
 800a618:	40007000 	.word	0x40007000

0800a61c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800a620:	4b06      	ldr	r3, [pc, #24]	; (800a63c <MX_CRC_Init+0x20>)
 800a622:	4a07      	ldr	r2, [pc, #28]	; (800a640 <MX_CRC_Init+0x24>)
 800a624:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800a626:	4805      	ldr	r0, [pc, #20]	; (800a63c <MX_CRC_Init+0x20>)
 800a628:	f7f6 fe3a 	bl	80012a0 <HAL_CRC_Init>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d001      	beq.n	800a636 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800a632:	f000 fb13 	bl	800ac5c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800a636:	bf00      	nop
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	200006f8 	.word	0x200006f8
 800a640:	40023000 	.word	0x40023000

0800a644 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a648:	4b12      	ldr	r3, [pc, #72]	; (800a694 <MX_I2C1_Init+0x50>)
 800a64a:	4a13      	ldr	r2, [pc, #76]	; (800a698 <MX_I2C1_Init+0x54>)
 800a64c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800a64e:	4b11      	ldr	r3, [pc, #68]	; (800a694 <MX_I2C1_Init+0x50>)
 800a650:	4a12      	ldr	r2, [pc, #72]	; (800a69c <MX_I2C1_Init+0x58>)
 800a652:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800a654:	4b0f      	ldr	r3, [pc, #60]	; (800a694 <MX_I2C1_Init+0x50>)
 800a656:	2200      	movs	r2, #0
 800a658:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800a65a:	4b0e      	ldr	r3, [pc, #56]	; (800a694 <MX_I2C1_Init+0x50>)
 800a65c:	2200      	movs	r2, #0
 800a65e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a660:	4b0c      	ldr	r3, [pc, #48]	; (800a694 <MX_I2C1_Init+0x50>)
 800a662:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a666:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a668:	4b0a      	ldr	r3, [pc, #40]	; (800a694 <MX_I2C1_Init+0x50>)
 800a66a:	2200      	movs	r2, #0
 800a66c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800a66e:	4b09      	ldr	r3, [pc, #36]	; (800a694 <MX_I2C1_Init+0x50>)
 800a670:	2200      	movs	r2, #0
 800a672:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a674:	4b07      	ldr	r3, [pc, #28]	; (800a694 <MX_I2C1_Init+0x50>)
 800a676:	2200      	movs	r2, #0
 800a678:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a67a:	4b06      	ldr	r3, [pc, #24]	; (800a694 <MX_I2C1_Init+0x50>)
 800a67c:	2200      	movs	r2, #0
 800a67e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a680:	4804      	ldr	r0, [pc, #16]	; (800a694 <MX_I2C1_Init+0x50>)
 800a682:	f7f8 fba1 	bl	8002dc8 <HAL_I2C_Init>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d001      	beq.n	800a690 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800a68c:	f000 fae6 	bl	800ac5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a690:	bf00      	nop
 800a692:	bd80      	pop	{r7, pc}
 800a694:	20000698 	.word	0x20000698
 800a698:	40005400 	.word	0x40005400
 800a69c:	000186a0 	.word	0x000186a0

0800a6a0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800a6a4:	4b09      	ldr	r3, [pc, #36]	; (800a6cc <MX_IWDG_Init+0x2c>)
 800a6a6:	4a0a      	ldr	r2, [pc, #40]	; (800a6d0 <MX_IWDG_Init+0x30>)
 800a6a8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 800a6aa:	4b08      	ldr	r3, [pc, #32]	; (800a6cc <MX_IWDG_Init+0x2c>)
 800a6ac:	2206      	movs	r2, #6
 800a6ae:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 625;
 800a6b0:	4b06      	ldr	r3, [pc, #24]	; (800a6cc <MX_IWDG_Init+0x2c>)
 800a6b2:	f240 2271 	movw	r2, #625	; 0x271
 800a6b6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800a6b8:	4804      	ldr	r0, [pc, #16]	; (800a6cc <MX_IWDG_Init+0x2c>)
 800a6ba:	f7f9 fbd5 	bl	8003e68 <HAL_IWDG_Init>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d001      	beq.n	800a6c8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800a6c4:	f000 faca 	bl	800ac5c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800a6c8:	bf00      	nop
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	200006ec 	.word	0x200006ec
 800a6d0:	40003000 	.word	0x40003000

0800a6d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
void MX_RTC_Init(void)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b090      	sub	sp, #64	; 0x40
 800a6d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800a6da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a6de:	2200      	movs	r2, #0
 800a6e0:	601a      	str	r2, [r3, #0]
 800a6e2:	605a      	str	r2, [r3, #4]
 800a6e4:	609a      	str	r2, [r3, #8]
 800a6e6:	60da      	str	r2, [r3, #12]
 800a6e8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800a6ee:	463b      	mov	r3, r7
 800a6f0:	2228      	movs	r2, #40	; 0x28
 800a6f2:	2100      	movs	r1, #0
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 fd9e 	bl	800b236 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800a6fa:	4b3d      	ldr	r3, [pc, #244]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a6fc:	4a3d      	ldr	r2, [pc, #244]	; (800a7f4 <MX_RTC_Init+0x120>)
 800a6fe:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800a700:	4b3b      	ldr	r3, [pc, #236]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a702:	2200      	movs	r2, #0
 800a704:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800a706:	4b3a      	ldr	r3, [pc, #232]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a708:	227f      	movs	r2, #127	; 0x7f
 800a70a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800a70c:	4b38      	ldr	r3, [pc, #224]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a70e:	22ff      	movs	r2, #255	; 0xff
 800a710:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a712:	4b37      	ldr	r3, [pc, #220]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a714:	2200      	movs	r2, #0
 800a716:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a718:	4b35      	ldr	r3, [pc, #212]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a71a:	2200      	movs	r2, #0
 800a71c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a71e:	4b34      	ldr	r3, [pc, #208]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a720:	2200      	movs	r2, #0
 800a722:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a724:	4832      	ldr	r0, [pc, #200]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a726:	f7fa fc1f 	bl	8004f68 <HAL_RTC_Init>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d001      	beq.n	800a734 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800a730:	f000 fa94 	bl	800ac5c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800a734:	2300      	movs	r3, #0
 800a736:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0;
 800a73a:	2300      	movs	r3, #0
 800a73c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0;
 800a740:	2300      	movs	r3, #0
 800a742:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a746:	2300      	movs	r3, #0
 800a748:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a74a:	2300      	movs	r3, #0
 800a74c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800a74e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a752:	2200      	movs	r2, #0
 800a754:	4619      	mov	r1, r3
 800a756:	4826      	ldr	r0, [pc, #152]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a758:	f7fa fcec 	bl	8005134 <HAL_RTC_SetTime>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d001      	beq.n	800a766 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800a762:	f000 fa7b 	bl	800ac5c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800a766:	2301      	movs	r3, #1
 800a768:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 800a76c:	2301      	movs	r3, #1
 800a76e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 1;
 800a772:	2301      	movs	r3, #1
 800a774:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0;
 800a778:	2300      	movs	r3, #0
 800a77a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800a77e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a782:	2200      	movs	r2, #0
 800a784:	4619      	mov	r1, r3
 800a786:	481a      	ldr	r0, [pc, #104]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a788:	f7fa fe40 	bl	800540c <HAL_RTC_SetDate>
 800a78c:	4603      	mov	r3, r0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d001      	beq.n	800a796 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800a792:	f000 fa63 	bl	800ac5c <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 800a796:	2300      	movs	r3, #0
 800a798:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800a79a:	2300      	movs	r3, #0
 800a79c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 1;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 800a7ae:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
 800a7b2:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800a7c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a7c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800a7c8:	463b      	mov	r3, r7
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	4808      	ldr	r0, [pc, #32]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a7d0:	f7fa ff4c 	bl	800566c <HAL_RTC_SetAlarm_IT>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d001      	beq.n	800a7de <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800a7da:	f000 fa3f 	bl	800ac5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800a7de:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a7e2:	4803      	ldr	r0, [pc, #12]	; (800a7f0 <MX_RTC_Init+0x11c>)
 800a7e4:	f7fb fa2c 	bl	8005c40 <HAL_RTC_DeactivateAlarm>
		0x1FFU) != HAL_OK) {
    		Error_Handler();
      	}*/
  /* USER CODE END RTC_Init 2 */

}
 800a7e8:	bf00      	nop
 800a7ea:	3740      	adds	r7, #64	; 0x40
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	2000086c 	.word	0x2000086c
 800a7f4:	40002800 	.word	0x40002800

0800a7f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b08e      	sub	sp, #56	; 0x38
 800a7fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a7fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a802:	2200      	movs	r2, #0
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	605a      	str	r2, [r3, #4]
 800a808:	609a      	str	r2, [r3, #8]
 800a80a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a80c:	f107 0320 	add.w	r3, r7, #32
 800a810:	2200      	movs	r2, #0
 800a812:	601a      	str	r2, [r3, #0]
 800a814:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a816:	1d3b      	adds	r3, r7, #4
 800a818:	2200      	movs	r2, #0
 800a81a:	601a      	str	r2, [r3, #0]
 800a81c:	605a      	str	r2, [r3, #4]
 800a81e:	609a      	str	r2, [r3, #8]
 800a820:	60da      	str	r2, [r3, #12]
 800a822:	611a      	str	r2, [r3, #16]
 800a824:	615a      	str	r2, [r3, #20]
 800a826:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a828:	4b2c      	ldr	r3, [pc, #176]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a82a:	4a2d      	ldr	r2, [pc, #180]	; (800a8e0 <MX_TIM3_Init+0xe8>)
 800a82c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800a82e:	4b2b      	ldr	r3, [pc, #172]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a830:	2253      	movs	r2, #83	; 0x53
 800a832:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a834:	4b29      	ldr	r3, [pc, #164]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a836:	2200      	movs	r2, #0
 800a838:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800a83a:	4b28      	ldr	r3, [pc, #160]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a83c:	2263      	movs	r2, #99	; 0x63
 800a83e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a840:	4b26      	ldr	r3, [pc, #152]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a842:	2200      	movs	r2, #0
 800a844:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a846:	4b25      	ldr	r3, [pc, #148]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a848:	2200      	movs	r2, #0
 800a84a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a84c:	4823      	ldr	r0, [pc, #140]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a84e:	f7fb fb73 	bl	8005f38 <HAL_TIM_Base_Init>
 800a852:	4603      	mov	r3, r0
 800a854:	2b00      	cmp	r3, #0
 800a856:	d001      	beq.n	800a85c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800a858:	f000 fa00 	bl	800ac5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a85c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a860:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a862:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a866:	4619      	mov	r1, r3
 800a868:	481c      	ldr	r0, [pc, #112]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a86a:	f7fb ffe1 	bl	8006830 <HAL_TIM_ConfigClockSource>
 800a86e:	4603      	mov	r3, r0
 800a870:	2b00      	cmp	r3, #0
 800a872:	d001      	beq.n	800a878 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800a874:	f000 f9f2 	bl	800ac5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800a878:	4818      	ldr	r0, [pc, #96]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a87a:	f7fb fbff 	bl	800607c <HAL_TIM_PWM_Init>
 800a87e:	4603      	mov	r3, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	d001      	beq.n	800a888 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800a884:	f000 f9ea 	bl	800ac5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a888:	2300      	movs	r3, #0
 800a88a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a88c:	2300      	movs	r3, #0
 800a88e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a890:	f107 0320 	add.w	r3, r7, #32
 800a894:	4619      	mov	r1, r3
 800a896:	4811      	ldr	r0, [pc, #68]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a898:	f7fc fe5e 	bl	8007558 <HAL_TIMEx_MasterConfigSynchronization>
 800a89c:	4603      	mov	r3, r0
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d001      	beq.n	800a8a6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800a8a2:	f000 f9db 	bl	800ac5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a8a6:	2360      	movs	r3, #96	; 0x60
 800a8a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a8b6:	1d3b      	adds	r3, r7, #4
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	4807      	ldr	r0, [pc, #28]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a8be:	f7fb fe0d 	bl	80064dc <HAL_TIM_PWM_ConfigChannel>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d001      	beq.n	800a8cc <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 800a8c8:	f000 f9c8 	bl	800ac5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800a8cc:	4803      	ldr	r0, [pc, #12]	; (800a8dc <MX_TIM3_Init+0xe4>)
 800a8ce:	f000 fac1 	bl	800ae54 <HAL_TIM_MspPostInit>

}
 800a8d2:	bf00      	nop
 800a8d4:	3738      	adds	r7, #56	; 0x38
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	20000700 	.word	0x20000700
 800a8e0:	40000400 	.word	0x40000400

0800a8e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a8e8:	4b11      	ldr	r3, [pc, #68]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a8ea:	4a12      	ldr	r2, [pc, #72]	; (800a934 <MX_USART2_UART_Init+0x50>)
 800a8ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a8ee:	4b10      	ldr	r3, [pc, #64]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a8f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a8f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a8f6:	4b0e      	ldr	r3, [pc, #56]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a8fc:	4b0c      	ldr	r3, [pc, #48]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a8fe:	2200      	movs	r2, #0
 800a900:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a902:	4b0b      	ldr	r3, [pc, #44]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a904:	2200      	movs	r2, #0
 800a906:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a908:	4b09      	ldr	r3, [pc, #36]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a90a:	220c      	movs	r2, #12
 800a90c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a90e:	4b08      	ldr	r3, [pc, #32]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a910:	2200      	movs	r2, #0
 800a912:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a914:	4b06      	ldr	r3, [pc, #24]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a916:	2200      	movs	r2, #0
 800a918:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a91a:	4805      	ldr	r0, [pc, #20]	; (800a930 <MX_USART2_UART_Init+0x4c>)
 800a91c:	f7fc feda 	bl	80076d4 <HAL_UART_Init>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d001      	beq.n	800a92a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800a926:	f000 f999 	bl	800ac5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a92a:	bf00      	nop
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	2000088c 	.word	0x2000088c
 800a934:	40004400 	.word	0x40004400

0800a938 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a93e:	2300      	movs	r3, #0
 800a940:	607b      	str	r3, [r7, #4]
 800a942:	4b10      	ldr	r3, [pc, #64]	; (800a984 <MX_DMA_Init+0x4c>)
 800a944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a946:	4a0f      	ldr	r2, [pc, #60]	; (800a984 <MX_DMA_Init+0x4c>)
 800a948:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a94c:	6313      	str	r3, [r2, #48]	; 0x30
 800a94e:	4b0d      	ldr	r3, [pc, #52]	; (800a984 <MX_DMA_Init+0x4c>)
 800a950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a952:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a956:	607b      	str	r3, [r7, #4]
 800a958:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800a95a:	2200      	movs	r2, #0
 800a95c:	2100      	movs	r1, #0
 800a95e:	2010      	movs	r0, #16
 800a960:	f7f6 fc4e 	bl	8001200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800a964:	2010      	movs	r0, #16
 800a966:	f7f6 fc77 	bl	8001258 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800a96a:	2200      	movs	r2, #0
 800a96c:	2100      	movs	r1, #0
 800a96e:	2011      	movs	r0, #17
 800a970:	f7f6 fc46 	bl	8001200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800a974:	2011      	movs	r0, #17
 800a976:	f7f6 fc6f 	bl	8001258 <HAL_NVIC_EnableIRQ>

}
 800a97a:	bf00      	nop
 800a97c:	3708      	adds	r7, #8
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	40023800 	.word	0x40023800

0800a988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b088      	sub	sp, #32
 800a98c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a98e:	f107 030c 	add.w	r3, r7, #12
 800a992:	2200      	movs	r2, #0
 800a994:	601a      	str	r2, [r3, #0]
 800a996:	605a      	str	r2, [r3, #4]
 800a998:	609a      	str	r2, [r3, #8]
 800a99a:	60da      	str	r2, [r3, #12]
 800a99c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a99e:	2300      	movs	r3, #0
 800a9a0:	60bb      	str	r3, [r7, #8]
 800a9a2:	4b29      	ldr	r3, [pc, #164]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9a6:	4a28      	ldr	r2, [pc, #160]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9a8:	f043 0304 	orr.w	r3, r3, #4
 800a9ac:	6313      	str	r3, [r2, #48]	; 0x30
 800a9ae:	4b26      	ldr	r3, [pc, #152]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9b2:	f003 0304 	and.w	r3, r3, #4
 800a9b6:	60bb      	str	r3, [r7, #8]
 800a9b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	607b      	str	r3, [r7, #4]
 800a9be:	4b22      	ldr	r3, [pc, #136]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9c2:	4a21      	ldr	r2, [pc, #132]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9c4:	f043 0301 	orr.w	r3, r3, #1
 800a9c8:	6313      	str	r3, [r2, #48]	; 0x30
 800a9ca:	4b1f      	ldr	r3, [pc, #124]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ce:	f003 0301 	and.w	r3, r3, #1
 800a9d2:	607b      	str	r3, [r7, #4]
 800a9d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	603b      	str	r3, [r7, #0]
 800a9da:	4b1b      	ldr	r3, [pc, #108]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9de:	4a1a      	ldr	r2, [pc, #104]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9e0:	f043 0302 	orr.w	r3, r3, #2
 800a9e4:	6313      	str	r3, [r2, #48]	; 0x30
 800a9e6:	4b18      	ldr	r3, [pc, #96]	; (800aa48 <MX_GPIO_Init+0xc0>)
 800a9e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ea:	f003 0302 	and.w	r3, r3, #2
 800a9ee:	603b      	str	r3, [r7, #0]
 800a9f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	2120      	movs	r1, #32
 800a9f6:	4815      	ldr	r0, [pc, #84]	; (800aa4c <MX_GPIO_Init+0xc4>)
 800a9f8:	f7f8 f974 	bl	8002ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800a9fc:	2320      	movs	r3, #32
 800a9fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800aa00:	2301      	movs	r3, #1
 800aa02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa04:	2300      	movs	r3, #0
 800aa06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa0c:	f107 030c 	add.w	r3, r7, #12
 800aa10:	4619      	mov	r1, r3
 800aa12:	480e      	ldr	r0, [pc, #56]	; (800aa4c <MX_GPIO_Init+0xc4>)
 800aa14:	f7f7 febe 	bl	8002794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800aa18:	2320      	movs	r3, #32
 800aa1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800aa1c:	4b0c      	ldr	r3, [pc, #48]	; (800aa50 <MX_GPIO_Init+0xc8>)
 800aa1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa20:	2300      	movs	r3, #0
 800aa22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800aa24:	f107 030c 	add.w	r3, r7, #12
 800aa28:	4619      	mov	r1, r3
 800aa2a:	480a      	ldr	r0, [pc, #40]	; (800aa54 <MX_GPIO_Init+0xcc>)
 800aa2c:	f7f7 feb2 	bl	8002794 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800aa30:	2200      	movs	r2, #0
 800aa32:	2100      	movs	r1, #0
 800aa34:	2017      	movs	r0, #23
 800aa36:	f7f6 fbe3 	bl	8001200 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800aa3a:	2017      	movs	r0, #23
 800aa3c:	f7f6 fc0c 	bl	8001258 <HAL_NVIC_EnableIRQ>

}
 800aa40:	bf00      	nop
 800aa42:	3720      	adds	r7, #32
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	40023800 	.word	0x40023800
 800aa4c:	40020000 	.word	0x40020000
 800aa50:	10210000 	.word	0x10210000
 800aa54:	40020400 	.word	0x40020400

0800aa58 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
  s_uart_buffer.tx_busy = false;
 800aa60:	4b04      	ldr	r3, [pc, #16]	; (800aa74 <HAL_UART_TxCpltCallback+0x1c>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
}
 800aa68:	bf00      	nop
 800aa6a:	370c      	adds	r7, #12
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr
 800aa74:	200007a0 	.word	0x200007a0

0800aa78 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */

#ifdef UART_RX_DMA
  HAL_UART_Receive_DMA(&huart2, &s_uart_buffer._rx_single_char, 1);
 800aa80:	2201      	movs	r2, #1
 800aa82:	491f      	ldr	r1, [pc, #124]	; (800ab00 <HAL_UART_RxCpltCallback+0x88>)
 800aa84:	481f      	ldr	r0, [pc, #124]	; (800ab04 <HAL_UART_RxCpltCallback+0x8c>)
 800aa86:	f7fc ff47 	bl	8007918 <HAL_UART_Receive_DMA>
#else
  HAL_UART_Receive_IT(&huart2, &s_uart_buffer._rx_single_char, 1);
#endif

  if (s_uart_buffer._rx_ready_command)
 800aa8a:	4b1f      	ldr	r3, [pc, #124]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aa8c:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d131      	bne.n	800aaf8 <HAL_UART_RxCpltCallback+0x80>
  {
	  return;
  }

  if (s_uart_buffer._rx_single_char != '\n')
 800aa94:	4b1c      	ldr	r3, [pc, #112]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aa96:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800aa9a:	2b0a      	cmp	r3, #10
 800aa9c:	d016      	beq.n	800aacc <HAL_UART_RxCpltCallback+0x54>
  {
	if(s_uart_buffer._rx_index < BUFFER_SIZE)
 800aa9e:	4b1a      	ldr	r3, [pc, #104]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aaa0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800aaa4:	2b63      	cmp	r3, #99	; 0x63
 800aaa6:	d828      	bhi.n	800aafa <HAL_UART_RxCpltCallback+0x82>
	{
		s_uart_buffer._p_rx_buffer[s_uart_buffer._rx_index] = s_uart_buffer._rx_single_char;
 800aaa8:	4b17      	ldr	r3, [pc, #92]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aaaa:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800aaae:	461a      	mov	r2, r3
 800aab0:	4b15      	ldr	r3, [pc, #84]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aab2:	f893 1065 	ldrb.w	r1, [r3, #101]	; 0x65
 800aab6:	4b14      	ldr	r3, [pc, #80]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aab8:	5499      	strb	r1, [r3, r2]
		s_uart_buffer._rx_index++;
 800aaba:	4b13      	ldr	r3, [pc, #76]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aabc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800aac0:	3301      	adds	r3, #1
 800aac2:	b2da      	uxtb	r2, r3
 800aac4:	4b10      	ldr	r3, [pc, #64]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aac6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800aaca:	e016      	b.n	800aafa <HAL_UART_RxCpltCallback+0x82>
	}
  }
  else
  {
	  s_uart_buffer._p_rx_buffer[s_uart_buffer._rx_index] = s_uart_buffer._rx_single_char;
 800aacc:	4b0e      	ldr	r3, [pc, #56]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aace:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800aad2:	461a      	mov	r2, r3
 800aad4:	4b0c      	ldr	r3, [pc, #48]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aad6:	f893 1065 	ldrb.w	r1, [r3, #101]	; 0x65
 800aada:	4b0b      	ldr	r3, [pc, #44]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aadc:	5499      	strb	r1, [r3, r2]
	  s_uart_buffer._rx_index++;
 800aade:	4b0a      	ldr	r3, [pc, #40]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aae0:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800aae4:	3301      	adds	r3, #1
 800aae6:	b2da      	uxtb	r2, r3
 800aae8:	4b07      	ldr	r3, [pc, #28]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aaea:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	  s_uart_buffer._rx_ready_command = true;
 800aaee:	4b06      	ldr	r3, [pc, #24]	; (800ab08 <HAL_UART_RxCpltCallback+0x90>)
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
 800aaf6:	e000      	b.n	800aafa <HAL_UART_RxCpltCallback+0x82>
	  return;
 800aaf8:	bf00      	nop
  }
}
 800aafa:	3708      	adds	r7, #8
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}
 800ab00:	20000805 	.word	0x20000805
 800ab04:	2000088c 	.word	0x2000088c
 800ab08:	200007a0 	.word	0x200007a0

0800ab0c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b083      	sub	sp, #12
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	4603      	mov	r3, r0
 800ab14:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
  if (GPIO_Pin == GPIO_PIN_5)
 800ab16:	88fb      	ldrh	r3, [r7, #6]
 800ab18:	2b20      	cmp	r3, #32
 800ab1a:	d102      	bne.n	800ab22 <HAL_GPIO_EXTI_Callback+0x16>
  {
	  int1_occurred = true;
 800ab1c:	4b04      	ldr	r3, [pc, #16]	; (800ab30 <HAL_GPIO_EXTI_Callback+0x24>)
 800ab1e:	2201      	movs	r2, #1
 800ab20:	701a      	strb	r2, [r3, #0]
  }
}
 800ab22:	bf00      	nop
 800ab24:	370c      	adds	r7, #12
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	200005a9 	.word	0x200005a9

0800ab34 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b082      	sub	sp, #8
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
  uart_print(TICK);
 800ab3c:	4803      	ldr	r0, [pc, #12]	; (800ab4c <HAL_RTC_AlarmAEventCallback+0x18>)
 800ab3e:	f000 f85f 	bl	800ac00 <uart_print>
}
 800ab42:	bf00      	nop
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	0800dcac 	.word	0x0800dcac

0800ab50 <uart_rx_ready_command_handler>:

void uart_rx_ready_command_handler(void)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	af00      	add	r7, sp, #0
	whichCommand();
 800ab54:	f000 f810 	bl	800ab78 <whichCommand>
	BufferInit(s_uart_buffer._p_rx_buffer);
 800ab58:	4806      	ldr	r0, [pc, #24]	; (800ab74 <uart_rx_ready_command_handler+0x24>)
 800ab5a:	f7fd fe33 	bl	80087c4 <BufferInit>
	s_uart_buffer._rx_index = 0;
 800ab5e:	4b05      	ldr	r3, [pc, #20]	; (800ab74 <uart_rx_ready_command_handler+0x24>)
 800ab60:	2200      	movs	r2, #0
 800ab62:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	s_uart_buffer._rx_ready_command = false;
 800ab66:	4b03      	ldr	r3, [pc, #12]	; (800ab74 <uart_rx_ready_command_handler+0x24>)
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
}
 800ab6e:	bf00      	nop
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	200007a0 	.word	0x200007a0

0800ab78 <whichCommand>:

void whichCommand (void)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b082      	sub	sp, #8
 800ab7c:	af00      	add	r7, sp, #0
	char* token = strtok((char*)s_uart_buffer._p_rx_buffer, " ");
 800ab7e:	491c      	ldr	r1, [pc, #112]	; (800abf0 <whichCommand+0x78>)
 800ab80:	481c      	ldr	r0, [pc, #112]	; (800abf4 <whichCommand+0x7c>)
 800ab82:	f001 f805 	bl	800bb90 <strtok>
 800ab86:	6038      	str	r0, [r7, #0]

	for (uint8_t i = 0; i < NUM_OF_COMMANDS; i++)
 800ab88:	2300      	movs	r3, #0
 800ab8a:	71fb      	strb	r3, [r7, #7]
 800ab8c:	e02a      	b.n	800abe4 <whichCommand+0x6c>
	{
		if (strncmp(token, commands[i]._name, commands[i]._size)==0)
 800ab8e:	79fa      	ldrb	r2, [r7, #7]
 800ab90:	4919      	ldr	r1, [pc, #100]	; (800abf8 <whichCommand+0x80>)
 800ab92:	4613      	mov	r3, r2
 800ab94:	005b      	lsls	r3, r3, #1
 800ab96:	4413      	add	r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	440b      	add	r3, r1
 800ab9c:	6818      	ldr	r0, [r3, #0]
 800ab9e:	79fa      	ldrb	r2, [r7, #7]
 800aba0:	4915      	ldr	r1, [pc, #84]	; (800abf8 <whichCommand+0x80>)
 800aba2:	4613      	mov	r3, r2
 800aba4:	005b      	lsls	r3, r3, #1
 800aba6:	4413      	add	r3, r2
 800aba8:	009b      	lsls	r3, r3, #2
 800abaa:	440b      	add	r3, r1
 800abac:	3304      	adds	r3, #4
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	461a      	mov	r2, r3
 800abb2:	4601      	mov	r1, r0
 800abb4:	6838      	ldr	r0, [r7, #0]
 800abb6:	f000 ffc3 	bl	800bb40 <strncmp>
 800abba:	4603      	mov	r3, r0
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10e      	bne.n	800abde <whichCommand+0x66>
		{
			commands[i].func_ptr(token);
 800abc0:	79fa      	ldrb	r2, [r7, #7]
 800abc2:	490d      	ldr	r1, [pc, #52]	; (800abf8 <whichCommand+0x80>)
 800abc4:	4613      	mov	r3, r2
 800abc6:	005b      	lsls	r3, r3, #1
 800abc8:	4413      	add	r3, r2
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	440b      	add	r3, r1
 800abce:	3308      	adds	r3, #8
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	6838      	ldr	r0, [r7, #0]
 800abd4:	4798      	blx	r3
			uart_print(OK);
 800abd6:	4809      	ldr	r0, [pc, #36]	; (800abfc <whichCommand+0x84>)
 800abd8:	f000 f812 	bl	800ac00 <uart_print>
			return;
 800abdc:	e005      	b.n	800abea <whichCommand+0x72>
	for (uint8_t i = 0; i < NUM_OF_COMMANDS; i++)
 800abde:	79fb      	ldrb	r3, [r7, #7]
 800abe0:	3301      	adds	r3, #1
 800abe2:	71fb      	strb	r3, [r7, #7]
 800abe4:	79fb      	ldrb	r3, [r7, #7]
 800abe6:	2b10      	cmp	r3, #16
 800abe8:	d9d1      	bls.n	800ab8e <whichCommand+0x16>
		}
	}
}
 800abea:	3708      	adds	r7, #8
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}
 800abf0:	0800dcb4 	.word	0x0800dcb4
 800abf4:	200007a0 	.word	0x200007a0
 800abf8:	0800dccc 	.word	0x0800dccc
 800abfc:	0800dcb8 	.word	0x0800dcb8

0800ac00 <uart_print>:

void uart_print(char* token)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
	while (s_uart_buffer.tx_busy);
 800ac08:	bf00      	nop
 800ac0a:	4b11      	ldr	r3, [pc, #68]	; (800ac50 <uart_print+0x50>)
 800ac0c:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d1fa      	bne.n	800ac0a <uart_print+0xa>
	memcpy((char*)s_uart_buffer._p_tx_buffer, token, sizeof(s_uart_buffer._p_tx_buffer));
 800ac14:	4b0e      	ldr	r3, [pc, #56]	; (800ac50 <uart_print+0x50>)
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	3367      	adds	r3, #103	; 0x67
 800ac1a:	4611      	mov	r1, r2
 800ac1c:	2264      	movs	r2, #100	; 0x64
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f000 fafe 	bl	800b220 <memcpy>

#ifdef UART_TX_DMA
	while (HAL_UART_Transmit_DMA(&huart2, s_uart_buffer._p_tx_buffer, strlen(token)) != HAL_OK);
 800ac24:	bf00      	nop
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f7f5 fada 	bl	80001e0 <strlen>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	461a      	mov	r2, r3
 800ac32:	4908      	ldr	r1, [pc, #32]	; (800ac54 <uart_print+0x54>)
 800ac34:	4808      	ldr	r0, [pc, #32]	; (800ac58 <uart_print+0x58>)
 800ac36:	f7fc fe03 	bl	8007840 <HAL_UART_Transmit_DMA>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d1f2      	bne.n	800ac26 <uart_print+0x26>
#else
	HAL_UART_Transmit(&huart2, s_uart_buffer._p_tx_buffer, strlen(token), 10);
#endif
	s_uart_buffer.tx_busy = true;
 800ac40:	4b03      	ldr	r3, [pc, #12]	; (800ac50 <uart_print+0x50>)
 800ac42:	2201      	movs	r2, #1
 800ac44:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
}
 800ac48:	bf00      	nop
 800ac4a:	3708      	adds	r7, #8
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}
 800ac50:	200007a0 	.word	0x200007a0
 800ac54:	20000807 	.word	0x20000807
 800ac58:	2000088c 	.word	0x2000088c

0800ac5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	uart_print("Error");
 800ac60:	4801      	ldr	r0, [pc, #4]	; (800ac68 <Error_Handler+0xc>)
 800ac62:	f7ff ffcd 	bl	800ac00 <uart_print>
	while(1);
 800ac66:	e7fe      	b.n	800ac66 <Error_Handler+0xa>
 800ac68:	0800dcbc 	.word	0x0800dcbc

0800ac6c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b084      	sub	sp, #16
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
 800ac74:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

	s_assert_struct.flag = ASSERT_FLAG_ON;
 800ac76:	4b0e      	ldr	r3, [pc, #56]	; (800acb0 <assert_failed+0x44>)
 800ac78:	22aa      	movs	r2, #170	; 0xaa
 800ac7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	for (int i = 0; i < sizeof(s_assert_struct._file); i++)
 800ac7e:	2300      	movs	r3, #0
 800ac80:	60fb      	str	r3, [r7, #12]
 800ac82:	e007      	b.n	800ac94 <assert_failed+0x28>
	{
		s_assert_struct._file [i]  = 0;
 800ac84:	4a0a      	ldr	r2, [pc, #40]	; (800acb0 <assert_failed+0x44>)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	4413      	add	r3, r2
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(s_assert_struct._file); i++)
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	3301      	adds	r3, #1
 800ac92:	60fb      	str	r3, [r7, #12]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2b3b      	cmp	r3, #59	; 0x3b
 800ac98:	d9f4      	bls.n	800ac84 <assert_failed+0x18>
	}

	strncpy((char*)s_assert_struct._file, (char*)file, sizeof(s_assert_struct._file));
 800ac9a:	223c      	movs	r2, #60	; 0x3c
 800ac9c:	6879      	ldr	r1, [r7, #4]
 800ac9e:	4804      	ldr	r0, [pc, #16]	; (800acb0 <assert_failed+0x44>)
 800aca0:	f000 ff60 	bl	800bb64 <strncpy>
	s_assert_struct._line = line;
 800aca4:	4a02      	ldr	r2, [pc, #8]	; (800acb0 <assert_failed+0x44>)
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	63d3      	str	r3, [r2, #60]	; 0x3c

	NVIC_SystemReset();
 800acaa:	f7ff fbab 	bl	800a404 <__NVIC_SystemReset>
 800acae:	bf00      	nop
 800acb0:	20000000 	.word	0x20000000

0800acb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800acba:	2300      	movs	r3, #0
 800acbc:	607b      	str	r3, [r7, #4]
 800acbe:	4b10      	ldr	r3, [pc, #64]	; (800ad00 <HAL_MspInit+0x4c>)
 800acc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acc2:	4a0f      	ldr	r2, [pc, #60]	; (800ad00 <HAL_MspInit+0x4c>)
 800acc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800acc8:	6453      	str	r3, [r2, #68]	; 0x44
 800acca:	4b0d      	ldr	r3, [pc, #52]	; (800ad00 <HAL_MspInit+0x4c>)
 800accc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800acd2:	607b      	str	r3, [r7, #4]
 800acd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800acd6:	2300      	movs	r3, #0
 800acd8:	603b      	str	r3, [r7, #0]
 800acda:	4b09      	ldr	r3, [pc, #36]	; (800ad00 <HAL_MspInit+0x4c>)
 800acdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acde:	4a08      	ldr	r2, [pc, #32]	; (800ad00 <HAL_MspInit+0x4c>)
 800ace0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ace4:	6413      	str	r3, [r2, #64]	; 0x40
 800ace6:	4b06      	ldr	r3, [pc, #24]	; (800ad00 <HAL_MspInit+0x4c>)
 800ace8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acee:	603b      	str	r3, [r7, #0]
 800acf0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800acf2:	2007      	movs	r0, #7
 800acf4:	f7f6 fa64 	bl	80011c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800acf8:	bf00      	nop
 800acfa:	3708      	adds	r7, #8
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	40023800 	.word	0x40023800

0800ad04 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b085      	sub	sp, #20
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a0b      	ldr	r2, [pc, #44]	; (800ad40 <HAL_CRC_MspInit+0x3c>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d10d      	bne.n	800ad32 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800ad16:	2300      	movs	r3, #0
 800ad18:	60fb      	str	r3, [r7, #12]
 800ad1a:	4b0a      	ldr	r3, [pc, #40]	; (800ad44 <HAL_CRC_MspInit+0x40>)
 800ad1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad1e:	4a09      	ldr	r2, [pc, #36]	; (800ad44 <HAL_CRC_MspInit+0x40>)
 800ad20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ad24:	6313      	str	r3, [r2, #48]	; 0x30
 800ad26:	4b07      	ldr	r3, [pc, #28]	; (800ad44 <HAL_CRC_MspInit+0x40>)
 800ad28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ad2e:	60fb      	str	r3, [r7, #12]
 800ad30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800ad32:	bf00      	nop
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr
 800ad3e:	bf00      	nop
 800ad40:	40023000 	.word	0x40023000
 800ad44:	40023800 	.word	0x40023800

0800ad48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b08a      	sub	sp, #40	; 0x28
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad50:	f107 0314 	add.w	r3, r7, #20
 800ad54:	2200      	movs	r2, #0
 800ad56:	601a      	str	r2, [r3, #0]
 800ad58:	605a      	str	r2, [r3, #4]
 800ad5a:	609a      	str	r2, [r3, #8]
 800ad5c:	60da      	str	r2, [r3, #12]
 800ad5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a19      	ldr	r2, [pc, #100]	; (800adcc <HAL_I2C_MspInit+0x84>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d12c      	bne.n	800adc4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	613b      	str	r3, [r7, #16]
 800ad6e:	4b18      	ldr	r3, [pc, #96]	; (800add0 <HAL_I2C_MspInit+0x88>)
 800ad70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad72:	4a17      	ldr	r2, [pc, #92]	; (800add0 <HAL_I2C_MspInit+0x88>)
 800ad74:	f043 0302 	orr.w	r3, r3, #2
 800ad78:	6313      	str	r3, [r2, #48]	; 0x30
 800ad7a:	4b15      	ldr	r3, [pc, #84]	; (800add0 <HAL_I2C_MspInit+0x88>)
 800ad7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad7e:	f003 0302 	and.w	r3, r3, #2
 800ad82:	613b      	str	r3, [r7, #16]
 800ad84:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800ad86:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ad8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ad8c:	2312      	movs	r3, #18
 800ad8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ad90:	2301      	movs	r3, #1
 800ad92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ad94:	2303      	movs	r3, #3
 800ad96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ad98:	2304      	movs	r3, #4
 800ad9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ad9c:	f107 0314 	add.w	r3, r7, #20
 800ada0:	4619      	mov	r1, r3
 800ada2:	480c      	ldr	r0, [pc, #48]	; (800add4 <HAL_I2C_MspInit+0x8c>)
 800ada4:	f7f7 fcf6 	bl	8002794 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]
 800adac:	4b08      	ldr	r3, [pc, #32]	; (800add0 <HAL_I2C_MspInit+0x88>)
 800adae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb0:	4a07      	ldr	r2, [pc, #28]	; (800add0 <HAL_I2C_MspInit+0x88>)
 800adb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800adb6:	6413      	str	r3, [r2, #64]	; 0x40
 800adb8:	4b05      	ldr	r3, [pc, #20]	; (800add0 <HAL_I2C_MspInit+0x88>)
 800adba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800adc0:	60fb      	str	r3, [r7, #12]
 800adc2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800adc4:	bf00      	nop
 800adc6:	3728      	adds	r7, #40	; 0x28
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}
 800adcc:	40005400 	.word	0x40005400
 800add0:	40023800 	.word	0x40023800
 800add4:	40020400 	.word	0x40020400

0800add8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a08      	ldr	r2, [pc, #32]	; (800ae08 <HAL_RTC_MspInit+0x30>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d10a      	bne.n	800ae00 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800adea:	4b08      	ldr	r3, [pc, #32]	; (800ae0c <HAL_RTC_MspInit+0x34>)
 800adec:	2201      	movs	r2, #1
 800adee:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800adf0:	2200      	movs	r2, #0
 800adf2:	2100      	movs	r1, #0
 800adf4:	2029      	movs	r0, #41	; 0x29
 800adf6:	f7f6 fa03 	bl	8001200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800adfa:	2029      	movs	r0, #41	; 0x29
 800adfc:	f7f6 fa2c 	bl	8001258 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800ae00:	bf00      	nop
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	40002800 	.word	0x40002800
 800ae0c:	42470e3c 	.word	0x42470e3c

0800ae10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a0b      	ldr	r2, [pc, #44]	; (800ae4c <HAL_TIM_Base_MspInit+0x3c>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d10d      	bne.n	800ae3e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ae22:	2300      	movs	r3, #0
 800ae24:	60fb      	str	r3, [r7, #12]
 800ae26:	4b0a      	ldr	r3, [pc, #40]	; (800ae50 <HAL_TIM_Base_MspInit+0x40>)
 800ae28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae2a:	4a09      	ldr	r2, [pc, #36]	; (800ae50 <HAL_TIM_Base_MspInit+0x40>)
 800ae2c:	f043 0302 	orr.w	r3, r3, #2
 800ae30:	6413      	str	r3, [r2, #64]	; 0x40
 800ae32:	4b07      	ldr	r3, [pc, #28]	; (800ae50 <HAL_TIM_Base_MspInit+0x40>)
 800ae34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae36:	f003 0302 	and.w	r3, r3, #2
 800ae3a:	60fb      	str	r3, [r7, #12]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800ae3e:	bf00      	nop
 800ae40:	3714      	adds	r7, #20
 800ae42:	46bd      	mov	sp, r7
 800ae44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	40000400 	.word	0x40000400
 800ae50:	40023800 	.word	0x40023800

0800ae54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b088      	sub	sp, #32
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae5c:	f107 030c 	add.w	r3, r7, #12
 800ae60:	2200      	movs	r2, #0
 800ae62:	601a      	str	r2, [r3, #0]
 800ae64:	605a      	str	r2, [r3, #4]
 800ae66:	609a      	str	r2, [r3, #8]
 800ae68:	60da      	str	r2, [r3, #12]
 800ae6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a12      	ldr	r2, [pc, #72]	; (800aebc <HAL_TIM_MspPostInit+0x68>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d11d      	bne.n	800aeb2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae76:	2300      	movs	r3, #0
 800ae78:	60bb      	str	r3, [r7, #8]
 800ae7a:	4b11      	ldr	r3, [pc, #68]	; (800aec0 <HAL_TIM_MspPostInit+0x6c>)
 800ae7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae7e:	4a10      	ldr	r2, [pc, #64]	; (800aec0 <HAL_TIM_MspPostInit+0x6c>)
 800ae80:	f043 0301 	orr.w	r3, r3, #1
 800ae84:	6313      	str	r3, [r2, #48]	; 0x30
 800ae86:	4b0e      	ldr	r3, [pc, #56]	; (800aec0 <HAL_TIM_MspPostInit+0x6c>)
 800ae88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae8a:	f003 0301 	and.w	r3, r3, #1
 800ae8e:	60bb      	str	r3, [r7, #8]
 800ae90:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ae92:	2340      	movs	r3, #64	; 0x40
 800ae94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae96:	2302      	movs	r3, #2
 800ae98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800aea2:	2302      	movs	r3, #2
 800aea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aea6:	f107 030c 	add.w	r3, r7, #12
 800aeaa:	4619      	mov	r1, r3
 800aeac:	4805      	ldr	r0, [pc, #20]	; (800aec4 <HAL_TIM_MspPostInit+0x70>)
 800aeae:	f7f7 fc71 	bl	8002794 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800aeb2:	bf00      	nop
 800aeb4:	3720      	adds	r7, #32
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd80      	pop	{r7, pc}
 800aeba:	bf00      	nop
 800aebc:	40000400 	.word	0x40000400
 800aec0:	40023800 	.word	0x40023800
 800aec4:	40020000 	.word	0x40020000

0800aec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b08a      	sub	sp, #40	; 0x28
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aed0:	f107 0314 	add.w	r3, r7, #20
 800aed4:	2200      	movs	r2, #0
 800aed6:	601a      	str	r2, [r3, #0]
 800aed8:	605a      	str	r2, [r3, #4]
 800aeda:	609a      	str	r2, [r3, #8]
 800aedc:	60da      	str	r2, [r3, #12]
 800aede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a4b      	ldr	r2, [pc, #300]	; (800b014 <HAL_UART_MspInit+0x14c>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	f040 8090 	bne.w	800b00c <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800aeec:	2300      	movs	r3, #0
 800aeee:	613b      	str	r3, [r7, #16]
 800aef0:	4b49      	ldr	r3, [pc, #292]	; (800b018 <HAL_UART_MspInit+0x150>)
 800aef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aef4:	4a48      	ldr	r2, [pc, #288]	; (800b018 <HAL_UART_MspInit+0x150>)
 800aef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aefa:	6413      	str	r3, [r2, #64]	; 0x40
 800aefc:	4b46      	ldr	r3, [pc, #280]	; (800b018 <HAL_UART_MspInit+0x150>)
 800aefe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af04:	613b      	str	r3, [r7, #16]
 800af06:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af08:	2300      	movs	r3, #0
 800af0a:	60fb      	str	r3, [r7, #12]
 800af0c:	4b42      	ldr	r3, [pc, #264]	; (800b018 <HAL_UART_MspInit+0x150>)
 800af0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af10:	4a41      	ldr	r2, [pc, #260]	; (800b018 <HAL_UART_MspInit+0x150>)
 800af12:	f043 0301 	orr.w	r3, r3, #1
 800af16:	6313      	str	r3, [r2, #48]	; 0x30
 800af18:	4b3f      	ldr	r3, [pc, #252]	; (800b018 <HAL_UART_MspInit+0x150>)
 800af1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af1c:	f003 0301 	and.w	r3, r3, #1
 800af20:	60fb      	str	r3, [r7, #12]
 800af22:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800af24:	230c      	movs	r3, #12
 800af26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af28:	2302      	movs	r3, #2
 800af2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af2c:	2300      	movs	r3, #0
 800af2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af30:	2303      	movs	r3, #3
 800af32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800af34:	2307      	movs	r3, #7
 800af36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af38:	f107 0314 	add.w	r3, r7, #20
 800af3c:	4619      	mov	r1, r3
 800af3e:	4837      	ldr	r0, [pc, #220]	; (800b01c <HAL_UART_MspInit+0x154>)
 800af40:	f7f7 fc28 	bl	8002794 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800af44:	4b36      	ldr	r3, [pc, #216]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af46:	4a37      	ldr	r2, [pc, #220]	; (800b024 <HAL_UART_MspInit+0x15c>)
 800af48:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800af4a:	4b35      	ldr	r3, [pc, #212]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800af50:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800af52:	4b33      	ldr	r3, [pc, #204]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af54:	2200      	movs	r2, #0
 800af56:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800af58:	4b31      	ldr	r3, [pc, #196]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af5a:	2200      	movs	r2, #0
 800af5c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800af5e:	4b30      	ldr	r3, [pc, #192]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800af64:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800af66:	4b2e      	ldr	r3, [pc, #184]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af68:	2200      	movs	r2, #0
 800af6a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800af6c:	4b2c      	ldr	r3, [pc, #176]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af6e:	2200      	movs	r2, #0
 800af70:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800af72:	4b2b      	ldr	r3, [pc, #172]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af74:	2200      	movs	r2, #0
 800af76:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800af78:	4b29      	ldr	r3, [pc, #164]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af7a:	2200      	movs	r2, #0
 800af7c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800af7e:	4b28      	ldr	r3, [pc, #160]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af80:	2200      	movs	r2, #0
 800af82:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800af84:	4826      	ldr	r0, [pc, #152]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af86:	f7f6 f9e9 	bl	800135c <HAL_DMA_Init>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d001      	beq.n	800af94 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800af90:	f7ff fe64 	bl	800ac5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	4a22      	ldr	r2, [pc, #136]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af98:	635a      	str	r2, [r3, #52]	; 0x34
 800af9a:	4a21      	ldr	r2, [pc, #132]	; (800b020 <HAL_UART_MspInit+0x158>)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800afa0:	4b21      	ldr	r3, [pc, #132]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afa2:	4a22      	ldr	r2, [pc, #136]	; (800b02c <HAL_UART_MspInit+0x164>)
 800afa4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800afa6:	4b20      	ldr	r3, [pc, #128]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afa8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800afac:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800afae:	4b1e      	ldr	r3, [pc, #120]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afb0:	2240      	movs	r2, #64	; 0x40
 800afb2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800afb4:	4b1c      	ldr	r3, [pc, #112]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afb6:	2200      	movs	r2, #0
 800afb8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800afba:	4b1b      	ldr	r3, [pc, #108]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800afc0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800afc2:	4b19      	ldr	r3, [pc, #100]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afc4:	2200      	movs	r2, #0
 800afc6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800afc8:	4b17      	ldr	r3, [pc, #92]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afca:	2200      	movs	r2, #0
 800afcc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800afce:	4b16      	ldr	r3, [pc, #88]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afd0:	2200      	movs	r2, #0
 800afd2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800afd4:	4b14      	ldr	r3, [pc, #80]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800afda:	4b13      	ldr	r3, [pc, #76]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afdc:	2200      	movs	r2, #0
 800afde:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800afe0:	4811      	ldr	r0, [pc, #68]	; (800b028 <HAL_UART_MspInit+0x160>)
 800afe2:	f7f6 f9bb 	bl	800135c <HAL_DMA_Init>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d001      	beq.n	800aff0 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800afec:	f7ff fe36 	bl	800ac5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	4a0d      	ldr	r2, [pc, #52]	; (800b028 <HAL_UART_MspInit+0x160>)
 800aff4:	631a      	str	r2, [r3, #48]	; 0x30
 800aff6:	4a0c      	ldr	r2, [pc, #48]	; (800b028 <HAL_UART_MspInit+0x160>)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800affc:	2200      	movs	r2, #0
 800affe:	2100      	movs	r1, #0
 800b000:	2026      	movs	r0, #38	; 0x26
 800b002:	f7f6 f8fd 	bl	8001200 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800b006:	2026      	movs	r0, #38	; 0x26
 800b008:	f7f6 f926 	bl	8001258 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800b00c:	bf00      	nop
 800b00e:	3728      	adds	r7, #40	; 0x28
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}
 800b014:	40004400 	.word	0x40004400
 800b018:	40023800 	.word	0x40023800
 800b01c:	40020000 	.word	0x40020000
 800b020:	20000638 	.word	0x20000638
 800b024:	40026088 	.word	0x40026088
 800b028:	20000740 	.word	0x20000740
 800b02c:	400260a0 	.word	0x400260a0

0800b030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b030:	b480      	push	{r7}
 800b032:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800b034:	bf00      	nop
 800b036:	46bd      	mov	sp, r7
 800b038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03c:	4770      	bx	lr

0800b03e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b03e:	b480      	push	{r7}
 800b040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b042:	e7fe      	b.n	800b042 <HardFault_Handler+0x4>

0800b044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b044:	b480      	push	{r7}
 800b046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b048:	e7fe      	b.n	800b048 <MemManage_Handler+0x4>

0800b04a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b04a:	b480      	push	{r7}
 800b04c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b04e:	e7fe      	b.n	800b04e <BusFault_Handler+0x4>

0800b050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b050:	b480      	push	{r7}
 800b052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b054:	e7fe      	b.n	800b054 <UsageFault_Handler+0x4>

0800b056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b056:	b480      	push	{r7}
 800b058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b05a:	bf00      	nop
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr

0800b064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b064:	b480      	push	{r7}
 800b066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b068:	bf00      	nop
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b072:	b480      	push	{r7}
 800b074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b076:	bf00      	nop
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b084:	f7f5 ff6a 	bl	8000f5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b088:	bf00      	nop
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800b090:	4802      	ldr	r0, [pc, #8]	; (800b09c <DMA1_Stream5_IRQHandler+0x10>)
 800b092:	f7f6 fc07 	bl	80018a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800b096:	bf00      	nop
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	20000638 	.word	0x20000638

0800b0a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800b0a4:	4802      	ldr	r0, [pc, #8]	; (800b0b0 <DMA1_Stream6_IRQHandler+0x10>)
 800b0a6:	f7f6 fbfd 	bl	80018a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800b0aa:	bf00      	nop
 800b0ac:	bd80      	pop	{r7, pc}
 800b0ae:	bf00      	nop
 800b0b0:	20000740 	.word	0x20000740

0800b0b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800b0b8:	2020      	movs	r0, #32
 800b0ba:	f7f7 fe6d 	bl	8002d98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800b0be:	bf00      	nop
 800b0c0:	bd80      	pop	{r7, pc}
	...

0800b0c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b0c8:	4802      	ldr	r0, [pc, #8]	; (800b0d4 <USART2_IRQHandler+0x10>)
 800b0ca:	f7fc fca5 	bl	8007a18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800b0ce:	bf00      	nop
 800b0d0:	bd80      	pop	{r7, pc}
 800b0d2:	bf00      	nop
 800b0d4:	2000088c 	.word	0x2000088c

0800b0d8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800b0dc:	4802      	ldr	r0, [pc, #8]	; (800b0e8 <RTC_Alarm_IRQHandler+0x10>)
 800b0de:	f7fa fe4b 	bl	8005d78 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800b0e2:	bf00      	nop
 800b0e4:	bd80      	pop	{r7, pc}
 800b0e6:	bf00      	nop
 800b0e8:	2000086c 	.word	0x2000086c

0800b0ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b0f4:	4b11      	ldr	r3, [pc, #68]	; (800b13c <_sbrk+0x50>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d102      	bne.n	800b102 <_sbrk+0x16>
		heap_end = &end;
 800b0fc:	4b0f      	ldr	r3, [pc, #60]	; (800b13c <_sbrk+0x50>)
 800b0fe:	4a10      	ldr	r2, [pc, #64]	; (800b140 <_sbrk+0x54>)
 800b100:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b102:	4b0e      	ldr	r3, [pc, #56]	; (800b13c <_sbrk+0x50>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b108:	4b0c      	ldr	r3, [pc, #48]	; (800b13c <_sbrk+0x50>)
 800b10a:	681a      	ldr	r2, [r3, #0]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	4413      	add	r3, r2
 800b110:	466a      	mov	r2, sp
 800b112:	4293      	cmp	r3, r2
 800b114:	d907      	bls.n	800b126 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800b116:	f000 f859 	bl	800b1cc <__errno>
 800b11a:	4602      	mov	r2, r0
 800b11c:	230c      	movs	r3, #12
 800b11e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800b120:	f04f 33ff 	mov.w	r3, #4294967295
 800b124:	e006      	b.n	800b134 <_sbrk+0x48>
	}

	heap_end += incr;
 800b126:	4b05      	ldr	r3, [pc, #20]	; (800b13c <_sbrk+0x50>)
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	4413      	add	r3, r2
 800b12e:	4a03      	ldr	r2, [pc, #12]	; (800b13c <_sbrk+0x50>)
 800b130:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b132:	68fb      	ldr	r3, [r7, #12]
}
 800b134:	4618      	mov	r0, r3
 800b136:	3710      	adds	r7, #16
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}
 800b13c:	20000280 	.word	0x20000280
 800b140:	200008d0 	.word	0x200008d0

0800b144 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b144:	b480      	push	{r7}
 800b146:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b148:	4b08      	ldr	r3, [pc, #32]	; (800b16c <SystemInit+0x28>)
 800b14a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b14e:	4a07      	ldr	r2, [pc, #28]	; (800b16c <SystemInit+0x28>)
 800b150:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b154:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b158:	4b04      	ldr	r3, [pc, #16]	; (800b16c <SystemInit+0x28>)
 800b15a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b15e:	609a      	str	r2, [r3, #8]
#endif
}
 800b160:	bf00      	nop
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr
 800b16a:	bf00      	nop
 800b16c:	e000ed00 	.word	0xe000ed00

0800b170 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800b170:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b1a8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b174:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b176:	e003      	b.n	800b180 <LoopCopyDataInit>

0800b178 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b178:	4b0c      	ldr	r3, [pc, #48]	; (800b1ac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b17a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b17c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b17e:	3104      	adds	r1, #4

0800b180 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b180:	480b      	ldr	r0, [pc, #44]	; (800b1b0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b182:	4b0c      	ldr	r3, [pc, #48]	; (800b1b4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b184:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b186:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b188:	d3f6      	bcc.n	800b178 <CopyDataInit>
  ldr  r2, =_sbss
 800b18a:	4a0b      	ldr	r2, [pc, #44]	; (800b1b8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b18c:	e002      	b.n	800b194 <LoopFillZerobss>

0800b18e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b18e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b190:	f842 3b04 	str.w	r3, [r2], #4

0800b194 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b194:	4b09      	ldr	r3, [pc, #36]	; (800b1bc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b196:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b198:	d3f9      	bcc.n	800b18e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b19a:	f7ff ffd3 	bl	800b144 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b19e:	f000 f81b 	bl	800b1d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b1a2:	f7ff f943 	bl	800a42c <main>
  bx  lr    
 800b1a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800b1a8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b1ac:	0800e020 	.word	0x0800e020
  ldr  r0, =_sdata
 800b1b0:	20000080 	.word	0x20000080
  ldr  r3, =_edata
 800b1b4:	2000025c 	.word	0x2000025c
  ldr  r2, =_sbss
 800b1b8:	2000025c 	.word	0x2000025c
  ldr  r3, = _ebss
 800b1bc:	200008d0 	.word	0x200008d0

0800b1c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b1c0:	e7fe      	b.n	800b1c0 <ADC_IRQHandler>

0800b1c2 <atoi>:
 800b1c2:	220a      	movs	r2, #10
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	f000 bdb3 	b.w	800bd30 <strtol>
	...

0800b1cc <__errno>:
 800b1cc:	4b01      	ldr	r3, [pc, #4]	; (800b1d4 <__errno+0x8>)
 800b1ce:	6818      	ldr	r0, [r3, #0]
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	2000008c 	.word	0x2000008c

0800b1d8 <__libc_init_array>:
 800b1d8:	b570      	push	{r4, r5, r6, lr}
 800b1da:	4e0d      	ldr	r6, [pc, #52]	; (800b210 <__libc_init_array+0x38>)
 800b1dc:	4c0d      	ldr	r4, [pc, #52]	; (800b214 <__libc_init_array+0x3c>)
 800b1de:	1ba4      	subs	r4, r4, r6
 800b1e0:	10a4      	asrs	r4, r4, #2
 800b1e2:	2500      	movs	r5, #0
 800b1e4:	42a5      	cmp	r5, r4
 800b1e6:	d109      	bne.n	800b1fc <__libc_init_array+0x24>
 800b1e8:	4e0b      	ldr	r6, [pc, #44]	; (800b218 <__libc_init_array+0x40>)
 800b1ea:	4c0c      	ldr	r4, [pc, #48]	; (800b21c <__libc_init_array+0x44>)
 800b1ec:	f002 f972 	bl	800d4d4 <_init>
 800b1f0:	1ba4      	subs	r4, r4, r6
 800b1f2:	10a4      	asrs	r4, r4, #2
 800b1f4:	2500      	movs	r5, #0
 800b1f6:	42a5      	cmp	r5, r4
 800b1f8:	d105      	bne.n	800b206 <__libc_init_array+0x2e>
 800b1fa:	bd70      	pop	{r4, r5, r6, pc}
 800b1fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b200:	4798      	blx	r3
 800b202:	3501      	adds	r5, #1
 800b204:	e7ee      	b.n	800b1e4 <__libc_init_array+0xc>
 800b206:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b20a:	4798      	blx	r3
 800b20c:	3501      	adds	r5, #1
 800b20e:	e7f2      	b.n	800b1f6 <__libc_init_array+0x1e>
 800b210:	0800e018 	.word	0x0800e018
 800b214:	0800e018 	.word	0x0800e018
 800b218:	0800e018 	.word	0x0800e018
 800b21c:	0800e01c 	.word	0x0800e01c

0800b220 <memcpy>:
 800b220:	b510      	push	{r4, lr}
 800b222:	1e43      	subs	r3, r0, #1
 800b224:	440a      	add	r2, r1
 800b226:	4291      	cmp	r1, r2
 800b228:	d100      	bne.n	800b22c <memcpy+0xc>
 800b22a:	bd10      	pop	{r4, pc}
 800b22c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b230:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b234:	e7f7      	b.n	800b226 <memcpy+0x6>

0800b236 <memset>:
 800b236:	4402      	add	r2, r0
 800b238:	4603      	mov	r3, r0
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d100      	bne.n	800b240 <memset+0xa>
 800b23e:	4770      	bx	lr
 800b240:	f803 1b01 	strb.w	r1, [r3], #1
 800b244:	e7f9      	b.n	800b23a <memset+0x4>

0800b246 <__cvt>:
 800b246:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b24a:	ec55 4b10 	vmov	r4, r5, d0
 800b24e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b250:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b254:	2d00      	cmp	r5, #0
 800b256:	460e      	mov	r6, r1
 800b258:	4691      	mov	r9, r2
 800b25a:	4619      	mov	r1, r3
 800b25c:	bfb8      	it	lt
 800b25e:	4622      	movlt	r2, r4
 800b260:	462b      	mov	r3, r5
 800b262:	f027 0720 	bic.w	r7, r7, #32
 800b266:	bfbb      	ittet	lt
 800b268:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b26c:	461d      	movlt	r5, r3
 800b26e:	2300      	movge	r3, #0
 800b270:	232d      	movlt	r3, #45	; 0x2d
 800b272:	bfb8      	it	lt
 800b274:	4614      	movlt	r4, r2
 800b276:	2f46      	cmp	r7, #70	; 0x46
 800b278:	700b      	strb	r3, [r1, #0]
 800b27a:	d004      	beq.n	800b286 <__cvt+0x40>
 800b27c:	2f45      	cmp	r7, #69	; 0x45
 800b27e:	d100      	bne.n	800b282 <__cvt+0x3c>
 800b280:	3601      	adds	r6, #1
 800b282:	2102      	movs	r1, #2
 800b284:	e000      	b.n	800b288 <__cvt+0x42>
 800b286:	2103      	movs	r1, #3
 800b288:	ab03      	add	r3, sp, #12
 800b28a:	9301      	str	r3, [sp, #4]
 800b28c:	ab02      	add	r3, sp, #8
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	4632      	mov	r2, r6
 800b292:	4653      	mov	r3, sl
 800b294:	ec45 4b10 	vmov	d0, r4, r5
 800b298:	f000 fdee 	bl	800be78 <_dtoa_r>
 800b29c:	2f47      	cmp	r7, #71	; 0x47
 800b29e:	4680      	mov	r8, r0
 800b2a0:	d102      	bne.n	800b2a8 <__cvt+0x62>
 800b2a2:	f019 0f01 	tst.w	r9, #1
 800b2a6:	d026      	beq.n	800b2f6 <__cvt+0xb0>
 800b2a8:	2f46      	cmp	r7, #70	; 0x46
 800b2aa:	eb08 0906 	add.w	r9, r8, r6
 800b2ae:	d111      	bne.n	800b2d4 <__cvt+0x8e>
 800b2b0:	f898 3000 	ldrb.w	r3, [r8]
 800b2b4:	2b30      	cmp	r3, #48	; 0x30
 800b2b6:	d10a      	bne.n	800b2ce <__cvt+0x88>
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	4620      	mov	r0, r4
 800b2be:	4629      	mov	r1, r5
 800b2c0:	f7f5 fc0a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2c4:	b918      	cbnz	r0, 800b2ce <__cvt+0x88>
 800b2c6:	f1c6 0601 	rsb	r6, r6, #1
 800b2ca:	f8ca 6000 	str.w	r6, [sl]
 800b2ce:	f8da 3000 	ldr.w	r3, [sl]
 800b2d2:	4499      	add	r9, r3
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	4620      	mov	r0, r4
 800b2da:	4629      	mov	r1, r5
 800b2dc:	f7f5 fbfc 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2e0:	b938      	cbnz	r0, 800b2f2 <__cvt+0xac>
 800b2e2:	2230      	movs	r2, #48	; 0x30
 800b2e4:	9b03      	ldr	r3, [sp, #12]
 800b2e6:	454b      	cmp	r3, r9
 800b2e8:	d205      	bcs.n	800b2f6 <__cvt+0xb0>
 800b2ea:	1c59      	adds	r1, r3, #1
 800b2ec:	9103      	str	r1, [sp, #12]
 800b2ee:	701a      	strb	r2, [r3, #0]
 800b2f0:	e7f8      	b.n	800b2e4 <__cvt+0x9e>
 800b2f2:	f8cd 900c 	str.w	r9, [sp, #12]
 800b2f6:	9b03      	ldr	r3, [sp, #12]
 800b2f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2fa:	eba3 0308 	sub.w	r3, r3, r8
 800b2fe:	4640      	mov	r0, r8
 800b300:	6013      	str	r3, [r2, #0]
 800b302:	b004      	add	sp, #16
 800b304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b308 <__exponent>:
 800b308:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b30a:	2900      	cmp	r1, #0
 800b30c:	4604      	mov	r4, r0
 800b30e:	bfba      	itte	lt
 800b310:	4249      	neglt	r1, r1
 800b312:	232d      	movlt	r3, #45	; 0x2d
 800b314:	232b      	movge	r3, #43	; 0x2b
 800b316:	2909      	cmp	r1, #9
 800b318:	f804 2b02 	strb.w	r2, [r4], #2
 800b31c:	7043      	strb	r3, [r0, #1]
 800b31e:	dd20      	ble.n	800b362 <__exponent+0x5a>
 800b320:	f10d 0307 	add.w	r3, sp, #7
 800b324:	461f      	mov	r7, r3
 800b326:	260a      	movs	r6, #10
 800b328:	fb91 f5f6 	sdiv	r5, r1, r6
 800b32c:	fb06 1115 	mls	r1, r6, r5, r1
 800b330:	3130      	adds	r1, #48	; 0x30
 800b332:	2d09      	cmp	r5, #9
 800b334:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b338:	f103 32ff 	add.w	r2, r3, #4294967295
 800b33c:	4629      	mov	r1, r5
 800b33e:	dc09      	bgt.n	800b354 <__exponent+0x4c>
 800b340:	3130      	adds	r1, #48	; 0x30
 800b342:	3b02      	subs	r3, #2
 800b344:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b348:	42bb      	cmp	r3, r7
 800b34a:	4622      	mov	r2, r4
 800b34c:	d304      	bcc.n	800b358 <__exponent+0x50>
 800b34e:	1a10      	subs	r0, r2, r0
 800b350:	b003      	add	sp, #12
 800b352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b354:	4613      	mov	r3, r2
 800b356:	e7e7      	b.n	800b328 <__exponent+0x20>
 800b358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b35c:	f804 2b01 	strb.w	r2, [r4], #1
 800b360:	e7f2      	b.n	800b348 <__exponent+0x40>
 800b362:	2330      	movs	r3, #48	; 0x30
 800b364:	4419      	add	r1, r3
 800b366:	7083      	strb	r3, [r0, #2]
 800b368:	1d02      	adds	r2, r0, #4
 800b36a:	70c1      	strb	r1, [r0, #3]
 800b36c:	e7ef      	b.n	800b34e <__exponent+0x46>
	...

0800b370 <_printf_float>:
 800b370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b374:	b08d      	sub	sp, #52	; 0x34
 800b376:	460c      	mov	r4, r1
 800b378:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b37c:	4616      	mov	r6, r2
 800b37e:	461f      	mov	r7, r3
 800b380:	4605      	mov	r5, r0
 800b382:	f001 fb35 	bl	800c9f0 <_localeconv_r>
 800b386:	6803      	ldr	r3, [r0, #0]
 800b388:	9304      	str	r3, [sp, #16]
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f4 ff28 	bl	80001e0 <strlen>
 800b390:	2300      	movs	r3, #0
 800b392:	930a      	str	r3, [sp, #40]	; 0x28
 800b394:	f8d8 3000 	ldr.w	r3, [r8]
 800b398:	9005      	str	r0, [sp, #20]
 800b39a:	3307      	adds	r3, #7
 800b39c:	f023 0307 	bic.w	r3, r3, #7
 800b3a0:	f103 0208 	add.w	r2, r3, #8
 800b3a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b3a8:	f8d4 b000 	ldr.w	fp, [r4]
 800b3ac:	f8c8 2000 	str.w	r2, [r8]
 800b3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b3b8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b3bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b3c0:	9307      	str	r3, [sp, #28]
 800b3c2:	f8cd 8018 	str.w	r8, [sp, #24]
 800b3c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ca:	4ba7      	ldr	r3, [pc, #668]	; (800b668 <_printf_float+0x2f8>)
 800b3cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3d0:	f7f5 fbb4 	bl	8000b3c <__aeabi_dcmpun>
 800b3d4:	bb70      	cbnz	r0, 800b434 <_printf_float+0xc4>
 800b3d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3da:	4ba3      	ldr	r3, [pc, #652]	; (800b668 <_printf_float+0x2f8>)
 800b3dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3e0:	f7f5 fb8e 	bl	8000b00 <__aeabi_dcmple>
 800b3e4:	bb30      	cbnz	r0, 800b434 <_printf_float+0xc4>
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	4640      	mov	r0, r8
 800b3ec:	4649      	mov	r1, r9
 800b3ee:	f7f5 fb7d 	bl	8000aec <__aeabi_dcmplt>
 800b3f2:	b110      	cbz	r0, 800b3fa <_printf_float+0x8a>
 800b3f4:	232d      	movs	r3, #45	; 0x2d
 800b3f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3fa:	4a9c      	ldr	r2, [pc, #624]	; (800b66c <_printf_float+0x2fc>)
 800b3fc:	4b9c      	ldr	r3, [pc, #624]	; (800b670 <_printf_float+0x300>)
 800b3fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b402:	bf8c      	ite	hi
 800b404:	4690      	movhi	r8, r2
 800b406:	4698      	movls	r8, r3
 800b408:	2303      	movs	r3, #3
 800b40a:	f02b 0204 	bic.w	r2, fp, #4
 800b40e:	6123      	str	r3, [r4, #16]
 800b410:	6022      	str	r2, [r4, #0]
 800b412:	f04f 0900 	mov.w	r9, #0
 800b416:	9700      	str	r7, [sp, #0]
 800b418:	4633      	mov	r3, r6
 800b41a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b41c:	4621      	mov	r1, r4
 800b41e:	4628      	mov	r0, r5
 800b420:	f000 f9e6 	bl	800b7f0 <_printf_common>
 800b424:	3001      	adds	r0, #1
 800b426:	f040 808d 	bne.w	800b544 <_printf_float+0x1d4>
 800b42a:	f04f 30ff 	mov.w	r0, #4294967295
 800b42e:	b00d      	add	sp, #52	; 0x34
 800b430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b434:	4642      	mov	r2, r8
 800b436:	464b      	mov	r3, r9
 800b438:	4640      	mov	r0, r8
 800b43a:	4649      	mov	r1, r9
 800b43c:	f7f5 fb7e 	bl	8000b3c <__aeabi_dcmpun>
 800b440:	b110      	cbz	r0, 800b448 <_printf_float+0xd8>
 800b442:	4a8c      	ldr	r2, [pc, #560]	; (800b674 <_printf_float+0x304>)
 800b444:	4b8c      	ldr	r3, [pc, #560]	; (800b678 <_printf_float+0x308>)
 800b446:	e7da      	b.n	800b3fe <_printf_float+0x8e>
 800b448:	6861      	ldr	r1, [r4, #4]
 800b44a:	1c4b      	adds	r3, r1, #1
 800b44c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b450:	a80a      	add	r0, sp, #40	; 0x28
 800b452:	d13e      	bne.n	800b4d2 <_printf_float+0x162>
 800b454:	2306      	movs	r3, #6
 800b456:	6063      	str	r3, [r4, #4]
 800b458:	2300      	movs	r3, #0
 800b45a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b45e:	ab09      	add	r3, sp, #36	; 0x24
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	ec49 8b10 	vmov	d0, r8, r9
 800b466:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b46a:	6022      	str	r2, [r4, #0]
 800b46c:	f8cd a004 	str.w	sl, [sp, #4]
 800b470:	6861      	ldr	r1, [r4, #4]
 800b472:	4628      	mov	r0, r5
 800b474:	f7ff fee7 	bl	800b246 <__cvt>
 800b478:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b47c:	2b47      	cmp	r3, #71	; 0x47
 800b47e:	4680      	mov	r8, r0
 800b480:	d109      	bne.n	800b496 <_printf_float+0x126>
 800b482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b484:	1cd8      	adds	r0, r3, #3
 800b486:	db02      	blt.n	800b48e <_printf_float+0x11e>
 800b488:	6862      	ldr	r2, [r4, #4]
 800b48a:	4293      	cmp	r3, r2
 800b48c:	dd47      	ble.n	800b51e <_printf_float+0x1ae>
 800b48e:	f1aa 0a02 	sub.w	sl, sl, #2
 800b492:	fa5f fa8a 	uxtb.w	sl, sl
 800b496:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b49a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b49c:	d824      	bhi.n	800b4e8 <_printf_float+0x178>
 800b49e:	3901      	subs	r1, #1
 800b4a0:	4652      	mov	r2, sl
 800b4a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b4a6:	9109      	str	r1, [sp, #36]	; 0x24
 800b4a8:	f7ff ff2e 	bl	800b308 <__exponent>
 800b4ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4ae:	1813      	adds	r3, r2, r0
 800b4b0:	2a01      	cmp	r2, #1
 800b4b2:	4681      	mov	r9, r0
 800b4b4:	6123      	str	r3, [r4, #16]
 800b4b6:	dc02      	bgt.n	800b4be <_printf_float+0x14e>
 800b4b8:	6822      	ldr	r2, [r4, #0]
 800b4ba:	07d1      	lsls	r1, r2, #31
 800b4bc:	d501      	bpl.n	800b4c2 <_printf_float+0x152>
 800b4be:	3301      	adds	r3, #1
 800b4c0:	6123      	str	r3, [r4, #16]
 800b4c2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d0a5      	beq.n	800b416 <_printf_float+0xa6>
 800b4ca:	232d      	movs	r3, #45	; 0x2d
 800b4cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4d0:	e7a1      	b.n	800b416 <_printf_float+0xa6>
 800b4d2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b4d6:	f000 8177 	beq.w	800b7c8 <_printf_float+0x458>
 800b4da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b4de:	d1bb      	bne.n	800b458 <_printf_float+0xe8>
 800b4e0:	2900      	cmp	r1, #0
 800b4e2:	d1b9      	bne.n	800b458 <_printf_float+0xe8>
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	e7b6      	b.n	800b456 <_printf_float+0xe6>
 800b4e8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b4ec:	d119      	bne.n	800b522 <_printf_float+0x1b2>
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	dd0c      	ble.n	800b50e <_printf_float+0x19e>
 800b4f4:	6121      	str	r1, [r4, #16]
 800b4f6:	b913      	cbnz	r3, 800b4fe <_printf_float+0x18e>
 800b4f8:	6822      	ldr	r2, [r4, #0]
 800b4fa:	07d2      	lsls	r2, r2, #31
 800b4fc:	d502      	bpl.n	800b504 <_printf_float+0x194>
 800b4fe:	3301      	adds	r3, #1
 800b500:	440b      	add	r3, r1
 800b502:	6123      	str	r3, [r4, #16]
 800b504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b506:	65a3      	str	r3, [r4, #88]	; 0x58
 800b508:	f04f 0900 	mov.w	r9, #0
 800b50c:	e7d9      	b.n	800b4c2 <_printf_float+0x152>
 800b50e:	b913      	cbnz	r3, 800b516 <_printf_float+0x1a6>
 800b510:	6822      	ldr	r2, [r4, #0]
 800b512:	07d0      	lsls	r0, r2, #31
 800b514:	d501      	bpl.n	800b51a <_printf_float+0x1aa>
 800b516:	3302      	adds	r3, #2
 800b518:	e7f3      	b.n	800b502 <_printf_float+0x192>
 800b51a:	2301      	movs	r3, #1
 800b51c:	e7f1      	b.n	800b502 <_printf_float+0x192>
 800b51e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b522:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b526:	4293      	cmp	r3, r2
 800b528:	db05      	blt.n	800b536 <_printf_float+0x1c6>
 800b52a:	6822      	ldr	r2, [r4, #0]
 800b52c:	6123      	str	r3, [r4, #16]
 800b52e:	07d1      	lsls	r1, r2, #31
 800b530:	d5e8      	bpl.n	800b504 <_printf_float+0x194>
 800b532:	3301      	adds	r3, #1
 800b534:	e7e5      	b.n	800b502 <_printf_float+0x192>
 800b536:	2b00      	cmp	r3, #0
 800b538:	bfd4      	ite	le
 800b53a:	f1c3 0302 	rsble	r3, r3, #2
 800b53e:	2301      	movgt	r3, #1
 800b540:	4413      	add	r3, r2
 800b542:	e7de      	b.n	800b502 <_printf_float+0x192>
 800b544:	6823      	ldr	r3, [r4, #0]
 800b546:	055a      	lsls	r2, r3, #21
 800b548:	d407      	bmi.n	800b55a <_printf_float+0x1ea>
 800b54a:	6923      	ldr	r3, [r4, #16]
 800b54c:	4642      	mov	r2, r8
 800b54e:	4631      	mov	r1, r6
 800b550:	4628      	mov	r0, r5
 800b552:	47b8      	blx	r7
 800b554:	3001      	adds	r0, #1
 800b556:	d12b      	bne.n	800b5b0 <_printf_float+0x240>
 800b558:	e767      	b.n	800b42a <_printf_float+0xba>
 800b55a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b55e:	f240 80dc 	bls.w	800b71a <_printf_float+0x3aa>
 800b562:	2200      	movs	r2, #0
 800b564:	2300      	movs	r3, #0
 800b566:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b56a:	f7f5 fab5 	bl	8000ad8 <__aeabi_dcmpeq>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d033      	beq.n	800b5da <_printf_float+0x26a>
 800b572:	2301      	movs	r3, #1
 800b574:	4a41      	ldr	r2, [pc, #260]	; (800b67c <_printf_float+0x30c>)
 800b576:	4631      	mov	r1, r6
 800b578:	4628      	mov	r0, r5
 800b57a:	47b8      	blx	r7
 800b57c:	3001      	adds	r0, #1
 800b57e:	f43f af54 	beq.w	800b42a <_printf_float+0xba>
 800b582:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b586:	429a      	cmp	r2, r3
 800b588:	db02      	blt.n	800b590 <_printf_float+0x220>
 800b58a:	6823      	ldr	r3, [r4, #0]
 800b58c:	07d8      	lsls	r0, r3, #31
 800b58e:	d50f      	bpl.n	800b5b0 <_printf_float+0x240>
 800b590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b594:	4631      	mov	r1, r6
 800b596:	4628      	mov	r0, r5
 800b598:	47b8      	blx	r7
 800b59a:	3001      	adds	r0, #1
 800b59c:	f43f af45 	beq.w	800b42a <_printf_float+0xba>
 800b5a0:	f04f 0800 	mov.w	r8, #0
 800b5a4:	f104 091a 	add.w	r9, r4, #26
 800b5a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	4543      	cmp	r3, r8
 800b5ae:	dc09      	bgt.n	800b5c4 <_printf_float+0x254>
 800b5b0:	6823      	ldr	r3, [r4, #0]
 800b5b2:	079b      	lsls	r3, r3, #30
 800b5b4:	f100 8103 	bmi.w	800b7be <_printf_float+0x44e>
 800b5b8:	68e0      	ldr	r0, [r4, #12]
 800b5ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5bc:	4298      	cmp	r0, r3
 800b5be:	bfb8      	it	lt
 800b5c0:	4618      	movlt	r0, r3
 800b5c2:	e734      	b.n	800b42e <_printf_float+0xbe>
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	464a      	mov	r2, r9
 800b5c8:	4631      	mov	r1, r6
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	47b8      	blx	r7
 800b5ce:	3001      	adds	r0, #1
 800b5d0:	f43f af2b 	beq.w	800b42a <_printf_float+0xba>
 800b5d4:	f108 0801 	add.w	r8, r8, #1
 800b5d8:	e7e6      	b.n	800b5a8 <_printf_float+0x238>
 800b5da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	dc2b      	bgt.n	800b638 <_printf_float+0x2c8>
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	4a26      	ldr	r2, [pc, #152]	; (800b67c <_printf_float+0x30c>)
 800b5e4:	4631      	mov	r1, r6
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	47b8      	blx	r7
 800b5ea:	3001      	adds	r0, #1
 800b5ec:	f43f af1d 	beq.w	800b42a <_printf_float+0xba>
 800b5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f2:	b923      	cbnz	r3, 800b5fe <_printf_float+0x28e>
 800b5f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5f6:	b913      	cbnz	r3, 800b5fe <_printf_float+0x28e>
 800b5f8:	6823      	ldr	r3, [r4, #0]
 800b5fa:	07d9      	lsls	r1, r3, #31
 800b5fc:	d5d8      	bpl.n	800b5b0 <_printf_float+0x240>
 800b5fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b602:	4631      	mov	r1, r6
 800b604:	4628      	mov	r0, r5
 800b606:	47b8      	blx	r7
 800b608:	3001      	adds	r0, #1
 800b60a:	f43f af0e 	beq.w	800b42a <_printf_float+0xba>
 800b60e:	f04f 0900 	mov.w	r9, #0
 800b612:	f104 0a1a 	add.w	sl, r4, #26
 800b616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b618:	425b      	negs	r3, r3
 800b61a:	454b      	cmp	r3, r9
 800b61c:	dc01      	bgt.n	800b622 <_printf_float+0x2b2>
 800b61e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b620:	e794      	b.n	800b54c <_printf_float+0x1dc>
 800b622:	2301      	movs	r3, #1
 800b624:	4652      	mov	r2, sl
 800b626:	4631      	mov	r1, r6
 800b628:	4628      	mov	r0, r5
 800b62a:	47b8      	blx	r7
 800b62c:	3001      	adds	r0, #1
 800b62e:	f43f aefc 	beq.w	800b42a <_printf_float+0xba>
 800b632:	f109 0901 	add.w	r9, r9, #1
 800b636:	e7ee      	b.n	800b616 <_printf_float+0x2a6>
 800b638:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b63a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b63c:	429a      	cmp	r2, r3
 800b63e:	bfa8      	it	ge
 800b640:	461a      	movge	r2, r3
 800b642:	2a00      	cmp	r2, #0
 800b644:	4691      	mov	r9, r2
 800b646:	dd07      	ble.n	800b658 <_printf_float+0x2e8>
 800b648:	4613      	mov	r3, r2
 800b64a:	4631      	mov	r1, r6
 800b64c:	4642      	mov	r2, r8
 800b64e:	4628      	mov	r0, r5
 800b650:	47b8      	blx	r7
 800b652:	3001      	adds	r0, #1
 800b654:	f43f aee9 	beq.w	800b42a <_printf_float+0xba>
 800b658:	f104 031a 	add.w	r3, r4, #26
 800b65c:	f04f 0b00 	mov.w	fp, #0
 800b660:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b664:	9306      	str	r3, [sp, #24]
 800b666:	e015      	b.n	800b694 <_printf_float+0x324>
 800b668:	7fefffff 	.word	0x7fefffff
 800b66c:	0800ddb4 	.word	0x0800ddb4
 800b670:	0800ddb0 	.word	0x0800ddb0
 800b674:	0800ddbc 	.word	0x0800ddbc
 800b678:	0800ddb8 	.word	0x0800ddb8
 800b67c:	0800ddc0 	.word	0x0800ddc0
 800b680:	2301      	movs	r3, #1
 800b682:	9a06      	ldr	r2, [sp, #24]
 800b684:	4631      	mov	r1, r6
 800b686:	4628      	mov	r0, r5
 800b688:	47b8      	blx	r7
 800b68a:	3001      	adds	r0, #1
 800b68c:	f43f aecd 	beq.w	800b42a <_printf_float+0xba>
 800b690:	f10b 0b01 	add.w	fp, fp, #1
 800b694:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b698:	ebaa 0309 	sub.w	r3, sl, r9
 800b69c:	455b      	cmp	r3, fp
 800b69e:	dcef      	bgt.n	800b680 <_printf_float+0x310>
 800b6a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	44d0      	add	r8, sl
 800b6a8:	db15      	blt.n	800b6d6 <_printf_float+0x366>
 800b6aa:	6823      	ldr	r3, [r4, #0]
 800b6ac:	07da      	lsls	r2, r3, #31
 800b6ae:	d412      	bmi.n	800b6d6 <_printf_float+0x366>
 800b6b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6b4:	eba3 020a 	sub.w	r2, r3, sl
 800b6b8:	eba3 0a01 	sub.w	sl, r3, r1
 800b6bc:	4592      	cmp	sl, r2
 800b6be:	bfa8      	it	ge
 800b6c0:	4692      	movge	sl, r2
 800b6c2:	f1ba 0f00 	cmp.w	sl, #0
 800b6c6:	dc0e      	bgt.n	800b6e6 <_printf_float+0x376>
 800b6c8:	f04f 0800 	mov.w	r8, #0
 800b6cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6d0:	f104 091a 	add.w	r9, r4, #26
 800b6d4:	e019      	b.n	800b70a <_printf_float+0x39a>
 800b6d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6da:	4631      	mov	r1, r6
 800b6dc:	4628      	mov	r0, r5
 800b6de:	47b8      	blx	r7
 800b6e0:	3001      	adds	r0, #1
 800b6e2:	d1e5      	bne.n	800b6b0 <_printf_float+0x340>
 800b6e4:	e6a1      	b.n	800b42a <_printf_float+0xba>
 800b6e6:	4653      	mov	r3, sl
 800b6e8:	4642      	mov	r2, r8
 800b6ea:	4631      	mov	r1, r6
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	47b8      	blx	r7
 800b6f0:	3001      	adds	r0, #1
 800b6f2:	d1e9      	bne.n	800b6c8 <_printf_float+0x358>
 800b6f4:	e699      	b.n	800b42a <_printf_float+0xba>
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	464a      	mov	r2, r9
 800b6fa:	4631      	mov	r1, r6
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	47b8      	blx	r7
 800b700:	3001      	adds	r0, #1
 800b702:	f43f ae92 	beq.w	800b42a <_printf_float+0xba>
 800b706:	f108 0801 	add.w	r8, r8, #1
 800b70a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b70e:	1a9b      	subs	r3, r3, r2
 800b710:	eba3 030a 	sub.w	r3, r3, sl
 800b714:	4543      	cmp	r3, r8
 800b716:	dcee      	bgt.n	800b6f6 <_printf_float+0x386>
 800b718:	e74a      	b.n	800b5b0 <_printf_float+0x240>
 800b71a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b71c:	2a01      	cmp	r2, #1
 800b71e:	dc01      	bgt.n	800b724 <_printf_float+0x3b4>
 800b720:	07db      	lsls	r3, r3, #31
 800b722:	d53a      	bpl.n	800b79a <_printf_float+0x42a>
 800b724:	2301      	movs	r3, #1
 800b726:	4642      	mov	r2, r8
 800b728:	4631      	mov	r1, r6
 800b72a:	4628      	mov	r0, r5
 800b72c:	47b8      	blx	r7
 800b72e:	3001      	adds	r0, #1
 800b730:	f43f ae7b 	beq.w	800b42a <_printf_float+0xba>
 800b734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b738:	4631      	mov	r1, r6
 800b73a:	4628      	mov	r0, r5
 800b73c:	47b8      	blx	r7
 800b73e:	3001      	adds	r0, #1
 800b740:	f108 0801 	add.w	r8, r8, #1
 800b744:	f43f ae71 	beq.w	800b42a <_printf_float+0xba>
 800b748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b74a:	2200      	movs	r2, #0
 800b74c:	f103 3aff 	add.w	sl, r3, #4294967295
 800b750:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b754:	2300      	movs	r3, #0
 800b756:	f7f5 f9bf 	bl	8000ad8 <__aeabi_dcmpeq>
 800b75a:	b9c8      	cbnz	r0, 800b790 <_printf_float+0x420>
 800b75c:	4653      	mov	r3, sl
 800b75e:	4642      	mov	r2, r8
 800b760:	4631      	mov	r1, r6
 800b762:	4628      	mov	r0, r5
 800b764:	47b8      	blx	r7
 800b766:	3001      	adds	r0, #1
 800b768:	d10e      	bne.n	800b788 <_printf_float+0x418>
 800b76a:	e65e      	b.n	800b42a <_printf_float+0xba>
 800b76c:	2301      	movs	r3, #1
 800b76e:	4652      	mov	r2, sl
 800b770:	4631      	mov	r1, r6
 800b772:	4628      	mov	r0, r5
 800b774:	47b8      	blx	r7
 800b776:	3001      	adds	r0, #1
 800b778:	f43f ae57 	beq.w	800b42a <_printf_float+0xba>
 800b77c:	f108 0801 	add.w	r8, r8, #1
 800b780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b782:	3b01      	subs	r3, #1
 800b784:	4543      	cmp	r3, r8
 800b786:	dcf1      	bgt.n	800b76c <_printf_float+0x3fc>
 800b788:	464b      	mov	r3, r9
 800b78a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b78e:	e6de      	b.n	800b54e <_printf_float+0x1de>
 800b790:	f04f 0800 	mov.w	r8, #0
 800b794:	f104 0a1a 	add.w	sl, r4, #26
 800b798:	e7f2      	b.n	800b780 <_printf_float+0x410>
 800b79a:	2301      	movs	r3, #1
 800b79c:	e7df      	b.n	800b75e <_printf_float+0x3ee>
 800b79e:	2301      	movs	r3, #1
 800b7a0:	464a      	mov	r2, r9
 800b7a2:	4631      	mov	r1, r6
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	47b8      	blx	r7
 800b7a8:	3001      	adds	r0, #1
 800b7aa:	f43f ae3e 	beq.w	800b42a <_printf_float+0xba>
 800b7ae:	f108 0801 	add.w	r8, r8, #1
 800b7b2:	68e3      	ldr	r3, [r4, #12]
 800b7b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7b6:	1a9b      	subs	r3, r3, r2
 800b7b8:	4543      	cmp	r3, r8
 800b7ba:	dcf0      	bgt.n	800b79e <_printf_float+0x42e>
 800b7bc:	e6fc      	b.n	800b5b8 <_printf_float+0x248>
 800b7be:	f04f 0800 	mov.w	r8, #0
 800b7c2:	f104 0919 	add.w	r9, r4, #25
 800b7c6:	e7f4      	b.n	800b7b2 <_printf_float+0x442>
 800b7c8:	2900      	cmp	r1, #0
 800b7ca:	f43f ae8b 	beq.w	800b4e4 <_printf_float+0x174>
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b7d4:	ab09      	add	r3, sp, #36	; 0x24
 800b7d6:	9300      	str	r3, [sp, #0]
 800b7d8:	ec49 8b10 	vmov	d0, r8, r9
 800b7dc:	6022      	str	r2, [r4, #0]
 800b7de:	f8cd a004 	str.w	sl, [sp, #4]
 800b7e2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	f7ff fd2d 	bl	800b246 <__cvt>
 800b7ec:	4680      	mov	r8, r0
 800b7ee:	e648      	b.n	800b482 <_printf_float+0x112>

0800b7f0 <_printf_common>:
 800b7f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7f4:	4691      	mov	r9, r2
 800b7f6:	461f      	mov	r7, r3
 800b7f8:	688a      	ldr	r2, [r1, #8]
 800b7fa:	690b      	ldr	r3, [r1, #16]
 800b7fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b800:	4293      	cmp	r3, r2
 800b802:	bfb8      	it	lt
 800b804:	4613      	movlt	r3, r2
 800b806:	f8c9 3000 	str.w	r3, [r9]
 800b80a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b80e:	4606      	mov	r6, r0
 800b810:	460c      	mov	r4, r1
 800b812:	b112      	cbz	r2, 800b81a <_printf_common+0x2a>
 800b814:	3301      	adds	r3, #1
 800b816:	f8c9 3000 	str.w	r3, [r9]
 800b81a:	6823      	ldr	r3, [r4, #0]
 800b81c:	0699      	lsls	r1, r3, #26
 800b81e:	bf42      	ittt	mi
 800b820:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b824:	3302      	addmi	r3, #2
 800b826:	f8c9 3000 	strmi.w	r3, [r9]
 800b82a:	6825      	ldr	r5, [r4, #0]
 800b82c:	f015 0506 	ands.w	r5, r5, #6
 800b830:	d107      	bne.n	800b842 <_printf_common+0x52>
 800b832:	f104 0a19 	add.w	sl, r4, #25
 800b836:	68e3      	ldr	r3, [r4, #12]
 800b838:	f8d9 2000 	ldr.w	r2, [r9]
 800b83c:	1a9b      	subs	r3, r3, r2
 800b83e:	42ab      	cmp	r3, r5
 800b840:	dc28      	bgt.n	800b894 <_printf_common+0xa4>
 800b842:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b846:	6822      	ldr	r2, [r4, #0]
 800b848:	3300      	adds	r3, #0
 800b84a:	bf18      	it	ne
 800b84c:	2301      	movne	r3, #1
 800b84e:	0692      	lsls	r2, r2, #26
 800b850:	d42d      	bmi.n	800b8ae <_printf_common+0xbe>
 800b852:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b856:	4639      	mov	r1, r7
 800b858:	4630      	mov	r0, r6
 800b85a:	47c0      	blx	r8
 800b85c:	3001      	adds	r0, #1
 800b85e:	d020      	beq.n	800b8a2 <_printf_common+0xb2>
 800b860:	6823      	ldr	r3, [r4, #0]
 800b862:	68e5      	ldr	r5, [r4, #12]
 800b864:	f8d9 2000 	ldr.w	r2, [r9]
 800b868:	f003 0306 	and.w	r3, r3, #6
 800b86c:	2b04      	cmp	r3, #4
 800b86e:	bf08      	it	eq
 800b870:	1aad      	subeq	r5, r5, r2
 800b872:	68a3      	ldr	r3, [r4, #8]
 800b874:	6922      	ldr	r2, [r4, #16]
 800b876:	bf0c      	ite	eq
 800b878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b87c:	2500      	movne	r5, #0
 800b87e:	4293      	cmp	r3, r2
 800b880:	bfc4      	itt	gt
 800b882:	1a9b      	subgt	r3, r3, r2
 800b884:	18ed      	addgt	r5, r5, r3
 800b886:	f04f 0900 	mov.w	r9, #0
 800b88a:	341a      	adds	r4, #26
 800b88c:	454d      	cmp	r5, r9
 800b88e:	d11a      	bne.n	800b8c6 <_printf_common+0xd6>
 800b890:	2000      	movs	r0, #0
 800b892:	e008      	b.n	800b8a6 <_printf_common+0xb6>
 800b894:	2301      	movs	r3, #1
 800b896:	4652      	mov	r2, sl
 800b898:	4639      	mov	r1, r7
 800b89a:	4630      	mov	r0, r6
 800b89c:	47c0      	blx	r8
 800b89e:	3001      	adds	r0, #1
 800b8a0:	d103      	bne.n	800b8aa <_printf_common+0xba>
 800b8a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8aa:	3501      	adds	r5, #1
 800b8ac:	e7c3      	b.n	800b836 <_printf_common+0x46>
 800b8ae:	18e1      	adds	r1, r4, r3
 800b8b0:	1c5a      	adds	r2, r3, #1
 800b8b2:	2030      	movs	r0, #48	; 0x30
 800b8b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b8b8:	4422      	add	r2, r4
 800b8ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b8be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b8c2:	3302      	adds	r3, #2
 800b8c4:	e7c5      	b.n	800b852 <_printf_common+0x62>
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	4622      	mov	r2, r4
 800b8ca:	4639      	mov	r1, r7
 800b8cc:	4630      	mov	r0, r6
 800b8ce:	47c0      	blx	r8
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	d0e6      	beq.n	800b8a2 <_printf_common+0xb2>
 800b8d4:	f109 0901 	add.w	r9, r9, #1
 800b8d8:	e7d8      	b.n	800b88c <_printf_common+0x9c>
	...

0800b8dc <_printf_i>:
 800b8dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b8e0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b8e4:	460c      	mov	r4, r1
 800b8e6:	7e09      	ldrb	r1, [r1, #24]
 800b8e8:	b085      	sub	sp, #20
 800b8ea:	296e      	cmp	r1, #110	; 0x6e
 800b8ec:	4617      	mov	r7, r2
 800b8ee:	4606      	mov	r6, r0
 800b8f0:	4698      	mov	r8, r3
 800b8f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8f4:	f000 80b3 	beq.w	800ba5e <_printf_i+0x182>
 800b8f8:	d822      	bhi.n	800b940 <_printf_i+0x64>
 800b8fa:	2963      	cmp	r1, #99	; 0x63
 800b8fc:	d036      	beq.n	800b96c <_printf_i+0x90>
 800b8fe:	d80a      	bhi.n	800b916 <_printf_i+0x3a>
 800b900:	2900      	cmp	r1, #0
 800b902:	f000 80b9 	beq.w	800ba78 <_printf_i+0x19c>
 800b906:	2958      	cmp	r1, #88	; 0x58
 800b908:	f000 8083 	beq.w	800ba12 <_printf_i+0x136>
 800b90c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b910:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b914:	e032      	b.n	800b97c <_printf_i+0xa0>
 800b916:	2964      	cmp	r1, #100	; 0x64
 800b918:	d001      	beq.n	800b91e <_printf_i+0x42>
 800b91a:	2969      	cmp	r1, #105	; 0x69
 800b91c:	d1f6      	bne.n	800b90c <_printf_i+0x30>
 800b91e:	6820      	ldr	r0, [r4, #0]
 800b920:	6813      	ldr	r3, [r2, #0]
 800b922:	0605      	lsls	r5, r0, #24
 800b924:	f103 0104 	add.w	r1, r3, #4
 800b928:	d52a      	bpl.n	800b980 <_printf_i+0xa4>
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	6011      	str	r1, [r2, #0]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	da03      	bge.n	800b93a <_printf_i+0x5e>
 800b932:	222d      	movs	r2, #45	; 0x2d
 800b934:	425b      	negs	r3, r3
 800b936:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b93a:	486f      	ldr	r0, [pc, #444]	; (800baf8 <_printf_i+0x21c>)
 800b93c:	220a      	movs	r2, #10
 800b93e:	e039      	b.n	800b9b4 <_printf_i+0xd8>
 800b940:	2973      	cmp	r1, #115	; 0x73
 800b942:	f000 809d 	beq.w	800ba80 <_printf_i+0x1a4>
 800b946:	d808      	bhi.n	800b95a <_printf_i+0x7e>
 800b948:	296f      	cmp	r1, #111	; 0x6f
 800b94a:	d020      	beq.n	800b98e <_printf_i+0xb2>
 800b94c:	2970      	cmp	r1, #112	; 0x70
 800b94e:	d1dd      	bne.n	800b90c <_printf_i+0x30>
 800b950:	6823      	ldr	r3, [r4, #0]
 800b952:	f043 0320 	orr.w	r3, r3, #32
 800b956:	6023      	str	r3, [r4, #0]
 800b958:	e003      	b.n	800b962 <_printf_i+0x86>
 800b95a:	2975      	cmp	r1, #117	; 0x75
 800b95c:	d017      	beq.n	800b98e <_printf_i+0xb2>
 800b95e:	2978      	cmp	r1, #120	; 0x78
 800b960:	d1d4      	bne.n	800b90c <_printf_i+0x30>
 800b962:	2378      	movs	r3, #120	; 0x78
 800b964:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b968:	4864      	ldr	r0, [pc, #400]	; (800bafc <_printf_i+0x220>)
 800b96a:	e055      	b.n	800ba18 <_printf_i+0x13c>
 800b96c:	6813      	ldr	r3, [r2, #0]
 800b96e:	1d19      	adds	r1, r3, #4
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	6011      	str	r1, [r2, #0]
 800b974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b97c:	2301      	movs	r3, #1
 800b97e:	e08c      	b.n	800ba9a <_printf_i+0x1be>
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	6011      	str	r1, [r2, #0]
 800b984:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b988:	bf18      	it	ne
 800b98a:	b21b      	sxthne	r3, r3
 800b98c:	e7cf      	b.n	800b92e <_printf_i+0x52>
 800b98e:	6813      	ldr	r3, [r2, #0]
 800b990:	6825      	ldr	r5, [r4, #0]
 800b992:	1d18      	adds	r0, r3, #4
 800b994:	6010      	str	r0, [r2, #0]
 800b996:	0628      	lsls	r0, r5, #24
 800b998:	d501      	bpl.n	800b99e <_printf_i+0xc2>
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	e002      	b.n	800b9a4 <_printf_i+0xc8>
 800b99e:	0668      	lsls	r0, r5, #25
 800b9a0:	d5fb      	bpl.n	800b99a <_printf_i+0xbe>
 800b9a2:	881b      	ldrh	r3, [r3, #0]
 800b9a4:	4854      	ldr	r0, [pc, #336]	; (800baf8 <_printf_i+0x21c>)
 800b9a6:	296f      	cmp	r1, #111	; 0x6f
 800b9a8:	bf14      	ite	ne
 800b9aa:	220a      	movne	r2, #10
 800b9ac:	2208      	moveq	r2, #8
 800b9ae:	2100      	movs	r1, #0
 800b9b0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b9b4:	6865      	ldr	r5, [r4, #4]
 800b9b6:	60a5      	str	r5, [r4, #8]
 800b9b8:	2d00      	cmp	r5, #0
 800b9ba:	f2c0 8095 	blt.w	800bae8 <_printf_i+0x20c>
 800b9be:	6821      	ldr	r1, [r4, #0]
 800b9c0:	f021 0104 	bic.w	r1, r1, #4
 800b9c4:	6021      	str	r1, [r4, #0]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d13d      	bne.n	800ba46 <_printf_i+0x16a>
 800b9ca:	2d00      	cmp	r5, #0
 800b9cc:	f040 808e 	bne.w	800baec <_printf_i+0x210>
 800b9d0:	4665      	mov	r5, ip
 800b9d2:	2a08      	cmp	r2, #8
 800b9d4:	d10b      	bne.n	800b9ee <_printf_i+0x112>
 800b9d6:	6823      	ldr	r3, [r4, #0]
 800b9d8:	07db      	lsls	r3, r3, #31
 800b9da:	d508      	bpl.n	800b9ee <_printf_i+0x112>
 800b9dc:	6923      	ldr	r3, [r4, #16]
 800b9de:	6862      	ldr	r2, [r4, #4]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	bfde      	ittt	le
 800b9e4:	2330      	movle	r3, #48	; 0x30
 800b9e6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b9ea:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b9ee:	ebac 0305 	sub.w	r3, ip, r5
 800b9f2:	6123      	str	r3, [r4, #16]
 800b9f4:	f8cd 8000 	str.w	r8, [sp]
 800b9f8:	463b      	mov	r3, r7
 800b9fa:	aa03      	add	r2, sp, #12
 800b9fc:	4621      	mov	r1, r4
 800b9fe:	4630      	mov	r0, r6
 800ba00:	f7ff fef6 	bl	800b7f0 <_printf_common>
 800ba04:	3001      	adds	r0, #1
 800ba06:	d14d      	bne.n	800baa4 <_printf_i+0x1c8>
 800ba08:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0c:	b005      	add	sp, #20
 800ba0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba12:	4839      	ldr	r0, [pc, #228]	; (800baf8 <_printf_i+0x21c>)
 800ba14:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ba18:	6813      	ldr	r3, [r2, #0]
 800ba1a:	6821      	ldr	r1, [r4, #0]
 800ba1c:	1d1d      	adds	r5, r3, #4
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	6015      	str	r5, [r2, #0]
 800ba22:	060a      	lsls	r2, r1, #24
 800ba24:	d50b      	bpl.n	800ba3e <_printf_i+0x162>
 800ba26:	07ca      	lsls	r2, r1, #31
 800ba28:	bf44      	itt	mi
 800ba2a:	f041 0120 	orrmi.w	r1, r1, #32
 800ba2e:	6021      	strmi	r1, [r4, #0]
 800ba30:	b91b      	cbnz	r3, 800ba3a <_printf_i+0x15e>
 800ba32:	6822      	ldr	r2, [r4, #0]
 800ba34:	f022 0220 	bic.w	r2, r2, #32
 800ba38:	6022      	str	r2, [r4, #0]
 800ba3a:	2210      	movs	r2, #16
 800ba3c:	e7b7      	b.n	800b9ae <_printf_i+0xd2>
 800ba3e:	064d      	lsls	r5, r1, #25
 800ba40:	bf48      	it	mi
 800ba42:	b29b      	uxthmi	r3, r3
 800ba44:	e7ef      	b.n	800ba26 <_printf_i+0x14a>
 800ba46:	4665      	mov	r5, ip
 800ba48:	fbb3 f1f2 	udiv	r1, r3, r2
 800ba4c:	fb02 3311 	mls	r3, r2, r1, r3
 800ba50:	5cc3      	ldrb	r3, [r0, r3]
 800ba52:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ba56:	460b      	mov	r3, r1
 800ba58:	2900      	cmp	r1, #0
 800ba5a:	d1f5      	bne.n	800ba48 <_printf_i+0x16c>
 800ba5c:	e7b9      	b.n	800b9d2 <_printf_i+0xf6>
 800ba5e:	6813      	ldr	r3, [r2, #0]
 800ba60:	6825      	ldr	r5, [r4, #0]
 800ba62:	6961      	ldr	r1, [r4, #20]
 800ba64:	1d18      	adds	r0, r3, #4
 800ba66:	6010      	str	r0, [r2, #0]
 800ba68:	0628      	lsls	r0, r5, #24
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	d501      	bpl.n	800ba72 <_printf_i+0x196>
 800ba6e:	6019      	str	r1, [r3, #0]
 800ba70:	e002      	b.n	800ba78 <_printf_i+0x19c>
 800ba72:	066a      	lsls	r2, r5, #25
 800ba74:	d5fb      	bpl.n	800ba6e <_printf_i+0x192>
 800ba76:	8019      	strh	r1, [r3, #0]
 800ba78:	2300      	movs	r3, #0
 800ba7a:	6123      	str	r3, [r4, #16]
 800ba7c:	4665      	mov	r5, ip
 800ba7e:	e7b9      	b.n	800b9f4 <_printf_i+0x118>
 800ba80:	6813      	ldr	r3, [r2, #0]
 800ba82:	1d19      	adds	r1, r3, #4
 800ba84:	6011      	str	r1, [r2, #0]
 800ba86:	681d      	ldr	r5, [r3, #0]
 800ba88:	6862      	ldr	r2, [r4, #4]
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	f7f4 fbaf 	bl	80001f0 <memchr>
 800ba92:	b108      	cbz	r0, 800ba98 <_printf_i+0x1bc>
 800ba94:	1b40      	subs	r0, r0, r5
 800ba96:	6060      	str	r0, [r4, #4]
 800ba98:	6863      	ldr	r3, [r4, #4]
 800ba9a:	6123      	str	r3, [r4, #16]
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800baa2:	e7a7      	b.n	800b9f4 <_printf_i+0x118>
 800baa4:	6923      	ldr	r3, [r4, #16]
 800baa6:	462a      	mov	r2, r5
 800baa8:	4639      	mov	r1, r7
 800baaa:	4630      	mov	r0, r6
 800baac:	47c0      	blx	r8
 800baae:	3001      	adds	r0, #1
 800bab0:	d0aa      	beq.n	800ba08 <_printf_i+0x12c>
 800bab2:	6823      	ldr	r3, [r4, #0]
 800bab4:	079b      	lsls	r3, r3, #30
 800bab6:	d413      	bmi.n	800bae0 <_printf_i+0x204>
 800bab8:	68e0      	ldr	r0, [r4, #12]
 800baba:	9b03      	ldr	r3, [sp, #12]
 800babc:	4298      	cmp	r0, r3
 800babe:	bfb8      	it	lt
 800bac0:	4618      	movlt	r0, r3
 800bac2:	e7a3      	b.n	800ba0c <_printf_i+0x130>
 800bac4:	2301      	movs	r3, #1
 800bac6:	464a      	mov	r2, r9
 800bac8:	4639      	mov	r1, r7
 800baca:	4630      	mov	r0, r6
 800bacc:	47c0      	blx	r8
 800bace:	3001      	adds	r0, #1
 800bad0:	d09a      	beq.n	800ba08 <_printf_i+0x12c>
 800bad2:	3501      	adds	r5, #1
 800bad4:	68e3      	ldr	r3, [r4, #12]
 800bad6:	9a03      	ldr	r2, [sp, #12]
 800bad8:	1a9b      	subs	r3, r3, r2
 800bada:	42ab      	cmp	r3, r5
 800badc:	dcf2      	bgt.n	800bac4 <_printf_i+0x1e8>
 800bade:	e7eb      	b.n	800bab8 <_printf_i+0x1dc>
 800bae0:	2500      	movs	r5, #0
 800bae2:	f104 0919 	add.w	r9, r4, #25
 800bae6:	e7f5      	b.n	800bad4 <_printf_i+0x1f8>
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1ac      	bne.n	800ba46 <_printf_i+0x16a>
 800baec:	7803      	ldrb	r3, [r0, #0]
 800baee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800baf2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800baf6:	e76c      	b.n	800b9d2 <_printf_i+0xf6>
 800baf8:	0800ddc2 	.word	0x0800ddc2
 800bafc:	0800ddd3 	.word	0x0800ddd3

0800bb00 <siprintf>:
 800bb00:	b40e      	push	{r1, r2, r3}
 800bb02:	b500      	push	{lr}
 800bb04:	b09c      	sub	sp, #112	; 0x70
 800bb06:	ab1d      	add	r3, sp, #116	; 0x74
 800bb08:	9002      	str	r0, [sp, #8]
 800bb0a:	9006      	str	r0, [sp, #24]
 800bb0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb10:	4809      	ldr	r0, [pc, #36]	; (800bb38 <siprintf+0x38>)
 800bb12:	9107      	str	r1, [sp, #28]
 800bb14:	9104      	str	r1, [sp, #16]
 800bb16:	4909      	ldr	r1, [pc, #36]	; (800bb3c <siprintf+0x3c>)
 800bb18:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb1c:	9105      	str	r1, [sp, #20]
 800bb1e:	6800      	ldr	r0, [r0, #0]
 800bb20:	9301      	str	r3, [sp, #4]
 800bb22:	a902      	add	r1, sp, #8
 800bb24:	f001 fb78 	bl	800d218 <_svfiprintf_r>
 800bb28:	9b02      	ldr	r3, [sp, #8]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	701a      	strb	r2, [r3, #0]
 800bb2e:	b01c      	add	sp, #112	; 0x70
 800bb30:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb34:	b003      	add	sp, #12
 800bb36:	4770      	bx	lr
 800bb38:	2000008c 	.word	0x2000008c
 800bb3c:	ffff0208 	.word	0xffff0208

0800bb40 <strncmp>:
 800bb40:	b510      	push	{r4, lr}
 800bb42:	b16a      	cbz	r2, 800bb60 <strncmp+0x20>
 800bb44:	3901      	subs	r1, #1
 800bb46:	1884      	adds	r4, r0, r2
 800bb48:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bb4c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d103      	bne.n	800bb5c <strncmp+0x1c>
 800bb54:	42a0      	cmp	r0, r4
 800bb56:	d001      	beq.n	800bb5c <strncmp+0x1c>
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d1f5      	bne.n	800bb48 <strncmp+0x8>
 800bb5c:	1a98      	subs	r0, r3, r2
 800bb5e:	bd10      	pop	{r4, pc}
 800bb60:	4610      	mov	r0, r2
 800bb62:	e7fc      	b.n	800bb5e <strncmp+0x1e>

0800bb64 <strncpy>:
 800bb64:	b570      	push	{r4, r5, r6, lr}
 800bb66:	3901      	subs	r1, #1
 800bb68:	4604      	mov	r4, r0
 800bb6a:	b902      	cbnz	r2, 800bb6e <strncpy+0xa>
 800bb6c:	bd70      	pop	{r4, r5, r6, pc}
 800bb6e:	4623      	mov	r3, r4
 800bb70:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800bb74:	f803 5b01 	strb.w	r5, [r3], #1
 800bb78:	1e56      	subs	r6, r2, #1
 800bb7a:	b92d      	cbnz	r5, 800bb88 <strncpy+0x24>
 800bb7c:	4414      	add	r4, r2
 800bb7e:	42a3      	cmp	r3, r4
 800bb80:	d0f4      	beq.n	800bb6c <strncpy+0x8>
 800bb82:	f803 5b01 	strb.w	r5, [r3], #1
 800bb86:	e7fa      	b.n	800bb7e <strncpy+0x1a>
 800bb88:	461c      	mov	r4, r3
 800bb8a:	4632      	mov	r2, r6
 800bb8c:	e7ed      	b.n	800bb6a <strncpy+0x6>
	...

0800bb90 <strtok>:
 800bb90:	4b13      	ldr	r3, [pc, #76]	; (800bbe0 <strtok+0x50>)
 800bb92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb96:	681d      	ldr	r5, [r3, #0]
 800bb98:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800bb9a:	4606      	mov	r6, r0
 800bb9c:	460f      	mov	r7, r1
 800bb9e:	b9b4      	cbnz	r4, 800bbce <strtok+0x3e>
 800bba0:	2050      	movs	r0, #80	; 0x50
 800bba2:	f000 ff33 	bl	800ca0c <malloc>
 800bba6:	65a8      	str	r0, [r5, #88]	; 0x58
 800bba8:	e9c0 4400 	strd	r4, r4, [r0]
 800bbac:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800bbb0:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800bbb4:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800bbb8:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800bbbc:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800bbc0:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800bbc4:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800bbc8:	6184      	str	r4, [r0, #24]
 800bbca:	7704      	strb	r4, [r0, #28]
 800bbcc:	6244      	str	r4, [r0, #36]	; 0x24
 800bbce:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800bbd0:	4639      	mov	r1, r7
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbda:	f000 b803 	b.w	800bbe4 <__strtok_r>
 800bbde:	bf00      	nop
 800bbe0:	2000008c 	.word	0x2000008c

0800bbe4 <__strtok_r>:
 800bbe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbe6:	b918      	cbnz	r0, 800bbf0 <__strtok_r+0xc>
 800bbe8:	6810      	ldr	r0, [r2, #0]
 800bbea:	b908      	cbnz	r0, 800bbf0 <__strtok_r+0xc>
 800bbec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbee:	4620      	mov	r0, r4
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	460f      	mov	r7, r1
 800bbf4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800bbf8:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bbfc:	b91e      	cbnz	r6, 800bc06 <__strtok_r+0x22>
 800bbfe:	b96d      	cbnz	r5, 800bc1c <__strtok_r+0x38>
 800bc00:	6015      	str	r5, [r2, #0]
 800bc02:	4628      	mov	r0, r5
 800bc04:	e7f2      	b.n	800bbec <__strtok_r+0x8>
 800bc06:	42b5      	cmp	r5, r6
 800bc08:	d1f6      	bne.n	800bbf8 <__strtok_r+0x14>
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d1ef      	bne.n	800bbee <__strtok_r+0xa>
 800bc0e:	6014      	str	r4, [r2, #0]
 800bc10:	7003      	strb	r3, [r0, #0]
 800bc12:	e7eb      	b.n	800bbec <__strtok_r+0x8>
 800bc14:	462b      	mov	r3, r5
 800bc16:	e00d      	b.n	800bc34 <__strtok_r+0x50>
 800bc18:	b926      	cbnz	r6, 800bc24 <__strtok_r+0x40>
 800bc1a:	461c      	mov	r4, r3
 800bc1c:	4623      	mov	r3, r4
 800bc1e:	460f      	mov	r7, r1
 800bc20:	f813 5b01 	ldrb.w	r5, [r3], #1
 800bc24:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bc28:	42b5      	cmp	r5, r6
 800bc2a:	d1f5      	bne.n	800bc18 <__strtok_r+0x34>
 800bc2c:	2d00      	cmp	r5, #0
 800bc2e:	d0f1      	beq.n	800bc14 <__strtok_r+0x30>
 800bc30:	2100      	movs	r1, #0
 800bc32:	7021      	strb	r1, [r4, #0]
 800bc34:	6013      	str	r3, [r2, #0]
 800bc36:	e7d9      	b.n	800bbec <__strtok_r+0x8>

0800bc38 <_strtol_l.isra.0>:
 800bc38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc3c:	4680      	mov	r8, r0
 800bc3e:	4689      	mov	r9, r1
 800bc40:	4692      	mov	sl, r2
 800bc42:	461e      	mov	r6, r3
 800bc44:	460f      	mov	r7, r1
 800bc46:	463d      	mov	r5, r7
 800bc48:	9808      	ldr	r0, [sp, #32]
 800bc4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc4e:	f000 fecb 	bl	800c9e8 <__locale_ctype_ptr_l>
 800bc52:	4420      	add	r0, r4
 800bc54:	7843      	ldrb	r3, [r0, #1]
 800bc56:	f013 0308 	ands.w	r3, r3, #8
 800bc5a:	d132      	bne.n	800bcc2 <_strtol_l.isra.0+0x8a>
 800bc5c:	2c2d      	cmp	r4, #45	; 0x2d
 800bc5e:	d132      	bne.n	800bcc6 <_strtol_l.isra.0+0x8e>
 800bc60:	787c      	ldrb	r4, [r7, #1]
 800bc62:	1cbd      	adds	r5, r7, #2
 800bc64:	2201      	movs	r2, #1
 800bc66:	2e00      	cmp	r6, #0
 800bc68:	d05d      	beq.n	800bd26 <_strtol_l.isra.0+0xee>
 800bc6a:	2e10      	cmp	r6, #16
 800bc6c:	d109      	bne.n	800bc82 <_strtol_l.isra.0+0x4a>
 800bc6e:	2c30      	cmp	r4, #48	; 0x30
 800bc70:	d107      	bne.n	800bc82 <_strtol_l.isra.0+0x4a>
 800bc72:	782b      	ldrb	r3, [r5, #0]
 800bc74:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bc78:	2b58      	cmp	r3, #88	; 0x58
 800bc7a:	d14f      	bne.n	800bd1c <_strtol_l.isra.0+0xe4>
 800bc7c:	786c      	ldrb	r4, [r5, #1]
 800bc7e:	2610      	movs	r6, #16
 800bc80:	3502      	adds	r5, #2
 800bc82:	2a00      	cmp	r2, #0
 800bc84:	bf14      	ite	ne
 800bc86:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800bc8a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800bc8e:	2700      	movs	r7, #0
 800bc90:	fbb1 fcf6 	udiv	ip, r1, r6
 800bc94:	4638      	mov	r0, r7
 800bc96:	fb06 1e1c 	mls	lr, r6, ip, r1
 800bc9a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800bc9e:	2b09      	cmp	r3, #9
 800bca0:	d817      	bhi.n	800bcd2 <_strtol_l.isra.0+0x9a>
 800bca2:	461c      	mov	r4, r3
 800bca4:	42a6      	cmp	r6, r4
 800bca6:	dd23      	ble.n	800bcf0 <_strtol_l.isra.0+0xb8>
 800bca8:	1c7b      	adds	r3, r7, #1
 800bcaa:	d007      	beq.n	800bcbc <_strtol_l.isra.0+0x84>
 800bcac:	4584      	cmp	ip, r0
 800bcae:	d31c      	bcc.n	800bcea <_strtol_l.isra.0+0xb2>
 800bcb0:	d101      	bne.n	800bcb6 <_strtol_l.isra.0+0x7e>
 800bcb2:	45a6      	cmp	lr, r4
 800bcb4:	db19      	blt.n	800bcea <_strtol_l.isra.0+0xb2>
 800bcb6:	fb00 4006 	mla	r0, r0, r6, r4
 800bcba:	2701      	movs	r7, #1
 800bcbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bcc0:	e7eb      	b.n	800bc9a <_strtol_l.isra.0+0x62>
 800bcc2:	462f      	mov	r7, r5
 800bcc4:	e7bf      	b.n	800bc46 <_strtol_l.isra.0+0xe>
 800bcc6:	2c2b      	cmp	r4, #43	; 0x2b
 800bcc8:	bf04      	itt	eq
 800bcca:	1cbd      	addeq	r5, r7, #2
 800bccc:	787c      	ldrbeq	r4, [r7, #1]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	e7c9      	b.n	800bc66 <_strtol_l.isra.0+0x2e>
 800bcd2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800bcd6:	2b19      	cmp	r3, #25
 800bcd8:	d801      	bhi.n	800bcde <_strtol_l.isra.0+0xa6>
 800bcda:	3c37      	subs	r4, #55	; 0x37
 800bcdc:	e7e2      	b.n	800bca4 <_strtol_l.isra.0+0x6c>
 800bcde:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800bce2:	2b19      	cmp	r3, #25
 800bce4:	d804      	bhi.n	800bcf0 <_strtol_l.isra.0+0xb8>
 800bce6:	3c57      	subs	r4, #87	; 0x57
 800bce8:	e7dc      	b.n	800bca4 <_strtol_l.isra.0+0x6c>
 800bcea:	f04f 37ff 	mov.w	r7, #4294967295
 800bcee:	e7e5      	b.n	800bcbc <_strtol_l.isra.0+0x84>
 800bcf0:	1c7b      	adds	r3, r7, #1
 800bcf2:	d108      	bne.n	800bd06 <_strtol_l.isra.0+0xce>
 800bcf4:	2322      	movs	r3, #34	; 0x22
 800bcf6:	f8c8 3000 	str.w	r3, [r8]
 800bcfa:	4608      	mov	r0, r1
 800bcfc:	f1ba 0f00 	cmp.w	sl, #0
 800bd00:	d107      	bne.n	800bd12 <_strtol_l.isra.0+0xda>
 800bd02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd06:	b102      	cbz	r2, 800bd0a <_strtol_l.isra.0+0xd2>
 800bd08:	4240      	negs	r0, r0
 800bd0a:	f1ba 0f00 	cmp.w	sl, #0
 800bd0e:	d0f8      	beq.n	800bd02 <_strtol_l.isra.0+0xca>
 800bd10:	b10f      	cbz	r7, 800bd16 <_strtol_l.isra.0+0xde>
 800bd12:	f105 39ff 	add.w	r9, r5, #4294967295
 800bd16:	f8ca 9000 	str.w	r9, [sl]
 800bd1a:	e7f2      	b.n	800bd02 <_strtol_l.isra.0+0xca>
 800bd1c:	2430      	movs	r4, #48	; 0x30
 800bd1e:	2e00      	cmp	r6, #0
 800bd20:	d1af      	bne.n	800bc82 <_strtol_l.isra.0+0x4a>
 800bd22:	2608      	movs	r6, #8
 800bd24:	e7ad      	b.n	800bc82 <_strtol_l.isra.0+0x4a>
 800bd26:	2c30      	cmp	r4, #48	; 0x30
 800bd28:	d0a3      	beq.n	800bc72 <_strtol_l.isra.0+0x3a>
 800bd2a:	260a      	movs	r6, #10
 800bd2c:	e7a9      	b.n	800bc82 <_strtol_l.isra.0+0x4a>
	...

0800bd30 <strtol>:
 800bd30:	4b08      	ldr	r3, [pc, #32]	; (800bd54 <strtol+0x24>)
 800bd32:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd34:	681c      	ldr	r4, [r3, #0]
 800bd36:	4d08      	ldr	r5, [pc, #32]	; (800bd58 <strtol+0x28>)
 800bd38:	6a23      	ldr	r3, [r4, #32]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	bf08      	it	eq
 800bd3e:	462b      	moveq	r3, r5
 800bd40:	9300      	str	r3, [sp, #0]
 800bd42:	4613      	mov	r3, r2
 800bd44:	460a      	mov	r2, r1
 800bd46:	4601      	mov	r1, r0
 800bd48:	4620      	mov	r0, r4
 800bd4a:	f7ff ff75 	bl	800bc38 <_strtol_l.isra.0>
 800bd4e:	b003      	add	sp, #12
 800bd50:	bd30      	pop	{r4, r5, pc}
 800bd52:	bf00      	nop
 800bd54:	2000008c 	.word	0x2000008c
 800bd58:	200000f0 	.word	0x200000f0

0800bd5c <quorem>:
 800bd5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd60:	6903      	ldr	r3, [r0, #16]
 800bd62:	690c      	ldr	r4, [r1, #16]
 800bd64:	42a3      	cmp	r3, r4
 800bd66:	4680      	mov	r8, r0
 800bd68:	f2c0 8082 	blt.w	800be70 <quorem+0x114>
 800bd6c:	3c01      	subs	r4, #1
 800bd6e:	f101 0714 	add.w	r7, r1, #20
 800bd72:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800bd76:	f100 0614 	add.w	r6, r0, #20
 800bd7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800bd7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800bd82:	eb06 030c 	add.w	r3, r6, ip
 800bd86:	3501      	adds	r5, #1
 800bd88:	eb07 090c 	add.w	r9, r7, ip
 800bd8c:	9301      	str	r3, [sp, #4]
 800bd8e:	fbb0 f5f5 	udiv	r5, r0, r5
 800bd92:	b395      	cbz	r5, 800bdfa <quorem+0x9e>
 800bd94:	f04f 0a00 	mov.w	sl, #0
 800bd98:	4638      	mov	r0, r7
 800bd9a:	46b6      	mov	lr, r6
 800bd9c:	46d3      	mov	fp, sl
 800bd9e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bda2:	b293      	uxth	r3, r2
 800bda4:	fb05 a303 	mla	r3, r5, r3, sl
 800bda8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	ebab 0303 	sub.w	r3, fp, r3
 800bdb2:	0c12      	lsrs	r2, r2, #16
 800bdb4:	f8de b000 	ldr.w	fp, [lr]
 800bdb8:	fb05 a202 	mla	r2, r5, r2, sl
 800bdbc:	fa13 f38b 	uxtah	r3, r3, fp
 800bdc0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800bdc4:	fa1f fb82 	uxth.w	fp, r2
 800bdc8:	f8de 2000 	ldr.w	r2, [lr]
 800bdcc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800bdd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bdd4:	b29b      	uxth	r3, r3
 800bdd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bdda:	4581      	cmp	r9, r0
 800bddc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800bde0:	f84e 3b04 	str.w	r3, [lr], #4
 800bde4:	d2db      	bcs.n	800bd9e <quorem+0x42>
 800bde6:	f856 300c 	ldr.w	r3, [r6, ip]
 800bdea:	b933      	cbnz	r3, 800bdfa <quorem+0x9e>
 800bdec:	9b01      	ldr	r3, [sp, #4]
 800bdee:	3b04      	subs	r3, #4
 800bdf0:	429e      	cmp	r6, r3
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	d330      	bcc.n	800be58 <quorem+0xfc>
 800bdf6:	f8c8 4010 	str.w	r4, [r8, #16]
 800bdfa:	4640      	mov	r0, r8
 800bdfc:	f001 f836 	bl	800ce6c <__mcmp>
 800be00:	2800      	cmp	r0, #0
 800be02:	db25      	blt.n	800be50 <quorem+0xf4>
 800be04:	3501      	adds	r5, #1
 800be06:	4630      	mov	r0, r6
 800be08:	f04f 0c00 	mov.w	ip, #0
 800be0c:	f857 2b04 	ldr.w	r2, [r7], #4
 800be10:	f8d0 e000 	ldr.w	lr, [r0]
 800be14:	b293      	uxth	r3, r2
 800be16:	ebac 0303 	sub.w	r3, ip, r3
 800be1a:	0c12      	lsrs	r2, r2, #16
 800be1c:	fa13 f38e 	uxtah	r3, r3, lr
 800be20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800be24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800be28:	b29b      	uxth	r3, r3
 800be2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be2e:	45b9      	cmp	r9, r7
 800be30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800be34:	f840 3b04 	str.w	r3, [r0], #4
 800be38:	d2e8      	bcs.n	800be0c <quorem+0xb0>
 800be3a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800be3e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800be42:	b92a      	cbnz	r2, 800be50 <quorem+0xf4>
 800be44:	3b04      	subs	r3, #4
 800be46:	429e      	cmp	r6, r3
 800be48:	461a      	mov	r2, r3
 800be4a:	d30b      	bcc.n	800be64 <quorem+0x108>
 800be4c:	f8c8 4010 	str.w	r4, [r8, #16]
 800be50:	4628      	mov	r0, r5
 800be52:	b003      	add	sp, #12
 800be54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be58:	6812      	ldr	r2, [r2, #0]
 800be5a:	3b04      	subs	r3, #4
 800be5c:	2a00      	cmp	r2, #0
 800be5e:	d1ca      	bne.n	800bdf6 <quorem+0x9a>
 800be60:	3c01      	subs	r4, #1
 800be62:	e7c5      	b.n	800bdf0 <quorem+0x94>
 800be64:	6812      	ldr	r2, [r2, #0]
 800be66:	3b04      	subs	r3, #4
 800be68:	2a00      	cmp	r2, #0
 800be6a:	d1ef      	bne.n	800be4c <quorem+0xf0>
 800be6c:	3c01      	subs	r4, #1
 800be6e:	e7ea      	b.n	800be46 <quorem+0xea>
 800be70:	2000      	movs	r0, #0
 800be72:	e7ee      	b.n	800be52 <quorem+0xf6>
 800be74:	0000      	movs	r0, r0
	...

0800be78 <_dtoa_r>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	ec57 6b10 	vmov	r6, r7, d0
 800be80:	b097      	sub	sp, #92	; 0x5c
 800be82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800be84:	9106      	str	r1, [sp, #24]
 800be86:	4604      	mov	r4, r0
 800be88:	920b      	str	r2, [sp, #44]	; 0x2c
 800be8a:	9312      	str	r3, [sp, #72]	; 0x48
 800be8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800be90:	e9cd 6700 	strd	r6, r7, [sp]
 800be94:	b93d      	cbnz	r5, 800bea6 <_dtoa_r+0x2e>
 800be96:	2010      	movs	r0, #16
 800be98:	f000 fdb8 	bl	800ca0c <malloc>
 800be9c:	6260      	str	r0, [r4, #36]	; 0x24
 800be9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bea2:	6005      	str	r5, [r0, #0]
 800bea4:	60c5      	str	r5, [r0, #12]
 800bea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bea8:	6819      	ldr	r1, [r3, #0]
 800beaa:	b151      	cbz	r1, 800bec2 <_dtoa_r+0x4a>
 800beac:	685a      	ldr	r2, [r3, #4]
 800beae:	604a      	str	r2, [r1, #4]
 800beb0:	2301      	movs	r3, #1
 800beb2:	4093      	lsls	r3, r2
 800beb4:	608b      	str	r3, [r1, #8]
 800beb6:	4620      	mov	r0, r4
 800beb8:	f000 fdf6 	bl	800caa8 <_Bfree>
 800bebc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bebe:	2200      	movs	r2, #0
 800bec0:	601a      	str	r2, [r3, #0]
 800bec2:	1e3b      	subs	r3, r7, #0
 800bec4:	bfbb      	ittet	lt
 800bec6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800beca:	9301      	strlt	r3, [sp, #4]
 800becc:	2300      	movge	r3, #0
 800bece:	2201      	movlt	r2, #1
 800bed0:	bfac      	ite	ge
 800bed2:	f8c8 3000 	strge.w	r3, [r8]
 800bed6:	f8c8 2000 	strlt.w	r2, [r8]
 800beda:	4baf      	ldr	r3, [pc, #700]	; (800c198 <_dtoa_r+0x320>)
 800bedc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bee0:	ea33 0308 	bics.w	r3, r3, r8
 800bee4:	d114      	bne.n	800bf10 <_dtoa_r+0x98>
 800bee6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bee8:	f242 730f 	movw	r3, #9999	; 0x270f
 800beec:	6013      	str	r3, [r2, #0]
 800beee:	9b00      	ldr	r3, [sp, #0]
 800bef0:	b923      	cbnz	r3, 800befc <_dtoa_r+0x84>
 800bef2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800bef6:	2800      	cmp	r0, #0
 800bef8:	f000 8542 	beq.w	800c980 <_dtoa_r+0xb08>
 800befc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800befe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c1ac <_dtoa_r+0x334>
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	f000 8544 	beq.w	800c990 <_dtoa_r+0xb18>
 800bf08:	f10b 0303 	add.w	r3, fp, #3
 800bf0c:	f000 bd3e 	b.w	800c98c <_dtoa_r+0xb14>
 800bf10:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bf14:	2200      	movs	r2, #0
 800bf16:	2300      	movs	r3, #0
 800bf18:	4630      	mov	r0, r6
 800bf1a:	4639      	mov	r1, r7
 800bf1c:	f7f4 fddc 	bl	8000ad8 <__aeabi_dcmpeq>
 800bf20:	4681      	mov	r9, r0
 800bf22:	b168      	cbz	r0, 800bf40 <_dtoa_r+0xc8>
 800bf24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bf26:	2301      	movs	r3, #1
 800bf28:	6013      	str	r3, [r2, #0]
 800bf2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	f000 8524 	beq.w	800c97a <_dtoa_r+0xb02>
 800bf32:	4b9a      	ldr	r3, [pc, #616]	; (800c19c <_dtoa_r+0x324>)
 800bf34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bf36:	f103 3bff 	add.w	fp, r3, #4294967295
 800bf3a:	6013      	str	r3, [r2, #0]
 800bf3c:	f000 bd28 	b.w	800c990 <_dtoa_r+0xb18>
 800bf40:	aa14      	add	r2, sp, #80	; 0x50
 800bf42:	a915      	add	r1, sp, #84	; 0x54
 800bf44:	ec47 6b10 	vmov	d0, r6, r7
 800bf48:	4620      	mov	r0, r4
 800bf4a:	f001 f806 	bl	800cf5a <__d2b>
 800bf4e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bf52:	9004      	str	r0, [sp, #16]
 800bf54:	2d00      	cmp	r5, #0
 800bf56:	d07c      	beq.n	800c052 <_dtoa_r+0x1da>
 800bf58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bf5c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800bf60:	46b2      	mov	sl, r6
 800bf62:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800bf66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bf6a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800bf6e:	2200      	movs	r2, #0
 800bf70:	4b8b      	ldr	r3, [pc, #556]	; (800c1a0 <_dtoa_r+0x328>)
 800bf72:	4650      	mov	r0, sl
 800bf74:	4659      	mov	r1, fp
 800bf76:	f7f4 f98f 	bl	8000298 <__aeabi_dsub>
 800bf7a:	a381      	add	r3, pc, #516	; (adr r3, 800c180 <_dtoa_r+0x308>)
 800bf7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf80:	f7f4 fb42 	bl	8000608 <__aeabi_dmul>
 800bf84:	a380      	add	r3, pc, #512	; (adr r3, 800c188 <_dtoa_r+0x310>)
 800bf86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf8a:	f7f4 f987 	bl	800029c <__adddf3>
 800bf8e:	4606      	mov	r6, r0
 800bf90:	4628      	mov	r0, r5
 800bf92:	460f      	mov	r7, r1
 800bf94:	f7f4 face 	bl	8000534 <__aeabi_i2d>
 800bf98:	a37d      	add	r3, pc, #500	; (adr r3, 800c190 <_dtoa_r+0x318>)
 800bf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9e:	f7f4 fb33 	bl	8000608 <__aeabi_dmul>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	f7f4 f977 	bl	800029c <__adddf3>
 800bfae:	4606      	mov	r6, r0
 800bfb0:	460f      	mov	r7, r1
 800bfb2:	f7f4 fdd9 	bl	8000b68 <__aeabi_d2iz>
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	4682      	mov	sl, r0
 800bfba:	2300      	movs	r3, #0
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	4639      	mov	r1, r7
 800bfc0:	f7f4 fd94 	bl	8000aec <__aeabi_dcmplt>
 800bfc4:	b148      	cbz	r0, 800bfda <_dtoa_r+0x162>
 800bfc6:	4650      	mov	r0, sl
 800bfc8:	f7f4 fab4 	bl	8000534 <__aeabi_i2d>
 800bfcc:	4632      	mov	r2, r6
 800bfce:	463b      	mov	r3, r7
 800bfd0:	f7f4 fd82 	bl	8000ad8 <__aeabi_dcmpeq>
 800bfd4:	b908      	cbnz	r0, 800bfda <_dtoa_r+0x162>
 800bfd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bfda:	f1ba 0f16 	cmp.w	sl, #22
 800bfde:	d859      	bhi.n	800c094 <_dtoa_r+0x21c>
 800bfe0:	4970      	ldr	r1, [pc, #448]	; (800c1a4 <_dtoa_r+0x32c>)
 800bfe2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bfe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bfee:	f7f4 fd9b 	bl	8000b28 <__aeabi_dcmpgt>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d050      	beq.n	800c098 <_dtoa_r+0x220>
 800bff6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bffa:	2300      	movs	r3, #0
 800bffc:	930f      	str	r3, [sp, #60]	; 0x3c
 800bffe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c000:	1b5d      	subs	r5, r3, r5
 800c002:	f1b5 0801 	subs.w	r8, r5, #1
 800c006:	bf49      	itett	mi
 800c008:	f1c5 0301 	rsbmi	r3, r5, #1
 800c00c:	2300      	movpl	r3, #0
 800c00e:	9305      	strmi	r3, [sp, #20]
 800c010:	f04f 0800 	movmi.w	r8, #0
 800c014:	bf58      	it	pl
 800c016:	9305      	strpl	r3, [sp, #20]
 800c018:	f1ba 0f00 	cmp.w	sl, #0
 800c01c:	db3e      	blt.n	800c09c <_dtoa_r+0x224>
 800c01e:	2300      	movs	r3, #0
 800c020:	44d0      	add	r8, sl
 800c022:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c026:	9307      	str	r3, [sp, #28]
 800c028:	9b06      	ldr	r3, [sp, #24]
 800c02a:	2b09      	cmp	r3, #9
 800c02c:	f200 8090 	bhi.w	800c150 <_dtoa_r+0x2d8>
 800c030:	2b05      	cmp	r3, #5
 800c032:	bfc4      	itt	gt
 800c034:	3b04      	subgt	r3, #4
 800c036:	9306      	strgt	r3, [sp, #24]
 800c038:	9b06      	ldr	r3, [sp, #24]
 800c03a:	f1a3 0302 	sub.w	r3, r3, #2
 800c03e:	bfcc      	ite	gt
 800c040:	2500      	movgt	r5, #0
 800c042:	2501      	movle	r5, #1
 800c044:	2b03      	cmp	r3, #3
 800c046:	f200 808f 	bhi.w	800c168 <_dtoa_r+0x2f0>
 800c04a:	e8df f003 	tbb	[pc, r3]
 800c04e:	7f7d      	.short	0x7f7d
 800c050:	7131      	.short	0x7131
 800c052:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800c056:	441d      	add	r5, r3
 800c058:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800c05c:	2820      	cmp	r0, #32
 800c05e:	dd13      	ble.n	800c088 <_dtoa_r+0x210>
 800c060:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800c064:	9b00      	ldr	r3, [sp, #0]
 800c066:	fa08 f800 	lsl.w	r8, r8, r0
 800c06a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c06e:	fa23 f000 	lsr.w	r0, r3, r0
 800c072:	ea48 0000 	orr.w	r0, r8, r0
 800c076:	f7f4 fa4d 	bl	8000514 <__aeabi_ui2d>
 800c07a:	2301      	movs	r3, #1
 800c07c:	4682      	mov	sl, r0
 800c07e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800c082:	3d01      	subs	r5, #1
 800c084:	9313      	str	r3, [sp, #76]	; 0x4c
 800c086:	e772      	b.n	800bf6e <_dtoa_r+0xf6>
 800c088:	9b00      	ldr	r3, [sp, #0]
 800c08a:	f1c0 0020 	rsb	r0, r0, #32
 800c08e:	fa03 f000 	lsl.w	r0, r3, r0
 800c092:	e7f0      	b.n	800c076 <_dtoa_r+0x1fe>
 800c094:	2301      	movs	r3, #1
 800c096:	e7b1      	b.n	800bffc <_dtoa_r+0x184>
 800c098:	900f      	str	r0, [sp, #60]	; 0x3c
 800c09a:	e7b0      	b.n	800bffe <_dtoa_r+0x186>
 800c09c:	9b05      	ldr	r3, [sp, #20]
 800c09e:	eba3 030a 	sub.w	r3, r3, sl
 800c0a2:	9305      	str	r3, [sp, #20]
 800c0a4:	f1ca 0300 	rsb	r3, sl, #0
 800c0a8:	9307      	str	r3, [sp, #28]
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	930e      	str	r3, [sp, #56]	; 0x38
 800c0ae:	e7bb      	b.n	800c028 <_dtoa_r+0x1b0>
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	930a      	str	r3, [sp, #40]	; 0x28
 800c0b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	dd59      	ble.n	800c16e <_dtoa_r+0x2f6>
 800c0ba:	9302      	str	r3, [sp, #8]
 800c0bc:	4699      	mov	r9, r3
 800c0be:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	6072      	str	r2, [r6, #4]
 800c0c4:	2204      	movs	r2, #4
 800c0c6:	f102 0014 	add.w	r0, r2, #20
 800c0ca:	4298      	cmp	r0, r3
 800c0cc:	6871      	ldr	r1, [r6, #4]
 800c0ce:	d953      	bls.n	800c178 <_dtoa_r+0x300>
 800c0d0:	4620      	mov	r0, r4
 800c0d2:	f000 fcb5 	bl	800ca40 <_Balloc>
 800c0d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0d8:	6030      	str	r0, [r6, #0]
 800c0da:	f1b9 0f0e 	cmp.w	r9, #14
 800c0de:	f8d3 b000 	ldr.w	fp, [r3]
 800c0e2:	f200 80e6 	bhi.w	800c2b2 <_dtoa_r+0x43a>
 800c0e6:	2d00      	cmp	r5, #0
 800c0e8:	f000 80e3 	beq.w	800c2b2 <_dtoa_r+0x43a>
 800c0ec:	ed9d 7b00 	vldr	d7, [sp]
 800c0f0:	f1ba 0f00 	cmp.w	sl, #0
 800c0f4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c0f8:	dd74      	ble.n	800c1e4 <_dtoa_r+0x36c>
 800c0fa:	4a2a      	ldr	r2, [pc, #168]	; (800c1a4 <_dtoa_r+0x32c>)
 800c0fc:	f00a 030f 	and.w	r3, sl, #15
 800c100:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c104:	ed93 7b00 	vldr	d7, [r3]
 800c108:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c10c:	06f0      	lsls	r0, r6, #27
 800c10e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c112:	d565      	bpl.n	800c1e0 <_dtoa_r+0x368>
 800c114:	4b24      	ldr	r3, [pc, #144]	; (800c1a8 <_dtoa_r+0x330>)
 800c116:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c11a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c11e:	f7f4 fb9d 	bl	800085c <__aeabi_ddiv>
 800c122:	e9cd 0100 	strd	r0, r1, [sp]
 800c126:	f006 060f 	and.w	r6, r6, #15
 800c12a:	2503      	movs	r5, #3
 800c12c:	4f1e      	ldr	r7, [pc, #120]	; (800c1a8 <_dtoa_r+0x330>)
 800c12e:	e04c      	b.n	800c1ca <_dtoa_r+0x352>
 800c130:	2301      	movs	r3, #1
 800c132:	930a      	str	r3, [sp, #40]	; 0x28
 800c134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c136:	4453      	add	r3, sl
 800c138:	f103 0901 	add.w	r9, r3, #1
 800c13c:	9302      	str	r3, [sp, #8]
 800c13e:	464b      	mov	r3, r9
 800c140:	2b01      	cmp	r3, #1
 800c142:	bfb8      	it	lt
 800c144:	2301      	movlt	r3, #1
 800c146:	e7ba      	b.n	800c0be <_dtoa_r+0x246>
 800c148:	2300      	movs	r3, #0
 800c14a:	e7b2      	b.n	800c0b2 <_dtoa_r+0x23a>
 800c14c:	2300      	movs	r3, #0
 800c14e:	e7f0      	b.n	800c132 <_dtoa_r+0x2ba>
 800c150:	2501      	movs	r5, #1
 800c152:	2300      	movs	r3, #0
 800c154:	9306      	str	r3, [sp, #24]
 800c156:	950a      	str	r5, [sp, #40]	; 0x28
 800c158:	f04f 33ff 	mov.w	r3, #4294967295
 800c15c:	9302      	str	r3, [sp, #8]
 800c15e:	4699      	mov	r9, r3
 800c160:	2200      	movs	r2, #0
 800c162:	2312      	movs	r3, #18
 800c164:	920b      	str	r2, [sp, #44]	; 0x2c
 800c166:	e7aa      	b.n	800c0be <_dtoa_r+0x246>
 800c168:	2301      	movs	r3, #1
 800c16a:	930a      	str	r3, [sp, #40]	; 0x28
 800c16c:	e7f4      	b.n	800c158 <_dtoa_r+0x2e0>
 800c16e:	2301      	movs	r3, #1
 800c170:	9302      	str	r3, [sp, #8]
 800c172:	4699      	mov	r9, r3
 800c174:	461a      	mov	r2, r3
 800c176:	e7f5      	b.n	800c164 <_dtoa_r+0x2ec>
 800c178:	3101      	adds	r1, #1
 800c17a:	6071      	str	r1, [r6, #4]
 800c17c:	0052      	lsls	r2, r2, #1
 800c17e:	e7a2      	b.n	800c0c6 <_dtoa_r+0x24e>
 800c180:	636f4361 	.word	0x636f4361
 800c184:	3fd287a7 	.word	0x3fd287a7
 800c188:	8b60c8b3 	.word	0x8b60c8b3
 800c18c:	3fc68a28 	.word	0x3fc68a28
 800c190:	509f79fb 	.word	0x509f79fb
 800c194:	3fd34413 	.word	0x3fd34413
 800c198:	7ff00000 	.word	0x7ff00000
 800c19c:	0800ddc1 	.word	0x0800ddc1
 800c1a0:	3ff80000 	.word	0x3ff80000
 800c1a4:	0800de28 	.word	0x0800de28
 800c1a8:	0800de00 	.word	0x0800de00
 800c1ac:	0800dded 	.word	0x0800dded
 800c1b0:	07f1      	lsls	r1, r6, #31
 800c1b2:	d508      	bpl.n	800c1c6 <_dtoa_r+0x34e>
 800c1b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c1b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1bc:	f7f4 fa24 	bl	8000608 <__aeabi_dmul>
 800c1c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c1c4:	3501      	adds	r5, #1
 800c1c6:	1076      	asrs	r6, r6, #1
 800c1c8:	3708      	adds	r7, #8
 800c1ca:	2e00      	cmp	r6, #0
 800c1cc:	d1f0      	bne.n	800c1b0 <_dtoa_r+0x338>
 800c1ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c1d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1d6:	f7f4 fb41 	bl	800085c <__aeabi_ddiv>
 800c1da:	e9cd 0100 	strd	r0, r1, [sp]
 800c1de:	e01a      	b.n	800c216 <_dtoa_r+0x39e>
 800c1e0:	2502      	movs	r5, #2
 800c1e2:	e7a3      	b.n	800c12c <_dtoa_r+0x2b4>
 800c1e4:	f000 80a0 	beq.w	800c328 <_dtoa_r+0x4b0>
 800c1e8:	f1ca 0600 	rsb	r6, sl, #0
 800c1ec:	4b9f      	ldr	r3, [pc, #636]	; (800c46c <_dtoa_r+0x5f4>)
 800c1ee:	4fa0      	ldr	r7, [pc, #640]	; (800c470 <_dtoa_r+0x5f8>)
 800c1f0:	f006 020f 	and.w	r2, r6, #15
 800c1f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c200:	f7f4 fa02 	bl	8000608 <__aeabi_dmul>
 800c204:	e9cd 0100 	strd	r0, r1, [sp]
 800c208:	1136      	asrs	r6, r6, #4
 800c20a:	2300      	movs	r3, #0
 800c20c:	2502      	movs	r5, #2
 800c20e:	2e00      	cmp	r6, #0
 800c210:	d17f      	bne.n	800c312 <_dtoa_r+0x49a>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d1e1      	bne.n	800c1da <_dtoa_r+0x362>
 800c216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c218:	2b00      	cmp	r3, #0
 800c21a:	f000 8087 	beq.w	800c32c <_dtoa_r+0x4b4>
 800c21e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c222:	2200      	movs	r2, #0
 800c224:	4b93      	ldr	r3, [pc, #588]	; (800c474 <_dtoa_r+0x5fc>)
 800c226:	4630      	mov	r0, r6
 800c228:	4639      	mov	r1, r7
 800c22a:	f7f4 fc5f 	bl	8000aec <__aeabi_dcmplt>
 800c22e:	2800      	cmp	r0, #0
 800c230:	d07c      	beq.n	800c32c <_dtoa_r+0x4b4>
 800c232:	f1b9 0f00 	cmp.w	r9, #0
 800c236:	d079      	beq.n	800c32c <_dtoa_r+0x4b4>
 800c238:	9b02      	ldr	r3, [sp, #8]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	dd35      	ble.n	800c2aa <_dtoa_r+0x432>
 800c23e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c242:	9308      	str	r3, [sp, #32]
 800c244:	4639      	mov	r1, r7
 800c246:	2200      	movs	r2, #0
 800c248:	4b8b      	ldr	r3, [pc, #556]	; (800c478 <_dtoa_r+0x600>)
 800c24a:	4630      	mov	r0, r6
 800c24c:	f7f4 f9dc 	bl	8000608 <__aeabi_dmul>
 800c250:	e9cd 0100 	strd	r0, r1, [sp]
 800c254:	9f02      	ldr	r7, [sp, #8]
 800c256:	3501      	adds	r5, #1
 800c258:	4628      	mov	r0, r5
 800c25a:	f7f4 f96b 	bl	8000534 <__aeabi_i2d>
 800c25e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c262:	f7f4 f9d1 	bl	8000608 <__aeabi_dmul>
 800c266:	2200      	movs	r2, #0
 800c268:	4b84      	ldr	r3, [pc, #528]	; (800c47c <_dtoa_r+0x604>)
 800c26a:	f7f4 f817 	bl	800029c <__adddf3>
 800c26e:	4605      	mov	r5, r0
 800c270:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c274:	2f00      	cmp	r7, #0
 800c276:	d15d      	bne.n	800c334 <_dtoa_r+0x4bc>
 800c278:	2200      	movs	r2, #0
 800c27a:	4b81      	ldr	r3, [pc, #516]	; (800c480 <_dtoa_r+0x608>)
 800c27c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c280:	f7f4 f80a 	bl	8000298 <__aeabi_dsub>
 800c284:	462a      	mov	r2, r5
 800c286:	4633      	mov	r3, r6
 800c288:	e9cd 0100 	strd	r0, r1, [sp]
 800c28c:	f7f4 fc4c 	bl	8000b28 <__aeabi_dcmpgt>
 800c290:	2800      	cmp	r0, #0
 800c292:	f040 8288 	bne.w	800c7a6 <_dtoa_r+0x92e>
 800c296:	462a      	mov	r2, r5
 800c298:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c29c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2a0:	f7f4 fc24 	bl	8000aec <__aeabi_dcmplt>
 800c2a4:	2800      	cmp	r0, #0
 800c2a6:	f040 827c 	bne.w	800c7a2 <_dtoa_r+0x92a>
 800c2aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c2ae:	e9cd 2300 	strd	r2, r3, [sp]
 800c2b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	f2c0 8150 	blt.w	800c55a <_dtoa_r+0x6e2>
 800c2ba:	f1ba 0f0e 	cmp.w	sl, #14
 800c2be:	f300 814c 	bgt.w	800c55a <_dtoa_r+0x6e2>
 800c2c2:	4b6a      	ldr	r3, [pc, #424]	; (800c46c <_dtoa_r+0x5f4>)
 800c2c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c2c8:	ed93 7b00 	vldr	d7, [r3]
 800c2cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c2d4:	f280 80d8 	bge.w	800c488 <_dtoa_r+0x610>
 800c2d8:	f1b9 0f00 	cmp.w	r9, #0
 800c2dc:	f300 80d4 	bgt.w	800c488 <_dtoa_r+0x610>
 800c2e0:	f040 825e 	bne.w	800c7a0 <_dtoa_r+0x928>
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	4b66      	ldr	r3, [pc, #408]	; (800c480 <_dtoa_r+0x608>)
 800c2e8:	ec51 0b17 	vmov	r0, r1, d7
 800c2ec:	f7f4 f98c 	bl	8000608 <__aeabi_dmul>
 800c2f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2f4:	f7f4 fc0e 	bl	8000b14 <__aeabi_dcmpge>
 800c2f8:	464f      	mov	r7, r9
 800c2fa:	464e      	mov	r6, r9
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	f040 8234 	bne.w	800c76a <_dtoa_r+0x8f2>
 800c302:	2331      	movs	r3, #49	; 0x31
 800c304:	f10b 0501 	add.w	r5, fp, #1
 800c308:	f88b 3000 	strb.w	r3, [fp]
 800c30c:	f10a 0a01 	add.w	sl, sl, #1
 800c310:	e22f      	b.n	800c772 <_dtoa_r+0x8fa>
 800c312:	07f2      	lsls	r2, r6, #31
 800c314:	d505      	bpl.n	800c322 <_dtoa_r+0x4aa>
 800c316:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c31a:	f7f4 f975 	bl	8000608 <__aeabi_dmul>
 800c31e:	3501      	adds	r5, #1
 800c320:	2301      	movs	r3, #1
 800c322:	1076      	asrs	r6, r6, #1
 800c324:	3708      	adds	r7, #8
 800c326:	e772      	b.n	800c20e <_dtoa_r+0x396>
 800c328:	2502      	movs	r5, #2
 800c32a:	e774      	b.n	800c216 <_dtoa_r+0x39e>
 800c32c:	f8cd a020 	str.w	sl, [sp, #32]
 800c330:	464f      	mov	r7, r9
 800c332:	e791      	b.n	800c258 <_dtoa_r+0x3e0>
 800c334:	4b4d      	ldr	r3, [pc, #308]	; (800c46c <_dtoa_r+0x5f4>)
 800c336:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c33a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c33e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c340:	2b00      	cmp	r3, #0
 800c342:	d047      	beq.n	800c3d4 <_dtoa_r+0x55c>
 800c344:	4602      	mov	r2, r0
 800c346:	460b      	mov	r3, r1
 800c348:	2000      	movs	r0, #0
 800c34a:	494e      	ldr	r1, [pc, #312]	; (800c484 <_dtoa_r+0x60c>)
 800c34c:	f7f4 fa86 	bl	800085c <__aeabi_ddiv>
 800c350:	462a      	mov	r2, r5
 800c352:	4633      	mov	r3, r6
 800c354:	f7f3 ffa0 	bl	8000298 <__aeabi_dsub>
 800c358:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c35c:	465d      	mov	r5, fp
 800c35e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c362:	f7f4 fc01 	bl	8000b68 <__aeabi_d2iz>
 800c366:	4606      	mov	r6, r0
 800c368:	f7f4 f8e4 	bl	8000534 <__aeabi_i2d>
 800c36c:	4602      	mov	r2, r0
 800c36e:	460b      	mov	r3, r1
 800c370:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c374:	f7f3 ff90 	bl	8000298 <__aeabi_dsub>
 800c378:	3630      	adds	r6, #48	; 0x30
 800c37a:	f805 6b01 	strb.w	r6, [r5], #1
 800c37e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c382:	e9cd 0100 	strd	r0, r1, [sp]
 800c386:	f7f4 fbb1 	bl	8000aec <__aeabi_dcmplt>
 800c38a:	2800      	cmp	r0, #0
 800c38c:	d163      	bne.n	800c456 <_dtoa_r+0x5de>
 800c38e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c392:	2000      	movs	r0, #0
 800c394:	4937      	ldr	r1, [pc, #220]	; (800c474 <_dtoa_r+0x5fc>)
 800c396:	f7f3 ff7f 	bl	8000298 <__aeabi_dsub>
 800c39a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c39e:	f7f4 fba5 	bl	8000aec <__aeabi_dcmplt>
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	f040 80b7 	bne.w	800c516 <_dtoa_r+0x69e>
 800c3a8:	eba5 030b 	sub.w	r3, r5, fp
 800c3ac:	429f      	cmp	r7, r3
 800c3ae:	f77f af7c 	ble.w	800c2aa <_dtoa_r+0x432>
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	4b30      	ldr	r3, [pc, #192]	; (800c478 <_dtoa_r+0x600>)
 800c3b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c3ba:	f7f4 f925 	bl	8000608 <__aeabi_dmul>
 800c3be:	2200      	movs	r2, #0
 800c3c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c3c4:	4b2c      	ldr	r3, [pc, #176]	; (800c478 <_dtoa_r+0x600>)
 800c3c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c3ca:	f7f4 f91d 	bl	8000608 <__aeabi_dmul>
 800c3ce:	e9cd 0100 	strd	r0, r1, [sp]
 800c3d2:	e7c4      	b.n	800c35e <_dtoa_r+0x4e6>
 800c3d4:	462a      	mov	r2, r5
 800c3d6:	4633      	mov	r3, r6
 800c3d8:	f7f4 f916 	bl	8000608 <__aeabi_dmul>
 800c3dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c3e0:	eb0b 0507 	add.w	r5, fp, r7
 800c3e4:	465e      	mov	r6, fp
 800c3e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c3ea:	f7f4 fbbd 	bl	8000b68 <__aeabi_d2iz>
 800c3ee:	4607      	mov	r7, r0
 800c3f0:	f7f4 f8a0 	bl	8000534 <__aeabi_i2d>
 800c3f4:	3730      	adds	r7, #48	; 0x30
 800c3f6:	4602      	mov	r2, r0
 800c3f8:	460b      	mov	r3, r1
 800c3fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c3fe:	f7f3 ff4b 	bl	8000298 <__aeabi_dsub>
 800c402:	f806 7b01 	strb.w	r7, [r6], #1
 800c406:	42ae      	cmp	r6, r5
 800c408:	e9cd 0100 	strd	r0, r1, [sp]
 800c40c:	f04f 0200 	mov.w	r2, #0
 800c410:	d126      	bne.n	800c460 <_dtoa_r+0x5e8>
 800c412:	4b1c      	ldr	r3, [pc, #112]	; (800c484 <_dtoa_r+0x60c>)
 800c414:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c418:	f7f3 ff40 	bl	800029c <__adddf3>
 800c41c:	4602      	mov	r2, r0
 800c41e:	460b      	mov	r3, r1
 800c420:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c424:	f7f4 fb80 	bl	8000b28 <__aeabi_dcmpgt>
 800c428:	2800      	cmp	r0, #0
 800c42a:	d174      	bne.n	800c516 <_dtoa_r+0x69e>
 800c42c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c430:	2000      	movs	r0, #0
 800c432:	4914      	ldr	r1, [pc, #80]	; (800c484 <_dtoa_r+0x60c>)
 800c434:	f7f3 ff30 	bl	8000298 <__aeabi_dsub>
 800c438:	4602      	mov	r2, r0
 800c43a:	460b      	mov	r3, r1
 800c43c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c440:	f7f4 fb54 	bl	8000aec <__aeabi_dcmplt>
 800c444:	2800      	cmp	r0, #0
 800c446:	f43f af30 	beq.w	800c2aa <_dtoa_r+0x432>
 800c44a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c44e:	2b30      	cmp	r3, #48	; 0x30
 800c450:	f105 32ff 	add.w	r2, r5, #4294967295
 800c454:	d002      	beq.n	800c45c <_dtoa_r+0x5e4>
 800c456:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c45a:	e04a      	b.n	800c4f2 <_dtoa_r+0x67a>
 800c45c:	4615      	mov	r5, r2
 800c45e:	e7f4      	b.n	800c44a <_dtoa_r+0x5d2>
 800c460:	4b05      	ldr	r3, [pc, #20]	; (800c478 <_dtoa_r+0x600>)
 800c462:	f7f4 f8d1 	bl	8000608 <__aeabi_dmul>
 800c466:	e9cd 0100 	strd	r0, r1, [sp]
 800c46a:	e7bc      	b.n	800c3e6 <_dtoa_r+0x56e>
 800c46c:	0800de28 	.word	0x0800de28
 800c470:	0800de00 	.word	0x0800de00
 800c474:	3ff00000 	.word	0x3ff00000
 800c478:	40240000 	.word	0x40240000
 800c47c:	401c0000 	.word	0x401c0000
 800c480:	40140000 	.word	0x40140000
 800c484:	3fe00000 	.word	0x3fe00000
 800c488:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c48c:	465d      	mov	r5, fp
 800c48e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c492:	4630      	mov	r0, r6
 800c494:	4639      	mov	r1, r7
 800c496:	f7f4 f9e1 	bl	800085c <__aeabi_ddiv>
 800c49a:	f7f4 fb65 	bl	8000b68 <__aeabi_d2iz>
 800c49e:	4680      	mov	r8, r0
 800c4a0:	f7f4 f848 	bl	8000534 <__aeabi_i2d>
 800c4a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c4a8:	f7f4 f8ae 	bl	8000608 <__aeabi_dmul>
 800c4ac:	4602      	mov	r2, r0
 800c4ae:	460b      	mov	r3, r1
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	4639      	mov	r1, r7
 800c4b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c4b8:	f7f3 feee 	bl	8000298 <__aeabi_dsub>
 800c4bc:	f805 6b01 	strb.w	r6, [r5], #1
 800c4c0:	eba5 060b 	sub.w	r6, r5, fp
 800c4c4:	45b1      	cmp	r9, r6
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	d139      	bne.n	800c540 <_dtoa_r+0x6c8>
 800c4cc:	f7f3 fee6 	bl	800029c <__adddf3>
 800c4d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c4d4:	4606      	mov	r6, r0
 800c4d6:	460f      	mov	r7, r1
 800c4d8:	f7f4 fb26 	bl	8000b28 <__aeabi_dcmpgt>
 800c4dc:	b9c8      	cbnz	r0, 800c512 <_dtoa_r+0x69a>
 800c4de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c4e2:	4630      	mov	r0, r6
 800c4e4:	4639      	mov	r1, r7
 800c4e6:	f7f4 faf7 	bl	8000ad8 <__aeabi_dcmpeq>
 800c4ea:	b110      	cbz	r0, 800c4f2 <_dtoa_r+0x67a>
 800c4ec:	f018 0f01 	tst.w	r8, #1
 800c4f0:	d10f      	bne.n	800c512 <_dtoa_r+0x69a>
 800c4f2:	9904      	ldr	r1, [sp, #16]
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	f000 fad7 	bl	800caa8 <_Bfree>
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c4fe:	702b      	strb	r3, [r5, #0]
 800c500:	f10a 0301 	add.w	r3, sl, #1
 800c504:	6013      	str	r3, [r2, #0]
 800c506:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c508:	2b00      	cmp	r3, #0
 800c50a:	f000 8241 	beq.w	800c990 <_dtoa_r+0xb18>
 800c50e:	601d      	str	r5, [r3, #0]
 800c510:	e23e      	b.n	800c990 <_dtoa_r+0xb18>
 800c512:	f8cd a020 	str.w	sl, [sp, #32]
 800c516:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c51a:	2a39      	cmp	r2, #57	; 0x39
 800c51c:	f105 33ff 	add.w	r3, r5, #4294967295
 800c520:	d108      	bne.n	800c534 <_dtoa_r+0x6bc>
 800c522:	459b      	cmp	fp, r3
 800c524:	d10a      	bne.n	800c53c <_dtoa_r+0x6c4>
 800c526:	9b08      	ldr	r3, [sp, #32]
 800c528:	3301      	adds	r3, #1
 800c52a:	9308      	str	r3, [sp, #32]
 800c52c:	2330      	movs	r3, #48	; 0x30
 800c52e:	f88b 3000 	strb.w	r3, [fp]
 800c532:	465b      	mov	r3, fp
 800c534:	781a      	ldrb	r2, [r3, #0]
 800c536:	3201      	adds	r2, #1
 800c538:	701a      	strb	r2, [r3, #0]
 800c53a:	e78c      	b.n	800c456 <_dtoa_r+0x5de>
 800c53c:	461d      	mov	r5, r3
 800c53e:	e7ea      	b.n	800c516 <_dtoa_r+0x69e>
 800c540:	2200      	movs	r2, #0
 800c542:	4b9b      	ldr	r3, [pc, #620]	; (800c7b0 <_dtoa_r+0x938>)
 800c544:	f7f4 f860 	bl	8000608 <__aeabi_dmul>
 800c548:	2200      	movs	r2, #0
 800c54a:	2300      	movs	r3, #0
 800c54c:	4606      	mov	r6, r0
 800c54e:	460f      	mov	r7, r1
 800c550:	f7f4 fac2 	bl	8000ad8 <__aeabi_dcmpeq>
 800c554:	2800      	cmp	r0, #0
 800c556:	d09a      	beq.n	800c48e <_dtoa_r+0x616>
 800c558:	e7cb      	b.n	800c4f2 <_dtoa_r+0x67a>
 800c55a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c55c:	2a00      	cmp	r2, #0
 800c55e:	f000 808b 	beq.w	800c678 <_dtoa_r+0x800>
 800c562:	9a06      	ldr	r2, [sp, #24]
 800c564:	2a01      	cmp	r2, #1
 800c566:	dc6e      	bgt.n	800c646 <_dtoa_r+0x7ce>
 800c568:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c56a:	2a00      	cmp	r2, #0
 800c56c:	d067      	beq.n	800c63e <_dtoa_r+0x7c6>
 800c56e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c572:	9f07      	ldr	r7, [sp, #28]
 800c574:	9d05      	ldr	r5, [sp, #20]
 800c576:	9a05      	ldr	r2, [sp, #20]
 800c578:	2101      	movs	r1, #1
 800c57a:	441a      	add	r2, r3
 800c57c:	4620      	mov	r0, r4
 800c57e:	9205      	str	r2, [sp, #20]
 800c580:	4498      	add	r8, r3
 800c582:	f000 fb31 	bl	800cbe8 <__i2b>
 800c586:	4606      	mov	r6, r0
 800c588:	2d00      	cmp	r5, #0
 800c58a:	dd0c      	ble.n	800c5a6 <_dtoa_r+0x72e>
 800c58c:	f1b8 0f00 	cmp.w	r8, #0
 800c590:	dd09      	ble.n	800c5a6 <_dtoa_r+0x72e>
 800c592:	4545      	cmp	r5, r8
 800c594:	9a05      	ldr	r2, [sp, #20]
 800c596:	462b      	mov	r3, r5
 800c598:	bfa8      	it	ge
 800c59a:	4643      	movge	r3, r8
 800c59c:	1ad2      	subs	r2, r2, r3
 800c59e:	9205      	str	r2, [sp, #20]
 800c5a0:	1aed      	subs	r5, r5, r3
 800c5a2:	eba8 0803 	sub.w	r8, r8, r3
 800c5a6:	9b07      	ldr	r3, [sp, #28]
 800c5a8:	b1eb      	cbz	r3, 800c5e6 <_dtoa_r+0x76e>
 800c5aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d067      	beq.n	800c680 <_dtoa_r+0x808>
 800c5b0:	b18f      	cbz	r7, 800c5d6 <_dtoa_r+0x75e>
 800c5b2:	4631      	mov	r1, r6
 800c5b4:	463a      	mov	r2, r7
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f000 fbb6 	bl	800cd28 <__pow5mult>
 800c5bc:	9a04      	ldr	r2, [sp, #16]
 800c5be:	4601      	mov	r1, r0
 800c5c0:	4606      	mov	r6, r0
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	f000 fb19 	bl	800cbfa <__multiply>
 800c5c8:	9904      	ldr	r1, [sp, #16]
 800c5ca:	9008      	str	r0, [sp, #32]
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	f000 fa6b 	bl	800caa8 <_Bfree>
 800c5d2:	9b08      	ldr	r3, [sp, #32]
 800c5d4:	9304      	str	r3, [sp, #16]
 800c5d6:	9b07      	ldr	r3, [sp, #28]
 800c5d8:	1bda      	subs	r2, r3, r7
 800c5da:	d004      	beq.n	800c5e6 <_dtoa_r+0x76e>
 800c5dc:	9904      	ldr	r1, [sp, #16]
 800c5de:	4620      	mov	r0, r4
 800c5e0:	f000 fba2 	bl	800cd28 <__pow5mult>
 800c5e4:	9004      	str	r0, [sp, #16]
 800c5e6:	2101      	movs	r1, #1
 800c5e8:	4620      	mov	r0, r4
 800c5ea:	f000 fafd 	bl	800cbe8 <__i2b>
 800c5ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5f0:	4607      	mov	r7, r0
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	f000 81d0 	beq.w	800c998 <_dtoa_r+0xb20>
 800c5f8:	461a      	mov	r2, r3
 800c5fa:	4601      	mov	r1, r0
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f000 fb93 	bl	800cd28 <__pow5mult>
 800c602:	9b06      	ldr	r3, [sp, #24]
 800c604:	2b01      	cmp	r3, #1
 800c606:	4607      	mov	r7, r0
 800c608:	dc40      	bgt.n	800c68c <_dtoa_r+0x814>
 800c60a:	9b00      	ldr	r3, [sp, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d139      	bne.n	800c684 <_dtoa_r+0x80c>
 800c610:	9b01      	ldr	r3, [sp, #4]
 800c612:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c616:	2b00      	cmp	r3, #0
 800c618:	d136      	bne.n	800c688 <_dtoa_r+0x810>
 800c61a:	9b01      	ldr	r3, [sp, #4]
 800c61c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c620:	0d1b      	lsrs	r3, r3, #20
 800c622:	051b      	lsls	r3, r3, #20
 800c624:	b12b      	cbz	r3, 800c632 <_dtoa_r+0x7ba>
 800c626:	9b05      	ldr	r3, [sp, #20]
 800c628:	3301      	adds	r3, #1
 800c62a:	9305      	str	r3, [sp, #20]
 800c62c:	f108 0801 	add.w	r8, r8, #1
 800c630:	2301      	movs	r3, #1
 800c632:	9307      	str	r3, [sp, #28]
 800c634:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c636:	2b00      	cmp	r3, #0
 800c638:	d12a      	bne.n	800c690 <_dtoa_r+0x818>
 800c63a:	2001      	movs	r0, #1
 800c63c:	e030      	b.n	800c6a0 <_dtoa_r+0x828>
 800c63e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c640:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c644:	e795      	b.n	800c572 <_dtoa_r+0x6fa>
 800c646:	9b07      	ldr	r3, [sp, #28]
 800c648:	f109 37ff 	add.w	r7, r9, #4294967295
 800c64c:	42bb      	cmp	r3, r7
 800c64e:	bfbf      	itttt	lt
 800c650:	9b07      	ldrlt	r3, [sp, #28]
 800c652:	9707      	strlt	r7, [sp, #28]
 800c654:	1afa      	sublt	r2, r7, r3
 800c656:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c658:	bfbb      	ittet	lt
 800c65a:	189b      	addlt	r3, r3, r2
 800c65c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c65e:	1bdf      	subge	r7, r3, r7
 800c660:	2700      	movlt	r7, #0
 800c662:	f1b9 0f00 	cmp.w	r9, #0
 800c666:	bfb5      	itete	lt
 800c668:	9b05      	ldrlt	r3, [sp, #20]
 800c66a:	9d05      	ldrge	r5, [sp, #20]
 800c66c:	eba3 0509 	sublt.w	r5, r3, r9
 800c670:	464b      	movge	r3, r9
 800c672:	bfb8      	it	lt
 800c674:	2300      	movlt	r3, #0
 800c676:	e77e      	b.n	800c576 <_dtoa_r+0x6fe>
 800c678:	9f07      	ldr	r7, [sp, #28]
 800c67a:	9d05      	ldr	r5, [sp, #20]
 800c67c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c67e:	e783      	b.n	800c588 <_dtoa_r+0x710>
 800c680:	9a07      	ldr	r2, [sp, #28]
 800c682:	e7ab      	b.n	800c5dc <_dtoa_r+0x764>
 800c684:	2300      	movs	r3, #0
 800c686:	e7d4      	b.n	800c632 <_dtoa_r+0x7ba>
 800c688:	9b00      	ldr	r3, [sp, #0]
 800c68a:	e7d2      	b.n	800c632 <_dtoa_r+0x7ba>
 800c68c:	2300      	movs	r3, #0
 800c68e:	9307      	str	r3, [sp, #28]
 800c690:	693b      	ldr	r3, [r7, #16]
 800c692:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c696:	6918      	ldr	r0, [r3, #16]
 800c698:	f000 fa58 	bl	800cb4c <__hi0bits>
 800c69c:	f1c0 0020 	rsb	r0, r0, #32
 800c6a0:	4440      	add	r0, r8
 800c6a2:	f010 001f 	ands.w	r0, r0, #31
 800c6a6:	d047      	beq.n	800c738 <_dtoa_r+0x8c0>
 800c6a8:	f1c0 0320 	rsb	r3, r0, #32
 800c6ac:	2b04      	cmp	r3, #4
 800c6ae:	dd3b      	ble.n	800c728 <_dtoa_r+0x8b0>
 800c6b0:	9b05      	ldr	r3, [sp, #20]
 800c6b2:	f1c0 001c 	rsb	r0, r0, #28
 800c6b6:	4403      	add	r3, r0
 800c6b8:	9305      	str	r3, [sp, #20]
 800c6ba:	4405      	add	r5, r0
 800c6bc:	4480      	add	r8, r0
 800c6be:	9b05      	ldr	r3, [sp, #20]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	dd05      	ble.n	800c6d0 <_dtoa_r+0x858>
 800c6c4:	461a      	mov	r2, r3
 800c6c6:	9904      	ldr	r1, [sp, #16]
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	f000 fb7b 	bl	800cdc4 <__lshift>
 800c6ce:	9004      	str	r0, [sp, #16]
 800c6d0:	f1b8 0f00 	cmp.w	r8, #0
 800c6d4:	dd05      	ble.n	800c6e2 <_dtoa_r+0x86a>
 800c6d6:	4639      	mov	r1, r7
 800c6d8:	4642      	mov	r2, r8
 800c6da:	4620      	mov	r0, r4
 800c6dc:	f000 fb72 	bl	800cdc4 <__lshift>
 800c6e0:	4607      	mov	r7, r0
 800c6e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c6e4:	b353      	cbz	r3, 800c73c <_dtoa_r+0x8c4>
 800c6e6:	4639      	mov	r1, r7
 800c6e8:	9804      	ldr	r0, [sp, #16]
 800c6ea:	f000 fbbf 	bl	800ce6c <__mcmp>
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	da24      	bge.n	800c73c <_dtoa_r+0x8c4>
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	220a      	movs	r2, #10
 800c6f6:	9904      	ldr	r1, [sp, #16]
 800c6f8:	4620      	mov	r0, r4
 800c6fa:	f000 f9ec 	bl	800cad6 <__multadd>
 800c6fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c700:	9004      	str	r0, [sp, #16]
 800c702:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c706:	2b00      	cmp	r3, #0
 800c708:	f000 814d 	beq.w	800c9a6 <_dtoa_r+0xb2e>
 800c70c:	2300      	movs	r3, #0
 800c70e:	4631      	mov	r1, r6
 800c710:	220a      	movs	r2, #10
 800c712:	4620      	mov	r0, r4
 800c714:	f000 f9df 	bl	800cad6 <__multadd>
 800c718:	9b02      	ldr	r3, [sp, #8]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	4606      	mov	r6, r0
 800c71e:	dc4f      	bgt.n	800c7c0 <_dtoa_r+0x948>
 800c720:	9b06      	ldr	r3, [sp, #24]
 800c722:	2b02      	cmp	r3, #2
 800c724:	dd4c      	ble.n	800c7c0 <_dtoa_r+0x948>
 800c726:	e011      	b.n	800c74c <_dtoa_r+0x8d4>
 800c728:	d0c9      	beq.n	800c6be <_dtoa_r+0x846>
 800c72a:	9a05      	ldr	r2, [sp, #20]
 800c72c:	331c      	adds	r3, #28
 800c72e:	441a      	add	r2, r3
 800c730:	9205      	str	r2, [sp, #20]
 800c732:	441d      	add	r5, r3
 800c734:	4498      	add	r8, r3
 800c736:	e7c2      	b.n	800c6be <_dtoa_r+0x846>
 800c738:	4603      	mov	r3, r0
 800c73a:	e7f6      	b.n	800c72a <_dtoa_r+0x8b2>
 800c73c:	f1b9 0f00 	cmp.w	r9, #0
 800c740:	dc38      	bgt.n	800c7b4 <_dtoa_r+0x93c>
 800c742:	9b06      	ldr	r3, [sp, #24]
 800c744:	2b02      	cmp	r3, #2
 800c746:	dd35      	ble.n	800c7b4 <_dtoa_r+0x93c>
 800c748:	f8cd 9008 	str.w	r9, [sp, #8]
 800c74c:	9b02      	ldr	r3, [sp, #8]
 800c74e:	b963      	cbnz	r3, 800c76a <_dtoa_r+0x8f2>
 800c750:	4639      	mov	r1, r7
 800c752:	2205      	movs	r2, #5
 800c754:	4620      	mov	r0, r4
 800c756:	f000 f9be 	bl	800cad6 <__multadd>
 800c75a:	4601      	mov	r1, r0
 800c75c:	4607      	mov	r7, r0
 800c75e:	9804      	ldr	r0, [sp, #16]
 800c760:	f000 fb84 	bl	800ce6c <__mcmp>
 800c764:	2800      	cmp	r0, #0
 800c766:	f73f adcc 	bgt.w	800c302 <_dtoa_r+0x48a>
 800c76a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c76c:	465d      	mov	r5, fp
 800c76e:	ea6f 0a03 	mvn.w	sl, r3
 800c772:	f04f 0900 	mov.w	r9, #0
 800c776:	4639      	mov	r1, r7
 800c778:	4620      	mov	r0, r4
 800c77a:	f000 f995 	bl	800caa8 <_Bfree>
 800c77e:	2e00      	cmp	r6, #0
 800c780:	f43f aeb7 	beq.w	800c4f2 <_dtoa_r+0x67a>
 800c784:	f1b9 0f00 	cmp.w	r9, #0
 800c788:	d005      	beq.n	800c796 <_dtoa_r+0x91e>
 800c78a:	45b1      	cmp	r9, r6
 800c78c:	d003      	beq.n	800c796 <_dtoa_r+0x91e>
 800c78e:	4649      	mov	r1, r9
 800c790:	4620      	mov	r0, r4
 800c792:	f000 f989 	bl	800caa8 <_Bfree>
 800c796:	4631      	mov	r1, r6
 800c798:	4620      	mov	r0, r4
 800c79a:	f000 f985 	bl	800caa8 <_Bfree>
 800c79e:	e6a8      	b.n	800c4f2 <_dtoa_r+0x67a>
 800c7a0:	2700      	movs	r7, #0
 800c7a2:	463e      	mov	r6, r7
 800c7a4:	e7e1      	b.n	800c76a <_dtoa_r+0x8f2>
 800c7a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c7aa:	463e      	mov	r6, r7
 800c7ac:	e5a9      	b.n	800c302 <_dtoa_r+0x48a>
 800c7ae:	bf00      	nop
 800c7b0:	40240000 	.word	0x40240000
 800c7b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	f000 80fa 	beq.w	800c9b4 <_dtoa_r+0xb3c>
 800c7c0:	2d00      	cmp	r5, #0
 800c7c2:	dd05      	ble.n	800c7d0 <_dtoa_r+0x958>
 800c7c4:	4631      	mov	r1, r6
 800c7c6:	462a      	mov	r2, r5
 800c7c8:	4620      	mov	r0, r4
 800c7ca:	f000 fafb 	bl	800cdc4 <__lshift>
 800c7ce:	4606      	mov	r6, r0
 800c7d0:	9b07      	ldr	r3, [sp, #28]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d04c      	beq.n	800c870 <_dtoa_r+0x9f8>
 800c7d6:	6871      	ldr	r1, [r6, #4]
 800c7d8:	4620      	mov	r0, r4
 800c7da:	f000 f931 	bl	800ca40 <_Balloc>
 800c7de:	6932      	ldr	r2, [r6, #16]
 800c7e0:	3202      	adds	r2, #2
 800c7e2:	4605      	mov	r5, r0
 800c7e4:	0092      	lsls	r2, r2, #2
 800c7e6:	f106 010c 	add.w	r1, r6, #12
 800c7ea:	300c      	adds	r0, #12
 800c7ec:	f7fe fd18 	bl	800b220 <memcpy>
 800c7f0:	2201      	movs	r2, #1
 800c7f2:	4629      	mov	r1, r5
 800c7f4:	4620      	mov	r0, r4
 800c7f6:	f000 fae5 	bl	800cdc4 <__lshift>
 800c7fa:	9b00      	ldr	r3, [sp, #0]
 800c7fc:	f8cd b014 	str.w	fp, [sp, #20]
 800c800:	f003 0301 	and.w	r3, r3, #1
 800c804:	46b1      	mov	r9, r6
 800c806:	9307      	str	r3, [sp, #28]
 800c808:	4606      	mov	r6, r0
 800c80a:	4639      	mov	r1, r7
 800c80c:	9804      	ldr	r0, [sp, #16]
 800c80e:	f7ff faa5 	bl	800bd5c <quorem>
 800c812:	4649      	mov	r1, r9
 800c814:	4605      	mov	r5, r0
 800c816:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c81a:	9804      	ldr	r0, [sp, #16]
 800c81c:	f000 fb26 	bl	800ce6c <__mcmp>
 800c820:	4632      	mov	r2, r6
 800c822:	9000      	str	r0, [sp, #0]
 800c824:	4639      	mov	r1, r7
 800c826:	4620      	mov	r0, r4
 800c828:	f000 fb3a 	bl	800cea0 <__mdiff>
 800c82c:	68c3      	ldr	r3, [r0, #12]
 800c82e:	4602      	mov	r2, r0
 800c830:	bb03      	cbnz	r3, 800c874 <_dtoa_r+0x9fc>
 800c832:	4601      	mov	r1, r0
 800c834:	9008      	str	r0, [sp, #32]
 800c836:	9804      	ldr	r0, [sp, #16]
 800c838:	f000 fb18 	bl	800ce6c <__mcmp>
 800c83c:	9a08      	ldr	r2, [sp, #32]
 800c83e:	4603      	mov	r3, r0
 800c840:	4611      	mov	r1, r2
 800c842:	4620      	mov	r0, r4
 800c844:	9308      	str	r3, [sp, #32]
 800c846:	f000 f92f 	bl	800caa8 <_Bfree>
 800c84a:	9b08      	ldr	r3, [sp, #32]
 800c84c:	b9a3      	cbnz	r3, 800c878 <_dtoa_r+0xa00>
 800c84e:	9a06      	ldr	r2, [sp, #24]
 800c850:	b992      	cbnz	r2, 800c878 <_dtoa_r+0xa00>
 800c852:	9a07      	ldr	r2, [sp, #28]
 800c854:	b982      	cbnz	r2, 800c878 <_dtoa_r+0xa00>
 800c856:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c85a:	d029      	beq.n	800c8b0 <_dtoa_r+0xa38>
 800c85c:	9b00      	ldr	r3, [sp, #0]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	dd01      	ble.n	800c866 <_dtoa_r+0x9ee>
 800c862:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c866:	9b05      	ldr	r3, [sp, #20]
 800c868:	1c5d      	adds	r5, r3, #1
 800c86a:	f883 8000 	strb.w	r8, [r3]
 800c86e:	e782      	b.n	800c776 <_dtoa_r+0x8fe>
 800c870:	4630      	mov	r0, r6
 800c872:	e7c2      	b.n	800c7fa <_dtoa_r+0x982>
 800c874:	2301      	movs	r3, #1
 800c876:	e7e3      	b.n	800c840 <_dtoa_r+0x9c8>
 800c878:	9a00      	ldr	r2, [sp, #0]
 800c87a:	2a00      	cmp	r2, #0
 800c87c:	db04      	blt.n	800c888 <_dtoa_r+0xa10>
 800c87e:	d125      	bne.n	800c8cc <_dtoa_r+0xa54>
 800c880:	9a06      	ldr	r2, [sp, #24]
 800c882:	bb1a      	cbnz	r2, 800c8cc <_dtoa_r+0xa54>
 800c884:	9a07      	ldr	r2, [sp, #28]
 800c886:	bb0a      	cbnz	r2, 800c8cc <_dtoa_r+0xa54>
 800c888:	2b00      	cmp	r3, #0
 800c88a:	ddec      	ble.n	800c866 <_dtoa_r+0x9ee>
 800c88c:	2201      	movs	r2, #1
 800c88e:	9904      	ldr	r1, [sp, #16]
 800c890:	4620      	mov	r0, r4
 800c892:	f000 fa97 	bl	800cdc4 <__lshift>
 800c896:	4639      	mov	r1, r7
 800c898:	9004      	str	r0, [sp, #16]
 800c89a:	f000 fae7 	bl	800ce6c <__mcmp>
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	dc03      	bgt.n	800c8aa <_dtoa_r+0xa32>
 800c8a2:	d1e0      	bne.n	800c866 <_dtoa_r+0x9ee>
 800c8a4:	f018 0f01 	tst.w	r8, #1
 800c8a8:	d0dd      	beq.n	800c866 <_dtoa_r+0x9ee>
 800c8aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c8ae:	d1d8      	bne.n	800c862 <_dtoa_r+0x9ea>
 800c8b0:	9b05      	ldr	r3, [sp, #20]
 800c8b2:	9a05      	ldr	r2, [sp, #20]
 800c8b4:	1c5d      	adds	r5, r3, #1
 800c8b6:	2339      	movs	r3, #57	; 0x39
 800c8b8:	7013      	strb	r3, [r2, #0]
 800c8ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c8be:	2b39      	cmp	r3, #57	; 0x39
 800c8c0:	f105 32ff 	add.w	r2, r5, #4294967295
 800c8c4:	d04f      	beq.n	800c966 <_dtoa_r+0xaee>
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	7013      	strb	r3, [r2, #0]
 800c8ca:	e754      	b.n	800c776 <_dtoa_r+0x8fe>
 800c8cc:	9a05      	ldr	r2, [sp, #20]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	f102 0501 	add.w	r5, r2, #1
 800c8d4:	dd06      	ble.n	800c8e4 <_dtoa_r+0xa6c>
 800c8d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c8da:	d0e9      	beq.n	800c8b0 <_dtoa_r+0xa38>
 800c8dc:	f108 0801 	add.w	r8, r8, #1
 800c8e0:	9b05      	ldr	r3, [sp, #20]
 800c8e2:	e7c2      	b.n	800c86a <_dtoa_r+0x9f2>
 800c8e4:	9a02      	ldr	r2, [sp, #8]
 800c8e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c8ea:	eba5 030b 	sub.w	r3, r5, fp
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d021      	beq.n	800c936 <_dtoa_r+0xabe>
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	220a      	movs	r2, #10
 800c8f6:	9904      	ldr	r1, [sp, #16]
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	f000 f8ec 	bl	800cad6 <__multadd>
 800c8fe:	45b1      	cmp	r9, r6
 800c900:	9004      	str	r0, [sp, #16]
 800c902:	f04f 0300 	mov.w	r3, #0
 800c906:	f04f 020a 	mov.w	r2, #10
 800c90a:	4649      	mov	r1, r9
 800c90c:	4620      	mov	r0, r4
 800c90e:	d105      	bne.n	800c91c <_dtoa_r+0xaa4>
 800c910:	f000 f8e1 	bl	800cad6 <__multadd>
 800c914:	4681      	mov	r9, r0
 800c916:	4606      	mov	r6, r0
 800c918:	9505      	str	r5, [sp, #20]
 800c91a:	e776      	b.n	800c80a <_dtoa_r+0x992>
 800c91c:	f000 f8db 	bl	800cad6 <__multadd>
 800c920:	4631      	mov	r1, r6
 800c922:	4681      	mov	r9, r0
 800c924:	2300      	movs	r3, #0
 800c926:	220a      	movs	r2, #10
 800c928:	4620      	mov	r0, r4
 800c92a:	f000 f8d4 	bl	800cad6 <__multadd>
 800c92e:	4606      	mov	r6, r0
 800c930:	e7f2      	b.n	800c918 <_dtoa_r+0xaa0>
 800c932:	f04f 0900 	mov.w	r9, #0
 800c936:	2201      	movs	r2, #1
 800c938:	9904      	ldr	r1, [sp, #16]
 800c93a:	4620      	mov	r0, r4
 800c93c:	f000 fa42 	bl	800cdc4 <__lshift>
 800c940:	4639      	mov	r1, r7
 800c942:	9004      	str	r0, [sp, #16]
 800c944:	f000 fa92 	bl	800ce6c <__mcmp>
 800c948:	2800      	cmp	r0, #0
 800c94a:	dcb6      	bgt.n	800c8ba <_dtoa_r+0xa42>
 800c94c:	d102      	bne.n	800c954 <_dtoa_r+0xadc>
 800c94e:	f018 0f01 	tst.w	r8, #1
 800c952:	d1b2      	bne.n	800c8ba <_dtoa_r+0xa42>
 800c954:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c958:	2b30      	cmp	r3, #48	; 0x30
 800c95a:	f105 32ff 	add.w	r2, r5, #4294967295
 800c95e:	f47f af0a 	bne.w	800c776 <_dtoa_r+0x8fe>
 800c962:	4615      	mov	r5, r2
 800c964:	e7f6      	b.n	800c954 <_dtoa_r+0xadc>
 800c966:	4593      	cmp	fp, r2
 800c968:	d105      	bne.n	800c976 <_dtoa_r+0xafe>
 800c96a:	2331      	movs	r3, #49	; 0x31
 800c96c:	f10a 0a01 	add.w	sl, sl, #1
 800c970:	f88b 3000 	strb.w	r3, [fp]
 800c974:	e6ff      	b.n	800c776 <_dtoa_r+0x8fe>
 800c976:	4615      	mov	r5, r2
 800c978:	e79f      	b.n	800c8ba <_dtoa_r+0xa42>
 800c97a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c9e0 <_dtoa_r+0xb68>
 800c97e:	e007      	b.n	800c990 <_dtoa_r+0xb18>
 800c980:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c982:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c9e4 <_dtoa_r+0xb6c>
 800c986:	b11b      	cbz	r3, 800c990 <_dtoa_r+0xb18>
 800c988:	f10b 0308 	add.w	r3, fp, #8
 800c98c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c98e:	6013      	str	r3, [r2, #0]
 800c990:	4658      	mov	r0, fp
 800c992:	b017      	add	sp, #92	; 0x5c
 800c994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c998:	9b06      	ldr	r3, [sp, #24]
 800c99a:	2b01      	cmp	r3, #1
 800c99c:	f77f ae35 	ble.w	800c60a <_dtoa_r+0x792>
 800c9a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9a2:	9307      	str	r3, [sp, #28]
 800c9a4:	e649      	b.n	800c63a <_dtoa_r+0x7c2>
 800c9a6:	9b02      	ldr	r3, [sp, #8]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	dc03      	bgt.n	800c9b4 <_dtoa_r+0xb3c>
 800c9ac:	9b06      	ldr	r3, [sp, #24]
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	f73f aecc 	bgt.w	800c74c <_dtoa_r+0x8d4>
 800c9b4:	465d      	mov	r5, fp
 800c9b6:	4639      	mov	r1, r7
 800c9b8:	9804      	ldr	r0, [sp, #16]
 800c9ba:	f7ff f9cf 	bl	800bd5c <quorem>
 800c9be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c9c2:	f805 8b01 	strb.w	r8, [r5], #1
 800c9c6:	9a02      	ldr	r2, [sp, #8]
 800c9c8:	eba5 030b 	sub.w	r3, r5, fp
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	ddb0      	ble.n	800c932 <_dtoa_r+0xaba>
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	220a      	movs	r2, #10
 800c9d4:	9904      	ldr	r1, [sp, #16]
 800c9d6:	4620      	mov	r0, r4
 800c9d8:	f000 f87d 	bl	800cad6 <__multadd>
 800c9dc:	9004      	str	r0, [sp, #16]
 800c9de:	e7ea      	b.n	800c9b6 <_dtoa_r+0xb3e>
 800c9e0:	0800ddc0 	.word	0x0800ddc0
 800c9e4:	0800dde4 	.word	0x0800dde4

0800c9e8 <__locale_ctype_ptr_l>:
 800c9e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c9ec:	4770      	bx	lr
	...

0800c9f0 <_localeconv_r>:
 800c9f0:	4b04      	ldr	r3, [pc, #16]	; (800ca04 <_localeconv_r+0x14>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	6a18      	ldr	r0, [r3, #32]
 800c9f6:	4b04      	ldr	r3, [pc, #16]	; (800ca08 <_localeconv_r+0x18>)
 800c9f8:	2800      	cmp	r0, #0
 800c9fa:	bf08      	it	eq
 800c9fc:	4618      	moveq	r0, r3
 800c9fe:	30f0      	adds	r0, #240	; 0xf0
 800ca00:	4770      	bx	lr
 800ca02:	bf00      	nop
 800ca04:	2000008c 	.word	0x2000008c
 800ca08:	200000f0 	.word	0x200000f0

0800ca0c <malloc>:
 800ca0c:	4b02      	ldr	r3, [pc, #8]	; (800ca18 <malloc+0xc>)
 800ca0e:	4601      	mov	r1, r0
 800ca10:	6818      	ldr	r0, [r3, #0]
 800ca12:	f000 bb4d 	b.w	800d0b0 <_malloc_r>
 800ca16:	bf00      	nop
 800ca18:	2000008c 	.word	0x2000008c

0800ca1c <__ascii_mbtowc>:
 800ca1c:	b082      	sub	sp, #8
 800ca1e:	b901      	cbnz	r1, 800ca22 <__ascii_mbtowc+0x6>
 800ca20:	a901      	add	r1, sp, #4
 800ca22:	b142      	cbz	r2, 800ca36 <__ascii_mbtowc+0x1a>
 800ca24:	b14b      	cbz	r3, 800ca3a <__ascii_mbtowc+0x1e>
 800ca26:	7813      	ldrb	r3, [r2, #0]
 800ca28:	600b      	str	r3, [r1, #0]
 800ca2a:	7812      	ldrb	r2, [r2, #0]
 800ca2c:	1c10      	adds	r0, r2, #0
 800ca2e:	bf18      	it	ne
 800ca30:	2001      	movne	r0, #1
 800ca32:	b002      	add	sp, #8
 800ca34:	4770      	bx	lr
 800ca36:	4610      	mov	r0, r2
 800ca38:	e7fb      	b.n	800ca32 <__ascii_mbtowc+0x16>
 800ca3a:	f06f 0001 	mvn.w	r0, #1
 800ca3e:	e7f8      	b.n	800ca32 <__ascii_mbtowc+0x16>

0800ca40 <_Balloc>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ca44:	4604      	mov	r4, r0
 800ca46:	460e      	mov	r6, r1
 800ca48:	b93d      	cbnz	r5, 800ca5a <_Balloc+0x1a>
 800ca4a:	2010      	movs	r0, #16
 800ca4c:	f7ff ffde 	bl	800ca0c <malloc>
 800ca50:	6260      	str	r0, [r4, #36]	; 0x24
 800ca52:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ca56:	6005      	str	r5, [r0, #0]
 800ca58:	60c5      	str	r5, [r0, #12]
 800ca5a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ca5c:	68eb      	ldr	r3, [r5, #12]
 800ca5e:	b183      	cbz	r3, 800ca82 <_Balloc+0x42>
 800ca60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca62:	68db      	ldr	r3, [r3, #12]
 800ca64:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ca68:	b9b8      	cbnz	r0, 800ca9a <_Balloc+0x5a>
 800ca6a:	2101      	movs	r1, #1
 800ca6c:	fa01 f506 	lsl.w	r5, r1, r6
 800ca70:	1d6a      	adds	r2, r5, #5
 800ca72:	0092      	lsls	r2, r2, #2
 800ca74:	4620      	mov	r0, r4
 800ca76:	f000 fabf 	bl	800cff8 <_calloc_r>
 800ca7a:	b160      	cbz	r0, 800ca96 <_Balloc+0x56>
 800ca7c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ca80:	e00e      	b.n	800caa0 <_Balloc+0x60>
 800ca82:	2221      	movs	r2, #33	; 0x21
 800ca84:	2104      	movs	r1, #4
 800ca86:	4620      	mov	r0, r4
 800ca88:	f000 fab6 	bl	800cff8 <_calloc_r>
 800ca8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca8e:	60e8      	str	r0, [r5, #12]
 800ca90:	68db      	ldr	r3, [r3, #12]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d1e4      	bne.n	800ca60 <_Balloc+0x20>
 800ca96:	2000      	movs	r0, #0
 800ca98:	bd70      	pop	{r4, r5, r6, pc}
 800ca9a:	6802      	ldr	r2, [r0, #0]
 800ca9c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800caa0:	2300      	movs	r3, #0
 800caa2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800caa6:	e7f7      	b.n	800ca98 <_Balloc+0x58>

0800caa8 <_Bfree>:
 800caa8:	b570      	push	{r4, r5, r6, lr}
 800caaa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800caac:	4606      	mov	r6, r0
 800caae:	460d      	mov	r5, r1
 800cab0:	b93c      	cbnz	r4, 800cac2 <_Bfree+0x1a>
 800cab2:	2010      	movs	r0, #16
 800cab4:	f7ff ffaa 	bl	800ca0c <malloc>
 800cab8:	6270      	str	r0, [r6, #36]	; 0x24
 800caba:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cabe:	6004      	str	r4, [r0, #0]
 800cac0:	60c4      	str	r4, [r0, #12]
 800cac2:	b13d      	cbz	r5, 800cad4 <_Bfree+0x2c>
 800cac4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cac6:	686a      	ldr	r2, [r5, #4]
 800cac8:	68db      	ldr	r3, [r3, #12]
 800caca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cace:	6029      	str	r1, [r5, #0]
 800cad0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800cad4:	bd70      	pop	{r4, r5, r6, pc}

0800cad6 <__multadd>:
 800cad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cada:	690d      	ldr	r5, [r1, #16]
 800cadc:	461f      	mov	r7, r3
 800cade:	4606      	mov	r6, r0
 800cae0:	460c      	mov	r4, r1
 800cae2:	f101 0c14 	add.w	ip, r1, #20
 800cae6:	2300      	movs	r3, #0
 800cae8:	f8dc 0000 	ldr.w	r0, [ip]
 800caec:	b281      	uxth	r1, r0
 800caee:	fb02 7101 	mla	r1, r2, r1, r7
 800caf2:	0c0f      	lsrs	r7, r1, #16
 800caf4:	0c00      	lsrs	r0, r0, #16
 800caf6:	fb02 7000 	mla	r0, r2, r0, r7
 800cafa:	b289      	uxth	r1, r1
 800cafc:	3301      	adds	r3, #1
 800cafe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800cb02:	429d      	cmp	r5, r3
 800cb04:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800cb08:	f84c 1b04 	str.w	r1, [ip], #4
 800cb0c:	dcec      	bgt.n	800cae8 <__multadd+0x12>
 800cb0e:	b1d7      	cbz	r7, 800cb46 <__multadd+0x70>
 800cb10:	68a3      	ldr	r3, [r4, #8]
 800cb12:	42ab      	cmp	r3, r5
 800cb14:	dc12      	bgt.n	800cb3c <__multadd+0x66>
 800cb16:	6861      	ldr	r1, [r4, #4]
 800cb18:	4630      	mov	r0, r6
 800cb1a:	3101      	adds	r1, #1
 800cb1c:	f7ff ff90 	bl	800ca40 <_Balloc>
 800cb20:	6922      	ldr	r2, [r4, #16]
 800cb22:	3202      	adds	r2, #2
 800cb24:	f104 010c 	add.w	r1, r4, #12
 800cb28:	4680      	mov	r8, r0
 800cb2a:	0092      	lsls	r2, r2, #2
 800cb2c:	300c      	adds	r0, #12
 800cb2e:	f7fe fb77 	bl	800b220 <memcpy>
 800cb32:	4621      	mov	r1, r4
 800cb34:	4630      	mov	r0, r6
 800cb36:	f7ff ffb7 	bl	800caa8 <_Bfree>
 800cb3a:	4644      	mov	r4, r8
 800cb3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb40:	3501      	adds	r5, #1
 800cb42:	615f      	str	r7, [r3, #20]
 800cb44:	6125      	str	r5, [r4, #16]
 800cb46:	4620      	mov	r0, r4
 800cb48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800cb4c <__hi0bits>:
 800cb4c:	0c02      	lsrs	r2, r0, #16
 800cb4e:	0412      	lsls	r2, r2, #16
 800cb50:	4603      	mov	r3, r0
 800cb52:	b9b2      	cbnz	r2, 800cb82 <__hi0bits+0x36>
 800cb54:	0403      	lsls	r3, r0, #16
 800cb56:	2010      	movs	r0, #16
 800cb58:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800cb5c:	bf04      	itt	eq
 800cb5e:	021b      	lsleq	r3, r3, #8
 800cb60:	3008      	addeq	r0, #8
 800cb62:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800cb66:	bf04      	itt	eq
 800cb68:	011b      	lsleq	r3, r3, #4
 800cb6a:	3004      	addeq	r0, #4
 800cb6c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800cb70:	bf04      	itt	eq
 800cb72:	009b      	lsleq	r3, r3, #2
 800cb74:	3002      	addeq	r0, #2
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	db06      	blt.n	800cb88 <__hi0bits+0x3c>
 800cb7a:	005b      	lsls	r3, r3, #1
 800cb7c:	d503      	bpl.n	800cb86 <__hi0bits+0x3a>
 800cb7e:	3001      	adds	r0, #1
 800cb80:	4770      	bx	lr
 800cb82:	2000      	movs	r0, #0
 800cb84:	e7e8      	b.n	800cb58 <__hi0bits+0xc>
 800cb86:	2020      	movs	r0, #32
 800cb88:	4770      	bx	lr

0800cb8a <__lo0bits>:
 800cb8a:	6803      	ldr	r3, [r0, #0]
 800cb8c:	f013 0207 	ands.w	r2, r3, #7
 800cb90:	4601      	mov	r1, r0
 800cb92:	d00b      	beq.n	800cbac <__lo0bits+0x22>
 800cb94:	07da      	lsls	r2, r3, #31
 800cb96:	d423      	bmi.n	800cbe0 <__lo0bits+0x56>
 800cb98:	0798      	lsls	r0, r3, #30
 800cb9a:	bf49      	itett	mi
 800cb9c:	085b      	lsrmi	r3, r3, #1
 800cb9e:	089b      	lsrpl	r3, r3, #2
 800cba0:	2001      	movmi	r0, #1
 800cba2:	600b      	strmi	r3, [r1, #0]
 800cba4:	bf5c      	itt	pl
 800cba6:	600b      	strpl	r3, [r1, #0]
 800cba8:	2002      	movpl	r0, #2
 800cbaa:	4770      	bx	lr
 800cbac:	b298      	uxth	r0, r3
 800cbae:	b9a8      	cbnz	r0, 800cbdc <__lo0bits+0x52>
 800cbb0:	0c1b      	lsrs	r3, r3, #16
 800cbb2:	2010      	movs	r0, #16
 800cbb4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cbb8:	bf04      	itt	eq
 800cbba:	0a1b      	lsreq	r3, r3, #8
 800cbbc:	3008      	addeq	r0, #8
 800cbbe:	071a      	lsls	r2, r3, #28
 800cbc0:	bf04      	itt	eq
 800cbc2:	091b      	lsreq	r3, r3, #4
 800cbc4:	3004      	addeq	r0, #4
 800cbc6:	079a      	lsls	r2, r3, #30
 800cbc8:	bf04      	itt	eq
 800cbca:	089b      	lsreq	r3, r3, #2
 800cbcc:	3002      	addeq	r0, #2
 800cbce:	07da      	lsls	r2, r3, #31
 800cbd0:	d402      	bmi.n	800cbd8 <__lo0bits+0x4e>
 800cbd2:	085b      	lsrs	r3, r3, #1
 800cbd4:	d006      	beq.n	800cbe4 <__lo0bits+0x5a>
 800cbd6:	3001      	adds	r0, #1
 800cbd8:	600b      	str	r3, [r1, #0]
 800cbda:	4770      	bx	lr
 800cbdc:	4610      	mov	r0, r2
 800cbde:	e7e9      	b.n	800cbb4 <__lo0bits+0x2a>
 800cbe0:	2000      	movs	r0, #0
 800cbe2:	4770      	bx	lr
 800cbe4:	2020      	movs	r0, #32
 800cbe6:	4770      	bx	lr

0800cbe8 <__i2b>:
 800cbe8:	b510      	push	{r4, lr}
 800cbea:	460c      	mov	r4, r1
 800cbec:	2101      	movs	r1, #1
 800cbee:	f7ff ff27 	bl	800ca40 <_Balloc>
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	6144      	str	r4, [r0, #20]
 800cbf6:	6102      	str	r2, [r0, #16]
 800cbf8:	bd10      	pop	{r4, pc}

0800cbfa <__multiply>:
 800cbfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbfe:	4614      	mov	r4, r2
 800cc00:	690a      	ldr	r2, [r1, #16]
 800cc02:	6923      	ldr	r3, [r4, #16]
 800cc04:	429a      	cmp	r2, r3
 800cc06:	bfb8      	it	lt
 800cc08:	460b      	movlt	r3, r1
 800cc0a:	4688      	mov	r8, r1
 800cc0c:	bfbc      	itt	lt
 800cc0e:	46a0      	movlt	r8, r4
 800cc10:	461c      	movlt	r4, r3
 800cc12:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cc16:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cc1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cc1e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cc22:	eb07 0609 	add.w	r6, r7, r9
 800cc26:	42b3      	cmp	r3, r6
 800cc28:	bfb8      	it	lt
 800cc2a:	3101      	addlt	r1, #1
 800cc2c:	f7ff ff08 	bl	800ca40 <_Balloc>
 800cc30:	f100 0514 	add.w	r5, r0, #20
 800cc34:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800cc38:	462b      	mov	r3, r5
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	4573      	cmp	r3, lr
 800cc3e:	d316      	bcc.n	800cc6e <__multiply+0x74>
 800cc40:	f104 0214 	add.w	r2, r4, #20
 800cc44:	f108 0114 	add.w	r1, r8, #20
 800cc48:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800cc4c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800cc50:	9300      	str	r3, [sp, #0]
 800cc52:	9b00      	ldr	r3, [sp, #0]
 800cc54:	9201      	str	r2, [sp, #4]
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d80c      	bhi.n	800cc74 <__multiply+0x7a>
 800cc5a:	2e00      	cmp	r6, #0
 800cc5c:	dd03      	ble.n	800cc66 <__multiply+0x6c>
 800cc5e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d05d      	beq.n	800cd22 <__multiply+0x128>
 800cc66:	6106      	str	r6, [r0, #16]
 800cc68:	b003      	add	sp, #12
 800cc6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc6e:	f843 2b04 	str.w	r2, [r3], #4
 800cc72:	e7e3      	b.n	800cc3c <__multiply+0x42>
 800cc74:	f8b2 b000 	ldrh.w	fp, [r2]
 800cc78:	f1bb 0f00 	cmp.w	fp, #0
 800cc7c:	d023      	beq.n	800ccc6 <__multiply+0xcc>
 800cc7e:	4689      	mov	r9, r1
 800cc80:	46ac      	mov	ip, r5
 800cc82:	f04f 0800 	mov.w	r8, #0
 800cc86:	f859 4b04 	ldr.w	r4, [r9], #4
 800cc8a:	f8dc a000 	ldr.w	sl, [ip]
 800cc8e:	b2a3      	uxth	r3, r4
 800cc90:	fa1f fa8a 	uxth.w	sl, sl
 800cc94:	fb0b a303 	mla	r3, fp, r3, sl
 800cc98:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cc9c:	f8dc 4000 	ldr.w	r4, [ip]
 800cca0:	4443      	add	r3, r8
 800cca2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cca6:	fb0b 840a 	mla	r4, fp, sl, r8
 800ccaa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ccae:	46e2      	mov	sl, ip
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ccb6:	454f      	cmp	r7, r9
 800ccb8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ccbc:	f84a 3b04 	str.w	r3, [sl], #4
 800ccc0:	d82b      	bhi.n	800cd1a <__multiply+0x120>
 800ccc2:	f8cc 8004 	str.w	r8, [ip, #4]
 800ccc6:	9b01      	ldr	r3, [sp, #4]
 800ccc8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800cccc:	3204      	adds	r2, #4
 800ccce:	f1ba 0f00 	cmp.w	sl, #0
 800ccd2:	d020      	beq.n	800cd16 <__multiply+0x11c>
 800ccd4:	682b      	ldr	r3, [r5, #0]
 800ccd6:	4689      	mov	r9, r1
 800ccd8:	46a8      	mov	r8, r5
 800ccda:	f04f 0b00 	mov.w	fp, #0
 800ccde:	f8b9 c000 	ldrh.w	ip, [r9]
 800cce2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800cce6:	fb0a 440c 	mla	r4, sl, ip, r4
 800ccea:	445c      	add	r4, fp
 800ccec:	46c4      	mov	ip, r8
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ccf4:	f84c 3b04 	str.w	r3, [ip], #4
 800ccf8:	f859 3b04 	ldr.w	r3, [r9], #4
 800ccfc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800cd00:	0c1b      	lsrs	r3, r3, #16
 800cd02:	fb0a b303 	mla	r3, sl, r3, fp
 800cd06:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800cd0a:	454f      	cmp	r7, r9
 800cd0c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800cd10:	d805      	bhi.n	800cd1e <__multiply+0x124>
 800cd12:	f8c8 3004 	str.w	r3, [r8, #4]
 800cd16:	3504      	adds	r5, #4
 800cd18:	e79b      	b.n	800cc52 <__multiply+0x58>
 800cd1a:	46d4      	mov	ip, sl
 800cd1c:	e7b3      	b.n	800cc86 <__multiply+0x8c>
 800cd1e:	46e0      	mov	r8, ip
 800cd20:	e7dd      	b.n	800ccde <__multiply+0xe4>
 800cd22:	3e01      	subs	r6, #1
 800cd24:	e799      	b.n	800cc5a <__multiply+0x60>
	...

0800cd28 <__pow5mult>:
 800cd28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd2c:	4615      	mov	r5, r2
 800cd2e:	f012 0203 	ands.w	r2, r2, #3
 800cd32:	4606      	mov	r6, r0
 800cd34:	460f      	mov	r7, r1
 800cd36:	d007      	beq.n	800cd48 <__pow5mult+0x20>
 800cd38:	3a01      	subs	r2, #1
 800cd3a:	4c21      	ldr	r4, [pc, #132]	; (800cdc0 <__pow5mult+0x98>)
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd42:	f7ff fec8 	bl	800cad6 <__multadd>
 800cd46:	4607      	mov	r7, r0
 800cd48:	10ad      	asrs	r5, r5, #2
 800cd4a:	d035      	beq.n	800cdb8 <__pow5mult+0x90>
 800cd4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cd4e:	b93c      	cbnz	r4, 800cd60 <__pow5mult+0x38>
 800cd50:	2010      	movs	r0, #16
 800cd52:	f7ff fe5b 	bl	800ca0c <malloc>
 800cd56:	6270      	str	r0, [r6, #36]	; 0x24
 800cd58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd5c:	6004      	str	r4, [r0, #0]
 800cd5e:	60c4      	str	r4, [r0, #12]
 800cd60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cd64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd68:	b94c      	cbnz	r4, 800cd7e <__pow5mult+0x56>
 800cd6a:	f240 2171 	movw	r1, #625	; 0x271
 800cd6e:	4630      	mov	r0, r6
 800cd70:	f7ff ff3a 	bl	800cbe8 <__i2b>
 800cd74:	2300      	movs	r3, #0
 800cd76:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd7a:	4604      	mov	r4, r0
 800cd7c:	6003      	str	r3, [r0, #0]
 800cd7e:	f04f 0800 	mov.w	r8, #0
 800cd82:	07eb      	lsls	r3, r5, #31
 800cd84:	d50a      	bpl.n	800cd9c <__pow5mult+0x74>
 800cd86:	4639      	mov	r1, r7
 800cd88:	4622      	mov	r2, r4
 800cd8a:	4630      	mov	r0, r6
 800cd8c:	f7ff ff35 	bl	800cbfa <__multiply>
 800cd90:	4639      	mov	r1, r7
 800cd92:	4681      	mov	r9, r0
 800cd94:	4630      	mov	r0, r6
 800cd96:	f7ff fe87 	bl	800caa8 <_Bfree>
 800cd9a:	464f      	mov	r7, r9
 800cd9c:	106d      	asrs	r5, r5, #1
 800cd9e:	d00b      	beq.n	800cdb8 <__pow5mult+0x90>
 800cda0:	6820      	ldr	r0, [r4, #0]
 800cda2:	b938      	cbnz	r0, 800cdb4 <__pow5mult+0x8c>
 800cda4:	4622      	mov	r2, r4
 800cda6:	4621      	mov	r1, r4
 800cda8:	4630      	mov	r0, r6
 800cdaa:	f7ff ff26 	bl	800cbfa <__multiply>
 800cdae:	6020      	str	r0, [r4, #0]
 800cdb0:	f8c0 8000 	str.w	r8, [r0]
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	e7e4      	b.n	800cd82 <__pow5mult+0x5a>
 800cdb8:	4638      	mov	r0, r7
 800cdba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdbe:	bf00      	nop
 800cdc0:	0800def0 	.word	0x0800def0

0800cdc4 <__lshift>:
 800cdc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdc8:	460c      	mov	r4, r1
 800cdca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cdce:	6923      	ldr	r3, [r4, #16]
 800cdd0:	6849      	ldr	r1, [r1, #4]
 800cdd2:	eb0a 0903 	add.w	r9, sl, r3
 800cdd6:	68a3      	ldr	r3, [r4, #8]
 800cdd8:	4607      	mov	r7, r0
 800cdda:	4616      	mov	r6, r2
 800cddc:	f109 0501 	add.w	r5, r9, #1
 800cde0:	42ab      	cmp	r3, r5
 800cde2:	db32      	blt.n	800ce4a <__lshift+0x86>
 800cde4:	4638      	mov	r0, r7
 800cde6:	f7ff fe2b 	bl	800ca40 <_Balloc>
 800cdea:	2300      	movs	r3, #0
 800cdec:	4680      	mov	r8, r0
 800cdee:	f100 0114 	add.w	r1, r0, #20
 800cdf2:	461a      	mov	r2, r3
 800cdf4:	4553      	cmp	r3, sl
 800cdf6:	db2b      	blt.n	800ce50 <__lshift+0x8c>
 800cdf8:	6920      	ldr	r0, [r4, #16]
 800cdfa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cdfe:	f104 0314 	add.w	r3, r4, #20
 800ce02:	f016 021f 	ands.w	r2, r6, #31
 800ce06:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce0a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce0e:	d025      	beq.n	800ce5c <__lshift+0x98>
 800ce10:	f1c2 0e20 	rsb	lr, r2, #32
 800ce14:	2000      	movs	r0, #0
 800ce16:	681e      	ldr	r6, [r3, #0]
 800ce18:	468a      	mov	sl, r1
 800ce1a:	4096      	lsls	r6, r2
 800ce1c:	4330      	orrs	r0, r6
 800ce1e:	f84a 0b04 	str.w	r0, [sl], #4
 800ce22:	f853 0b04 	ldr.w	r0, [r3], #4
 800ce26:	459c      	cmp	ip, r3
 800ce28:	fa20 f00e 	lsr.w	r0, r0, lr
 800ce2c:	d814      	bhi.n	800ce58 <__lshift+0x94>
 800ce2e:	6048      	str	r0, [r1, #4]
 800ce30:	b108      	cbz	r0, 800ce36 <__lshift+0x72>
 800ce32:	f109 0502 	add.w	r5, r9, #2
 800ce36:	3d01      	subs	r5, #1
 800ce38:	4638      	mov	r0, r7
 800ce3a:	f8c8 5010 	str.w	r5, [r8, #16]
 800ce3e:	4621      	mov	r1, r4
 800ce40:	f7ff fe32 	bl	800caa8 <_Bfree>
 800ce44:	4640      	mov	r0, r8
 800ce46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce4a:	3101      	adds	r1, #1
 800ce4c:	005b      	lsls	r3, r3, #1
 800ce4e:	e7c7      	b.n	800cde0 <__lshift+0x1c>
 800ce50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ce54:	3301      	adds	r3, #1
 800ce56:	e7cd      	b.n	800cdf4 <__lshift+0x30>
 800ce58:	4651      	mov	r1, sl
 800ce5a:	e7dc      	b.n	800ce16 <__lshift+0x52>
 800ce5c:	3904      	subs	r1, #4
 800ce5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce62:	f841 2f04 	str.w	r2, [r1, #4]!
 800ce66:	459c      	cmp	ip, r3
 800ce68:	d8f9      	bhi.n	800ce5e <__lshift+0x9a>
 800ce6a:	e7e4      	b.n	800ce36 <__lshift+0x72>

0800ce6c <__mcmp>:
 800ce6c:	6903      	ldr	r3, [r0, #16]
 800ce6e:	690a      	ldr	r2, [r1, #16]
 800ce70:	1a9b      	subs	r3, r3, r2
 800ce72:	b530      	push	{r4, r5, lr}
 800ce74:	d10c      	bne.n	800ce90 <__mcmp+0x24>
 800ce76:	0092      	lsls	r2, r2, #2
 800ce78:	3014      	adds	r0, #20
 800ce7a:	3114      	adds	r1, #20
 800ce7c:	1884      	adds	r4, r0, r2
 800ce7e:	4411      	add	r1, r2
 800ce80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ce84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ce88:	4295      	cmp	r5, r2
 800ce8a:	d003      	beq.n	800ce94 <__mcmp+0x28>
 800ce8c:	d305      	bcc.n	800ce9a <__mcmp+0x2e>
 800ce8e:	2301      	movs	r3, #1
 800ce90:	4618      	mov	r0, r3
 800ce92:	bd30      	pop	{r4, r5, pc}
 800ce94:	42a0      	cmp	r0, r4
 800ce96:	d3f3      	bcc.n	800ce80 <__mcmp+0x14>
 800ce98:	e7fa      	b.n	800ce90 <__mcmp+0x24>
 800ce9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce9e:	e7f7      	b.n	800ce90 <__mcmp+0x24>

0800cea0 <__mdiff>:
 800cea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cea4:	460d      	mov	r5, r1
 800cea6:	4607      	mov	r7, r0
 800cea8:	4611      	mov	r1, r2
 800ceaa:	4628      	mov	r0, r5
 800ceac:	4614      	mov	r4, r2
 800ceae:	f7ff ffdd 	bl	800ce6c <__mcmp>
 800ceb2:	1e06      	subs	r6, r0, #0
 800ceb4:	d108      	bne.n	800cec8 <__mdiff+0x28>
 800ceb6:	4631      	mov	r1, r6
 800ceb8:	4638      	mov	r0, r7
 800ceba:	f7ff fdc1 	bl	800ca40 <_Balloc>
 800cebe:	2301      	movs	r3, #1
 800cec0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cec8:	bfa4      	itt	ge
 800ceca:	4623      	movge	r3, r4
 800cecc:	462c      	movge	r4, r5
 800cece:	4638      	mov	r0, r7
 800ced0:	6861      	ldr	r1, [r4, #4]
 800ced2:	bfa6      	itte	ge
 800ced4:	461d      	movge	r5, r3
 800ced6:	2600      	movge	r6, #0
 800ced8:	2601      	movlt	r6, #1
 800ceda:	f7ff fdb1 	bl	800ca40 <_Balloc>
 800cede:	692b      	ldr	r3, [r5, #16]
 800cee0:	60c6      	str	r6, [r0, #12]
 800cee2:	6926      	ldr	r6, [r4, #16]
 800cee4:	f105 0914 	add.w	r9, r5, #20
 800cee8:	f104 0214 	add.w	r2, r4, #20
 800ceec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cef0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cef4:	f100 0514 	add.w	r5, r0, #20
 800cef8:	f04f 0e00 	mov.w	lr, #0
 800cefc:	f852 ab04 	ldr.w	sl, [r2], #4
 800cf00:	f859 4b04 	ldr.w	r4, [r9], #4
 800cf04:	fa1e f18a 	uxtah	r1, lr, sl
 800cf08:	b2a3      	uxth	r3, r4
 800cf0a:	1ac9      	subs	r1, r1, r3
 800cf0c:	0c23      	lsrs	r3, r4, #16
 800cf0e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cf12:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cf16:	b289      	uxth	r1, r1
 800cf18:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800cf1c:	45c8      	cmp	r8, r9
 800cf1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cf22:	4694      	mov	ip, r2
 800cf24:	f845 3b04 	str.w	r3, [r5], #4
 800cf28:	d8e8      	bhi.n	800cefc <__mdiff+0x5c>
 800cf2a:	45bc      	cmp	ip, r7
 800cf2c:	d304      	bcc.n	800cf38 <__mdiff+0x98>
 800cf2e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800cf32:	b183      	cbz	r3, 800cf56 <__mdiff+0xb6>
 800cf34:	6106      	str	r6, [r0, #16]
 800cf36:	e7c5      	b.n	800cec4 <__mdiff+0x24>
 800cf38:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cf3c:	fa1e f381 	uxtah	r3, lr, r1
 800cf40:	141a      	asrs	r2, r3, #16
 800cf42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cf46:	b29b      	uxth	r3, r3
 800cf48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf4c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800cf50:	f845 3b04 	str.w	r3, [r5], #4
 800cf54:	e7e9      	b.n	800cf2a <__mdiff+0x8a>
 800cf56:	3e01      	subs	r6, #1
 800cf58:	e7e9      	b.n	800cf2e <__mdiff+0x8e>

0800cf5a <__d2b>:
 800cf5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cf5e:	460e      	mov	r6, r1
 800cf60:	2101      	movs	r1, #1
 800cf62:	ec59 8b10 	vmov	r8, r9, d0
 800cf66:	4615      	mov	r5, r2
 800cf68:	f7ff fd6a 	bl	800ca40 <_Balloc>
 800cf6c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800cf70:	4607      	mov	r7, r0
 800cf72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf76:	bb34      	cbnz	r4, 800cfc6 <__d2b+0x6c>
 800cf78:	9301      	str	r3, [sp, #4]
 800cf7a:	f1b8 0300 	subs.w	r3, r8, #0
 800cf7e:	d027      	beq.n	800cfd0 <__d2b+0x76>
 800cf80:	a802      	add	r0, sp, #8
 800cf82:	f840 3d08 	str.w	r3, [r0, #-8]!
 800cf86:	f7ff fe00 	bl	800cb8a <__lo0bits>
 800cf8a:	9900      	ldr	r1, [sp, #0]
 800cf8c:	b1f0      	cbz	r0, 800cfcc <__d2b+0x72>
 800cf8e:	9a01      	ldr	r2, [sp, #4]
 800cf90:	f1c0 0320 	rsb	r3, r0, #32
 800cf94:	fa02 f303 	lsl.w	r3, r2, r3
 800cf98:	430b      	orrs	r3, r1
 800cf9a:	40c2      	lsrs	r2, r0
 800cf9c:	617b      	str	r3, [r7, #20]
 800cf9e:	9201      	str	r2, [sp, #4]
 800cfa0:	9b01      	ldr	r3, [sp, #4]
 800cfa2:	61bb      	str	r3, [r7, #24]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	bf14      	ite	ne
 800cfa8:	2102      	movne	r1, #2
 800cfaa:	2101      	moveq	r1, #1
 800cfac:	6139      	str	r1, [r7, #16]
 800cfae:	b1c4      	cbz	r4, 800cfe2 <__d2b+0x88>
 800cfb0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cfb4:	4404      	add	r4, r0
 800cfb6:	6034      	str	r4, [r6, #0]
 800cfb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cfbc:	6028      	str	r0, [r5, #0]
 800cfbe:	4638      	mov	r0, r7
 800cfc0:	b003      	add	sp, #12
 800cfc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cfc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cfca:	e7d5      	b.n	800cf78 <__d2b+0x1e>
 800cfcc:	6179      	str	r1, [r7, #20]
 800cfce:	e7e7      	b.n	800cfa0 <__d2b+0x46>
 800cfd0:	a801      	add	r0, sp, #4
 800cfd2:	f7ff fdda 	bl	800cb8a <__lo0bits>
 800cfd6:	9b01      	ldr	r3, [sp, #4]
 800cfd8:	617b      	str	r3, [r7, #20]
 800cfda:	2101      	movs	r1, #1
 800cfdc:	6139      	str	r1, [r7, #16]
 800cfde:	3020      	adds	r0, #32
 800cfe0:	e7e5      	b.n	800cfae <__d2b+0x54>
 800cfe2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800cfe6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cfea:	6030      	str	r0, [r6, #0]
 800cfec:	6918      	ldr	r0, [r3, #16]
 800cfee:	f7ff fdad 	bl	800cb4c <__hi0bits>
 800cff2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cff6:	e7e1      	b.n	800cfbc <__d2b+0x62>

0800cff8 <_calloc_r>:
 800cff8:	b538      	push	{r3, r4, r5, lr}
 800cffa:	fb02 f401 	mul.w	r4, r2, r1
 800cffe:	4621      	mov	r1, r4
 800d000:	f000 f856 	bl	800d0b0 <_malloc_r>
 800d004:	4605      	mov	r5, r0
 800d006:	b118      	cbz	r0, 800d010 <_calloc_r+0x18>
 800d008:	4622      	mov	r2, r4
 800d00a:	2100      	movs	r1, #0
 800d00c:	f7fe f913 	bl	800b236 <memset>
 800d010:	4628      	mov	r0, r5
 800d012:	bd38      	pop	{r3, r4, r5, pc}

0800d014 <_free_r>:
 800d014:	b538      	push	{r3, r4, r5, lr}
 800d016:	4605      	mov	r5, r0
 800d018:	2900      	cmp	r1, #0
 800d01a:	d045      	beq.n	800d0a8 <_free_r+0x94>
 800d01c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d020:	1f0c      	subs	r4, r1, #4
 800d022:	2b00      	cmp	r3, #0
 800d024:	bfb8      	it	lt
 800d026:	18e4      	addlt	r4, r4, r3
 800d028:	f000 fa24 	bl	800d474 <__malloc_lock>
 800d02c:	4a1f      	ldr	r2, [pc, #124]	; (800d0ac <_free_r+0x98>)
 800d02e:	6813      	ldr	r3, [r2, #0]
 800d030:	4610      	mov	r0, r2
 800d032:	b933      	cbnz	r3, 800d042 <_free_r+0x2e>
 800d034:	6063      	str	r3, [r4, #4]
 800d036:	6014      	str	r4, [r2, #0]
 800d038:	4628      	mov	r0, r5
 800d03a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d03e:	f000 ba1a 	b.w	800d476 <__malloc_unlock>
 800d042:	42a3      	cmp	r3, r4
 800d044:	d90c      	bls.n	800d060 <_free_r+0x4c>
 800d046:	6821      	ldr	r1, [r4, #0]
 800d048:	1862      	adds	r2, r4, r1
 800d04a:	4293      	cmp	r3, r2
 800d04c:	bf04      	itt	eq
 800d04e:	681a      	ldreq	r2, [r3, #0]
 800d050:	685b      	ldreq	r3, [r3, #4]
 800d052:	6063      	str	r3, [r4, #4]
 800d054:	bf04      	itt	eq
 800d056:	1852      	addeq	r2, r2, r1
 800d058:	6022      	streq	r2, [r4, #0]
 800d05a:	6004      	str	r4, [r0, #0]
 800d05c:	e7ec      	b.n	800d038 <_free_r+0x24>
 800d05e:	4613      	mov	r3, r2
 800d060:	685a      	ldr	r2, [r3, #4]
 800d062:	b10a      	cbz	r2, 800d068 <_free_r+0x54>
 800d064:	42a2      	cmp	r2, r4
 800d066:	d9fa      	bls.n	800d05e <_free_r+0x4a>
 800d068:	6819      	ldr	r1, [r3, #0]
 800d06a:	1858      	adds	r0, r3, r1
 800d06c:	42a0      	cmp	r0, r4
 800d06e:	d10b      	bne.n	800d088 <_free_r+0x74>
 800d070:	6820      	ldr	r0, [r4, #0]
 800d072:	4401      	add	r1, r0
 800d074:	1858      	adds	r0, r3, r1
 800d076:	4282      	cmp	r2, r0
 800d078:	6019      	str	r1, [r3, #0]
 800d07a:	d1dd      	bne.n	800d038 <_free_r+0x24>
 800d07c:	6810      	ldr	r0, [r2, #0]
 800d07e:	6852      	ldr	r2, [r2, #4]
 800d080:	605a      	str	r2, [r3, #4]
 800d082:	4401      	add	r1, r0
 800d084:	6019      	str	r1, [r3, #0]
 800d086:	e7d7      	b.n	800d038 <_free_r+0x24>
 800d088:	d902      	bls.n	800d090 <_free_r+0x7c>
 800d08a:	230c      	movs	r3, #12
 800d08c:	602b      	str	r3, [r5, #0]
 800d08e:	e7d3      	b.n	800d038 <_free_r+0x24>
 800d090:	6820      	ldr	r0, [r4, #0]
 800d092:	1821      	adds	r1, r4, r0
 800d094:	428a      	cmp	r2, r1
 800d096:	bf04      	itt	eq
 800d098:	6811      	ldreq	r1, [r2, #0]
 800d09a:	6852      	ldreq	r2, [r2, #4]
 800d09c:	6062      	str	r2, [r4, #4]
 800d09e:	bf04      	itt	eq
 800d0a0:	1809      	addeq	r1, r1, r0
 800d0a2:	6021      	streq	r1, [r4, #0]
 800d0a4:	605c      	str	r4, [r3, #4]
 800d0a6:	e7c7      	b.n	800d038 <_free_r+0x24>
 800d0a8:	bd38      	pop	{r3, r4, r5, pc}
 800d0aa:	bf00      	nop
 800d0ac:	20000284 	.word	0x20000284

0800d0b0 <_malloc_r>:
 800d0b0:	b570      	push	{r4, r5, r6, lr}
 800d0b2:	1ccd      	adds	r5, r1, #3
 800d0b4:	f025 0503 	bic.w	r5, r5, #3
 800d0b8:	3508      	adds	r5, #8
 800d0ba:	2d0c      	cmp	r5, #12
 800d0bc:	bf38      	it	cc
 800d0be:	250c      	movcc	r5, #12
 800d0c0:	2d00      	cmp	r5, #0
 800d0c2:	4606      	mov	r6, r0
 800d0c4:	db01      	blt.n	800d0ca <_malloc_r+0x1a>
 800d0c6:	42a9      	cmp	r1, r5
 800d0c8:	d903      	bls.n	800d0d2 <_malloc_r+0x22>
 800d0ca:	230c      	movs	r3, #12
 800d0cc:	6033      	str	r3, [r6, #0]
 800d0ce:	2000      	movs	r0, #0
 800d0d0:	bd70      	pop	{r4, r5, r6, pc}
 800d0d2:	f000 f9cf 	bl	800d474 <__malloc_lock>
 800d0d6:	4a21      	ldr	r2, [pc, #132]	; (800d15c <_malloc_r+0xac>)
 800d0d8:	6814      	ldr	r4, [r2, #0]
 800d0da:	4621      	mov	r1, r4
 800d0dc:	b991      	cbnz	r1, 800d104 <_malloc_r+0x54>
 800d0de:	4c20      	ldr	r4, [pc, #128]	; (800d160 <_malloc_r+0xb0>)
 800d0e0:	6823      	ldr	r3, [r4, #0]
 800d0e2:	b91b      	cbnz	r3, 800d0ec <_malloc_r+0x3c>
 800d0e4:	4630      	mov	r0, r6
 800d0e6:	f000 f98f 	bl	800d408 <_sbrk_r>
 800d0ea:	6020      	str	r0, [r4, #0]
 800d0ec:	4629      	mov	r1, r5
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	f000 f98a 	bl	800d408 <_sbrk_r>
 800d0f4:	1c43      	adds	r3, r0, #1
 800d0f6:	d124      	bne.n	800d142 <_malloc_r+0x92>
 800d0f8:	230c      	movs	r3, #12
 800d0fa:	6033      	str	r3, [r6, #0]
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	f000 f9ba 	bl	800d476 <__malloc_unlock>
 800d102:	e7e4      	b.n	800d0ce <_malloc_r+0x1e>
 800d104:	680b      	ldr	r3, [r1, #0]
 800d106:	1b5b      	subs	r3, r3, r5
 800d108:	d418      	bmi.n	800d13c <_malloc_r+0x8c>
 800d10a:	2b0b      	cmp	r3, #11
 800d10c:	d90f      	bls.n	800d12e <_malloc_r+0x7e>
 800d10e:	600b      	str	r3, [r1, #0]
 800d110:	50cd      	str	r5, [r1, r3]
 800d112:	18cc      	adds	r4, r1, r3
 800d114:	4630      	mov	r0, r6
 800d116:	f000 f9ae 	bl	800d476 <__malloc_unlock>
 800d11a:	f104 000b 	add.w	r0, r4, #11
 800d11e:	1d23      	adds	r3, r4, #4
 800d120:	f020 0007 	bic.w	r0, r0, #7
 800d124:	1ac3      	subs	r3, r0, r3
 800d126:	d0d3      	beq.n	800d0d0 <_malloc_r+0x20>
 800d128:	425a      	negs	r2, r3
 800d12a:	50e2      	str	r2, [r4, r3]
 800d12c:	e7d0      	b.n	800d0d0 <_malloc_r+0x20>
 800d12e:	428c      	cmp	r4, r1
 800d130:	684b      	ldr	r3, [r1, #4]
 800d132:	bf16      	itet	ne
 800d134:	6063      	strne	r3, [r4, #4]
 800d136:	6013      	streq	r3, [r2, #0]
 800d138:	460c      	movne	r4, r1
 800d13a:	e7eb      	b.n	800d114 <_malloc_r+0x64>
 800d13c:	460c      	mov	r4, r1
 800d13e:	6849      	ldr	r1, [r1, #4]
 800d140:	e7cc      	b.n	800d0dc <_malloc_r+0x2c>
 800d142:	1cc4      	adds	r4, r0, #3
 800d144:	f024 0403 	bic.w	r4, r4, #3
 800d148:	42a0      	cmp	r0, r4
 800d14a:	d005      	beq.n	800d158 <_malloc_r+0xa8>
 800d14c:	1a21      	subs	r1, r4, r0
 800d14e:	4630      	mov	r0, r6
 800d150:	f000 f95a 	bl	800d408 <_sbrk_r>
 800d154:	3001      	adds	r0, #1
 800d156:	d0cf      	beq.n	800d0f8 <_malloc_r+0x48>
 800d158:	6025      	str	r5, [r4, #0]
 800d15a:	e7db      	b.n	800d114 <_malloc_r+0x64>
 800d15c:	20000284 	.word	0x20000284
 800d160:	20000288 	.word	0x20000288

0800d164 <__ssputs_r>:
 800d164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d168:	688e      	ldr	r6, [r1, #8]
 800d16a:	429e      	cmp	r6, r3
 800d16c:	4682      	mov	sl, r0
 800d16e:	460c      	mov	r4, r1
 800d170:	4690      	mov	r8, r2
 800d172:	4699      	mov	r9, r3
 800d174:	d837      	bhi.n	800d1e6 <__ssputs_r+0x82>
 800d176:	898a      	ldrh	r2, [r1, #12]
 800d178:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d17c:	d031      	beq.n	800d1e2 <__ssputs_r+0x7e>
 800d17e:	6825      	ldr	r5, [r4, #0]
 800d180:	6909      	ldr	r1, [r1, #16]
 800d182:	1a6f      	subs	r7, r5, r1
 800d184:	6965      	ldr	r5, [r4, #20]
 800d186:	2302      	movs	r3, #2
 800d188:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d18c:	fb95 f5f3 	sdiv	r5, r5, r3
 800d190:	f109 0301 	add.w	r3, r9, #1
 800d194:	443b      	add	r3, r7
 800d196:	429d      	cmp	r5, r3
 800d198:	bf38      	it	cc
 800d19a:	461d      	movcc	r5, r3
 800d19c:	0553      	lsls	r3, r2, #21
 800d19e:	d530      	bpl.n	800d202 <__ssputs_r+0x9e>
 800d1a0:	4629      	mov	r1, r5
 800d1a2:	f7ff ff85 	bl	800d0b0 <_malloc_r>
 800d1a6:	4606      	mov	r6, r0
 800d1a8:	b950      	cbnz	r0, 800d1c0 <__ssputs_r+0x5c>
 800d1aa:	230c      	movs	r3, #12
 800d1ac:	f8ca 3000 	str.w	r3, [sl]
 800d1b0:	89a3      	ldrh	r3, [r4, #12]
 800d1b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1b6:	81a3      	strh	r3, [r4, #12]
 800d1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1c0:	463a      	mov	r2, r7
 800d1c2:	6921      	ldr	r1, [r4, #16]
 800d1c4:	f7fe f82c 	bl	800b220 <memcpy>
 800d1c8:	89a3      	ldrh	r3, [r4, #12]
 800d1ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d1ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1d2:	81a3      	strh	r3, [r4, #12]
 800d1d4:	6126      	str	r6, [r4, #16]
 800d1d6:	6165      	str	r5, [r4, #20]
 800d1d8:	443e      	add	r6, r7
 800d1da:	1bed      	subs	r5, r5, r7
 800d1dc:	6026      	str	r6, [r4, #0]
 800d1de:	60a5      	str	r5, [r4, #8]
 800d1e0:	464e      	mov	r6, r9
 800d1e2:	454e      	cmp	r6, r9
 800d1e4:	d900      	bls.n	800d1e8 <__ssputs_r+0x84>
 800d1e6:	464e      	mov	r6, r9
 800d1e8:	4632      	mov	r2, r6
 800d1ea:	4641      	mov	r1, r8
 800d1ec:	6820      	ldr	r0, [r4, #0]
 800d1ee:	f000 f928 	bl	800d442 <memmove>
 800d1f2:	68a3      	ldr	r3, [r4, #8]
 800d1f4:	1b9b      	subs	r3, r3, r6
 800d1f6:	60a3      	str	r3, [r4, #8]
 800d1f8:	6823      	ldr	r3, [r4, #0]
 800d1fa:	441e      	add	r6, r3
 800d1fc:	6026      	str	r6, [r4, #0]
 800d1fe:	2000      	movs	r0, #0
 800d200:	e7dc      	b.n	800d1bc <__ssputs_r+0x58>
 800d202:	462a      	mov	r2, r5
 800d204:	f000 f938 	bl	800d478 <_realloc_r>
 800d208:	4606      	mov	r6, r0
 800d20a:	2800      	cmp	r0, #0
 800d20c:	d1e2      	bne.n	800d1d4 <__ssputs_r+0x70>
 800d20e:	6921      	ldr	r1, [r4, #16]
 800d210:	4650      	mov	r0, sl
 800d212:	f7ff feff 	bl	800d014 <_free_r>
 800d216:	e7c8      	b.n	800d1aa <__ssputs_r+0x46>

0800d218 <_svfiprintf_r>:
 800d218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	461d      	mov	r5, r3
 800d21e:	898b      	ldrh	r3, [r1, #12]
 800d220:	061f      	lsls	r7, r3, #24
 800d222:	b09d      	sub	sp, #116	; 0x74
 800d224:	4680      	mov	r8, r0
 800d226:	460c      	mov	r4, r1
 800d228:	4616      	mov	r6, r2
 800d22a:	d50f      	bpl.n	800d24c <_svfiprintf_r+0x34>
 800d22c:	690b      	ldr	r3, [r1, #16]
 800d22e:	b96b      	cbnz	r3, 800d24c <_svfiprintf_r+0x34>
 800d230:	2140      	movs	r1, #64	; 0x40
 800d232:	f7ff ff3d 	bl	800d0b0 <_malloc_r>
 800d236:	6020      	str	r0, [r4, #0]
 800d238:	6120      	str	r0, [r4, #16]
 800d23a:	b928      	cbnz	r0, 800d248 <_svfiprintf_r+0x30>
 800d23c:	230c      	movs	r3, #12
 800d23e:	f8c8 3000 	str.w	r3, [r8]
 800d242:	f04f 30ff 	mov.w	r0, #4294967295
 800d246:	e0c8      	b.n	800d3da <_svfiprintf_r+0x1c2>
 800d248:	2340      	movs	r3, #64	; 0x40
 800d24a:	6163      	str	r3, [r4, #20]
 800d24c:	2300      	movs	r3, #0
 800d24e:	9309      	str	r3, [sp, #36]	; 0x24
 800d250:	2320      	movs	r3, #32
 800d252:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d256:	2330      	movs	r3, #48	; 0x30
 800d258:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d25c:	9503      	str	r5, [sp, #12]
 800d25e:	f04f 0b01 	mov.w	fp, #1
 800d262:	4637      	mov	r7, r6
 800d264:	463d      	mov	r5, r7
 800d266:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d26a:	b10b      	cbz	r3, 800d270 <_svfiprintf_r+0x58>
 800d26c:	2b25      	cmp	r3, #37	; 0x25
 800d26e:	d13e      	bne.n	800d2ee <_svfiprintf_r+0xd6>
 800d270:	ebb7 0a06 	subs.w	sl, r7, r6
 800d274:	d00b      	beq.n	800d28e <_svfiprintf_r+0x76>
 800d276:	4653      	mov	r3, sl
 800d278:	4632      	mov	r2, r6
 800d27a:	4621      	mov	r1, r4
 800d27c:	4640      	mov	r0, r8
 800d27e:	f7ff ff71 	bl	800d164 <__ssputs_r>
 800d282:	3001      	adds	r0, #1
 800d284:	f000 80a4 	beq.w	800d3d0 <_svfiprintf_r+0x1b8>
 800d288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d28a:	4453      	add	r3, sl
 800d28c:	9309      	str	r3, [sp, #36]	; 0x24
 800d28e:	783b      	ldrb	r3, [r7, #0]
 800d290:	2b00      	cmp	r3, #0
 800d292:	f000 809d 	beq.w	800d3d0 <_svfiprintf_r+0x1b8>
 800d296:	2300      	movs	r3, #0
 800d298:	f04f 32ff 	mov.w	r2, #4294967295
 800d29c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2a0:	9304      	str	r3, [sp, #16]
 800d2a2:	9307      	str	r3, [sp, #28]
 800d2a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d2a8:	931a      	str	r3, [sp, #104]	; 0x68
 800d2aa:	462f      	mov	r7, r5
 800d2ac:	2205      	movs	r2, #5
 800d2ae:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d2b2:	4850      	ldr	r0, [pc, #320]	; (800d3f4 <_svfiprintf_r+0x1dc>)
 800d2b4:	f7f2 ff9c 	bl	80001f0 <memchr>
 800d2b8:	9b04      	ldr	r3, [sp, #16]
 800d2ba:	b9d0      	cbnz	r0, 800d2f2 <_svfiprintf_r+0xda>
 800d2bc:	06d9      	lsls	r1, r3, #27
 800d2be:	bf44      	itt	mi
 800d2c0:	2220      	movmi	r2, #32
 800d2c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d2c6:	071a      	lsls	r2, r3, #28
 800d2c8:	bf44      	itt	mi
 800d2ca:	222b      	movmi	r2, #43	; 0x2b
 800d2cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d2d0:	782a      	ldrb	r2, [r5, #0]
 800d2d2:	2a2a      	cmp	r2, #42	; 0x2a
 800d2d4:	d015      	beq.n	800d302 <_svfiprintf_r+0xea>
 800d2d6:	9a07      	ldr	r2, [sp, #28]
 800d2d8:	462f      	mov	r7, r5
 800d2da:	2000      	movs	r0, #0
 800d2dc:	250a      	movs	r5, #10
 800d2de:	4639      	mov	r1, r7
 800d2e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d2e4:	3b30      	subs	r3, #48	; 0x30
 800d2e6:	2b09      	cmp	r3, #9
 800d2e8:	d94d      	bls.n	800d386 <_svfiprintf_r+0x16e>
 800d2ea:	b1b8      	cbz	r0, 800d31c <_svfiprintf_r+0x104>
 800d2ec:	e00f      	b.n	800d30e <_svfiprintf_r+0xf6>
 800d2ee:	462f      	mov	r7, r5
 800d2f0:	e7b8      	b.n	800d264 <_svfiprintf_r+0x4c>
 800d2f2:	4a40      	ldr	r2, [pc, #256]	; (800d3f4 <_svfiprintf_r+0x1dc>)
 800d2f4:	1a80      	subs	r0, r0, r2
 800d2f6:	fa0b f000 	lsl.w	r0, fp, r0
 800d2fa:	4318      	orrs	r0, r3
 800d2fc:	9004      	str	r0, [sp, #16]
 800d2fe:	463d      	mov	r5, r7
 800d300:	e7d3      	b.n	800d2aa <_svfiprintf_r+0x92>
 800d302:	9a03      	ldr	r2, [sp, #12]
 800d304:	1d11      	adds	r1, r2, #4
 800d306:	6812      	ldr	r2, [r2, #0]
 800d308:	9103      	str	r1, [sp, #12]
 800d30a:	2a00      	cmp	r2, #0
 800d30c:	db01      	blt.n	800d312 <_svfiprintf_r+0xfa>
 800d30e:	9207      	str	r2, [sp, #28]
 800d310:	e004      	b.n	800d31c <_svfiprintf_r+0x104>
 800d312:	4252      	negs	r2, r2
 800d314:	f043 0302 	orr.w	r3, r3, #2
 800d318:	9207      	str	r2, [sp, #28]
 800d31a:	9304      	str	r3, [sp, #16]
 800d31c:	783b      	ldrb	r3, [r7, #0]
 800d31e:	2b2e      	cmp	r3, #46	; 0x2e
 800d320:	d10c      	bne.n	800d33c <_svfiprintf_r+0x124>
 800d322:	787b      	ldrb	r3, [r7, #1]
 800d324:	2b2a      	cmp	r3, #42	; 0x2a
 800d326:	d133      	bne.n	800d390 <_svfiprintf_r+0x178>
 800d328:	9b03      	ldr	r3, [sp, #12]
 800d32a:	1d1a      	adds	r2, r3, #4
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	9203      	str	r2, [sp, #12]
 800d330:	2b00      	cmp	r3, #0
 800d332:	bfb8      	it	lt
 800d334:	f04f 33ff 	movlt.w	r3, #4294967295
 800d338:	3702      	adds	r7, #2
 800d33a:	9305      	str	r3, [sp, #20]
 800d33c:	4d2e      	ldr	r5, [pc, #184]	; (800d3f8 <_svfiprintf_r+0x1e0>)
 800d33e:	7839      	ldrb	r1, [r7, #0]
 800d340:	2203      	movs	r2, #3
 800d342:	4628      	mov	r0, r5
 800d344:	f7f2 ff54 	bl	80001f0 <memchr>
 800d348:	b138      	cbz	r0, 800d35a <_svfiprintf_r+0x142>
 800d34a:	2340      	movs	r3, #64	; 0x40
 800d34c:	1b40      	subs	r0, r0, r5
 800d34e:	fa03 f000 	lsl.w	r0, r3, r0
 800d352:	9b04      	ldr	r3, [sp, #16]
 800d354:	4303      	orrs	r3, r0
 800d356:	3701      	adds	r7, #1
 800d358:	9304      	str	r3, [sp, #16]
 800d35a:	7839      	ldrb	r1, [r7, #0]
 800d35c:	4827      	ldr	r0, [pc, #156]	; (800d3fc <_svfiprintf_r+0x1e4>)
 800d35e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d362:	2206      	movs	r2, #6
 800d364:	1c7e      	adds	r6, r7, #1
 800d366:	f7f2 ff43 	bl	80001f0 <memchr>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d038      	beq.n	800d3e0 <_svfiprintf_r+0x1c8>
 800d36e:	4b24      	ldr	r3, [pc, #144]	; (800d400 <_svfiprintf_r+0x1e8>)
 800d370:	bb13      	cbnz	r3, 800d3b8 <_svfiprintf_r+0x1a0>
 800d372:	9b03      	ldr	r3, [sp, #12]
 800d374:	3307      	adds	r3, #7
 800d376:	f023 0307 	bic.w	r3, r3, #7
 800d37a:	3308      	adds	r3, #8
 800d37c:	9303      	str	r3, [sp, #12]
 800d37e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d380:	444b      	add	r3, r9
 800d382:	9309      	str	r3, [sp, #36]	; 0x24
 800d384:	e76d      	b.n	800d262 <_svfiprintf_r+0x4a>
 800d386:	fb05 3202 	mla	r2, r5, r2, r3
 800d38a:	2001      	movs	r0, #1
 800d38c:	460f      	mov	r7, r1
 800d38e:	e7a6      	b.n	800d2de <_svfiprintf_r+0xc6>
 800d390:	2300      	movs	r3, #0
 800d392:	3701      	adds	r7, #1
 800d394:	9305      	str	r3, [sp, #20]
 800d396:	4619      	mov	r1, r3
 800d398:	250a      	movs	r5, #10
 800d39a:	4638      	mov	r0, r7
 800d39c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3a0:	3a30      	subs	r2, #48	; 0x30
 800d3a2:	2a09      	cmp	r2, #9
 800d3a4:	d903      	bls.n	800d3ae <_svfiprintf_r+0x196>
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d0c8      	beq.n	800d33c <_svfiprintf_r+0x124>
 800d3aa:	9105      	str	r1, [sp, #20]
 800d3ac:	e7c6      	b.n	800d33c <_svfiprintf_r+0x124>
 800d3ae:	fb05 2101 	mla	r1, r5, r1, r2
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	4607      	mov	r7, r0
 800d3b6:	e7f0      	b.n	800d39a <_svfiprintf_r+0x182>
 800d3b8:	ab03      	add	r3, sp, #12
 800d3ba:	9300      	str	r3, [sp, #0]
 800d3bc:	4622      	mov	r2, r4
 800d3be:	4b11      	ldr	r3, [pc, #68]	; (800d404 <_svfiprintf_r+0x1ec>)
 800d3c0:	a904      	add	r1, sp, #16
 800d3c2:	4640      	mov	r0, r8
 800d3c4:	f7fd ffd4 	bl	800b370 <_printf_float>
 800d3c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d3cc:	4681      	mov	r9, r0
 800d3ce:	d1d6      	bne.n	800d37e <_svfiprintf_r+0x166>
 800d3d0:	89a3      	ldrh	r3, [r4, #12]
 800d3d2:	065b      	lsls	r3, r3, #25
 800d3d4:	f53f af35 	bmi.w	800d242 <_svfiprintf_r+0x2a>
 800d3d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d3da:	b01d      	add	sp, #116	; 0x74
 800d3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e0:	ab03      	add	r3, sp, #12
 800d3e2:	9300      	str	r3, [sp, #0]
 800d3e4:	4622      	mov	r2, r4
 800d3e6:	4b07      	ldr	r3, [pc, #28]	; (800d404 <_svfiprintf_r+0x1ec>)
 800d3e8:	a904      	add	r1, sp, #16
 800d3ea:	4640      	mov	r0, r8
 800d3ec:	f7fe fa76 	bl	800b8dc <_printf_i>
 800d3f0:	e7ea      	b.n	800d3c8 <_svfiprintf_r+0x1b0>
 800d3f2:	bf00      	nop
 800d3f4:	0800defc 	.word	0x0800defc
 800d3f8:	0800df02 	.word	0x0800df02
 800d3fc:	0800df06 	.word	0x0800df06
 800d400:	0800b371 	.word	0x0800b371
 800d404:	0800d165 	.word	0x0800d165

0800d408 <_sbrk_r>:
 800d408:	b538      	push	{r3, r4, r5, lr}
 800d40a:	4c06      	ldr	r4, [pc, #24]	; (800d424 <_sbrk_r+0x1c>)
 800d40c:	2300      	movs	r3, #0
 800d40e:	4605      	mov	r5, r0
 800d410:	4608      	mov	r0, r1
 800d412:	6023      	str	r3, [r4, #0]
 800d414:	f7fd fe6a 	bl	800b0ec <_sbrk>
 800d418:	1c43      	adds	r3, r0, #1
 800d41a:	d102      	bne.n	800d422 <_sbrk_r+0x1a>
 800d41c:	6823      	ldr	r3, [r4, #0]
 800d41e:	b103      	cbz	r3, 800d422 <_sbrk_r+0x1a>
 800d420:	602b      	str	r3, [r5, #0]
 800d422:	bd38      	pop	{r3, r4, r5, pc}
 800d424:	200008cc 	.word	0x200008cc

0800d428 <__ascii_wctomb>:
 800d428:	b149      	cbz	r1, 800d43e <__ascii_wctomb+0x16>
 800d42a:	2aff      	cmp	r2, #255	; 0xff
 800d42c:	bf85      	ittet	hi
 800d42e:	238a      	movhi	r3, #138	; 0x8a
 800d430:	6003      	strhi	r3, [r0, #0]
 800d432:	700a      	strbls	r2, [r1, #0]
 800d434:	f04f 30ff 	movhi.w	r0, #4294967295
 800d438:	bf98      	it	ls
 800d43a:	2001      	movls	r0, #1
 800d43c:	4770      	bx	lr
 800d43e:	4608      	mov	r0, r1
 800d440:	4770      	bx	lr

0800d442 <memmove>:
 800d442:	4288      	cmp	r0, r1
 800d444:	b510      	push	{r4, lr}
 800d446:	eb01 0302 	add.w	r3, r1, r2
 800d44a:	d807      	bhi.n	800d45c <memmove+0x1a>
 800d44c:	1e42      	subs	r2, r0, #1
 800d44e:	4299      	cmp	r1, r3
 800d450:	d00a      	beq.n	800d468 <memmove+0x26>
 800d452:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d456:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d45a:	e7f8      	b.n	800d44e <memmove+0xc>
 800d45c:	4283      	cmp	r3, r0
 800d45e:	d9f5      	bls.n	800d44c <memmove+0xa>
 800d460:	1881      	adds	r1, r0, r2
 800d462:	1ad2      	subs	r2, r2, r3
 800d464:	42d3      	cmn	r3, r2
 800d466:	d100      	bne.n	800d46a <memmove+0x28>
 800d468:	bd10      	pop	{r4, pc}
 800d46a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d46e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d472:	e7f7      	b.n	800d464 <memmove+0x22>

0800d474 <__malloc_lock>:
 800d474:	4770      	bx	lr

0800d476 <__malloc_unlock>:
 800d476:	4770      	bx	lr

0800d478 <_realloc_r>:
 800d478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d47a:	4607      	mov	r7, r0
 800d47c:	4614      	mov	r4, r2
 800d47e:	460e      	mov	r6, r1
 800d480:	b921      	cbnz	r1, 800d48c <_realloc_r+0x14>
 800d482:	4611      	mov	r1, r2
 800d484:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d488:	f7ff be12 	b.w	800d0b0 <_malloc_r>
 800d48c:	b922      	cbnz	r2, 800d498 <_realloc_r+0x20>
 800d48e:	f7ff fdc1 	bl	800d014 <_free_r>
 800d492:	4625      	mov	r5, r4
 800d494:	4628      	mov	r0, r5
 800d496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d498:	f000 f814 	bl	800d4c4 <_malloc_usable_size_r>
 800d49c:	42a0      	cmp	r0, r4
 800d49e:	d20f      	bcs.n	800d4c0 <_realloc_r+0x48>
 800d4a0:	4621      	mov	r1, r4
 800d4a2:	4638      	mov	r0, r7
 800d4a4:	f7ff fe04 	bl	800d0b0 <_malloc_r>
 800d4a8:	4605      	mov	r5, r0
 800d4aa:	2800      	cmp	r0, #0
 800d4ac:	d0f2      	beq.n	800d494 <_realloc_r+0x1c>
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	4622      	mov	r2, r4
 800d4b2:	f7fd feb5 	bl	800b220 <memcpy>
 800d4b6:	4631      	mov	r1, r6
 800d4b8:	4638      	mov	r0, r7
 800d4ba:	f7ff fdab 	bl	800d014 <_free_r>
 800d4be:	e7e9      	b.n	800d494 <_realloc_r+0x1c>
 800d4c0:	4635      	mov	r5, r6
 800d4c2:	e7e7      	b.n	800d494 <_realloc_r+0x1c>

0800d4c4 <_malloc_usable_size_r>:
 800d4c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4c8:	1f18      	subs	r0, r3, #4
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	bfbc      	itt	lt
 800d4ce:	580b      	ldrlt	r3, [r1, r0]
 800d4d0:	18c0      	addlt	r0, r0, r3
 800d4d2:	4770      	bx	lr

0800d4d4 <_init>:
 800d4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4d6:	bf00      	nop
 800d4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4da:	bc08      	pop	{r3}
 800d4dc:	469e      	mov	lr, r3
 800d4de:	4770      	bx	lr

0800d4e0 <_fini>:
 800d4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4e2:	bf00      	nop
 800d4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4e6:	bc08      	pop	{r3}
 800d4e8:	469e      	mov	lr, r3
 800d4ea:	4770      	bx	lr
