
---------- Begin Simulation Statistics ----------
final_tick                               554156053691                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317138                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965260                       # Number of bytes of host memory used
host_op_rate                                   317133                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.15                       # Real time elapsed on the host
host_tick_rate                              117440592                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000030                       # Number of instructions simulated
sim_ops                                       1000030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000370                       # Number of seconds simulated
sim_ticks                                   370332491                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          30                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    9                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    27                       # Number of integer alu accesses
system.cpu.num_int_insts                           27                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 25                       # number of times the integer registers were written
system.cpu.num_load_insts                          12                       # Number of load instructions
system.cpu.num_mem_refs                            14                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     53.33%     53.33% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     53.33% # Class of executed instruction
system.cpu.op_class::MemRead                       12     40.00%     93.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      6.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            293334                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           294681                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.146509                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.146509                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         5268                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            98309                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.096318                       # Inst execution rate
system.switch_cpus.iew.exec_refs               650929                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             125871                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           85090                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        541966                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       132597                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1320525                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        525058                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6058                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1256938                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        153269                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5189                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        153474                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3599                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1209668                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1245366                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.832473                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1007016                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.086224                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1248992                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1399723                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1024962                       # number of integer regfile writes
system.switch_cpus.ipc                       0.872213                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.872213                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        607494     48.10%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       528852     41.87%     89.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       126653     10.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1262999                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               17383                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013763                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               3      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          16880     97.11%     97.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           500      2.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1280382                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3689374                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1245366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1641030                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1320525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1262999                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       320479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           57                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       113103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1145939                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.102152                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.670493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       702085     61.27%     61.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       112121      9.78%     71.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        83910      7.32%     78.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        96283      8.40%     86.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        88123      7.69%     94.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        42809      3.74%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        17139      1.50%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2914      0.25%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          555      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1145939                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.101604                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       187417                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        44408                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       541966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       132597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2912718                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1146509                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        23920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        48105                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       362634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           362643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       362634                       # number of overall hits
system.cpu.dcache.overall_hits::total          362643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        38067                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        38067                       # number of overall misses
system.cpu.dcache.overall_misses::total         38072                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    924540988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    924540988                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    924540988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    924540988                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           14                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       400701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       400715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           14                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       400701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       400715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.357143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.095001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.095010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.357143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.095001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.095010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24287.203825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24284.014184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24287.203825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24284.014184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               922                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.420824                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20302                       # number of writebacks
system.cpu.dcache.writebacks::total             20302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13896                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13896                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        24171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        24171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    390720503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390720503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    390720503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390720503                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060322                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16164.846428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16164.846428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16164.846428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16164.846428                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23920                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       265145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          265152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        37665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    905932635                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    905932635                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           12                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       302810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       302822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.416667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 24052.373158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24049.180648                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        13741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        23924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    379161625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379161625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.079007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.079004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15848.588238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15848.588238                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        97489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     18608353                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18608353                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        97891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        97893                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.004107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46289.435323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46289.435323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     11558878                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11558878                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46797.076923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46797.076923                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.579139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               94590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.954431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      553785721917                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.045063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.534076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.974742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3229896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3229896                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           28                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       195020                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           195048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           28                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       195020                       # number of overall hits
system.cpu.icache.overall_hits::total          195048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             35                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            35                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1977083                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1977083                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1977083                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1977083                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       195053                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       195083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       195053                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       195083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59911.606061                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56488.085714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59911.606061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56488.085714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       560082                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       560082                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       560082                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       560082                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80011.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80011.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80011.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80011.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           28                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       195020                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          195048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1977083                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1977083                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       195053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       195083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59911.606061                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56488.085714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       560082                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       560082                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80011.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80011.714286                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             8.964846                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      553785721594                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.964853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.013603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.017509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.017578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1560673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1560673                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 553785731200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    370322491                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        21338                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21338                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        21338                       # number of overall hits
system.l2.overall_hits::total                   21338                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2833                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2847                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2833                       # number of overall misses
system.l2.overall_misses::total                  2847                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       553299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    218187469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218740768                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       553299                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    218187469                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218740768                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        24171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24185                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        24171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24185                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.117207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.117207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79042.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77016.402753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76832.022480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79042.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77016.402753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76832.022480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       507055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    199437174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    199944229                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     93106572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       507055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    199437174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    293050801                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.117207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.117207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72436.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70397.872926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70402.897535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76442.177340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72436.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70397.872926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72215.574421                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20302                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20302                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1218                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1218                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     93106572                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93106572                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76442.177340                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76442.177340                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   122                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 125                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     10474567                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10474567                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.506073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83796.536000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83796.536000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      9646679                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9646679                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.506073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77173.432000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77173.432000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       553299                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       553299                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79042.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61477.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       507055                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       507055                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72436.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72436.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        21216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    207712902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    207712902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        23924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.113192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76703.435007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76562.072245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    189790495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    189790495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.113192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70085.116322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70085.116322                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    1244                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1244                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   100                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2133.331866                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              553785721594                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.999953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   618.333462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.964984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1501.033475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.075480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.183232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.260416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2847                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.148682                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.347534                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    773745                       # Number of tag accesses
system.l2.tags.data_accesses                   773745                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585482                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4058                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8116                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8116                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  519424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1402.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     370182548                       # Total gap between requests
system.mem_ctrls.avgGap                      91222.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       155904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       362624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 420983855.829166233540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 2419447.447294058744                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 979184945.454866886139                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         2436                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         5666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     99792682                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       457142                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    171429152                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     40965.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32653.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30255.76                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       155904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       362624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        520320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         1218                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2833                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4065                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       691271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1728177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    420983856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      2419447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    979184945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1405007696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       691271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      2419447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3110718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       691271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1728177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    420983856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      2419447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    979184945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1405007696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8116                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               134989304                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30451232                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          271678976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16632.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33474.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7381                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   707.672131                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   563.371525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   365.930273                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          110     15.03%     15.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           80     10.93%     25.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           47      6.42%     32.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           31      4.23%     36.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           43      5.87%     42.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           23      3.14%     45.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      3.42%     49.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          373     50.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                519424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1402.588249                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3571573.824000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1747291.392000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   25706362.752000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 30296604.576000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 146174198.016000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 41482693.560000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  248978724.120000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   672.311315                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     91720645                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    266381846                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4172103.936000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2059307.712000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   28009610.496000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 30296604.576000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 164382578.976000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 26169434.592000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  255089640.288000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   688.812477                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     57385213                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    300717278                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3940                       # Transaction distribution
system.membus.trans_dist::ReadExReq               125                       # Transaction distribution
system.membus.trans_dist::ReadExResp              125                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3940                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         8130                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   8130                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       520320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  520320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4065                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5533824                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37621628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          125718                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       125107                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         5171                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       120148                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          119774                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.688717                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       321334                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         5166                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1102679                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.906882                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.224444                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       847234     76.83%     76.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       106393      9.65%     86.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        28083      2.55%     89.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         4647      0.42%     89.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        16405      1.49%     90.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        10544      0.96%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         1980      0.18%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7         5864      0.53%     92.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        81529      7.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1102679                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              507830                       # Number of memory references committed
system.switch_cpus.commit.loads                409938                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              85847                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              914153                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       492170     49.22%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       409938     40.99%     90.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        97892      9.79%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        81529                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            85165                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        852525                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            166393                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         36662                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           5189                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       110666                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1372523                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            16                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       197471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1507998                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              125718                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       119780                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                943247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           10388                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.pendingTrapStallCycles           27                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            195053                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1237                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1145939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.316510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.575241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           873511     76.23%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             4504      0.39%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2             6523      0.57%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            48443      4.23%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            65743      5.74%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             9333      0.81%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             6791      0.59%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            53350      4.66%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            77741      6.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1145939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.109653                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.315295                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              221997                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          132008                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           28                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          34701                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            199                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    370332491                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           5189                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           107599                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          241487                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          222                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            178640                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        612797                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1339650                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             4                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3688                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         603851                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           4354                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1427525                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1822299                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1488201                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1072881                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           354569                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              37                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            252881                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2342484                       # The number of ROB reads
system.switch_cpus.rob.writes                 2685991                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             23938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3618                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             247                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           18                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        72272                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 72290                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5693184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5694336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2115                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26300    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26300                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 554156053691                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           41765838                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             11305                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39036165                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               556468908757                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 455248                       # Simulator instruction rate (inst/s)
host_mem_usage                               16967308                       # Number of bytes of host memory used
host_op_rate                                   455254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    24.16                       # Real time elapsed on the host
host_tick_rate                               95719768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000034                       # Number of instructions simulated
sim_ops                                      11000200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002313                       # Number of seconds simulated
sim_ticks                                  2312855066                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3972129                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3979530                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000170                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.716054                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.716054                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   11189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        16889                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1353510                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   659                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.452102                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5154133                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             708389                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          325418                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4529400                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       738984                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10674653                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4445744                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        16747                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10397835                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        743840                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          16665                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        750076                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          10900863                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10362395                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.756319                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8244533                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.447152                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10375174                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11070041                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8313368                       # number of integer regfile writes
system.switch_cpus.ipc                       1.396543                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.396543                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            8      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5245596     50.37%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            5      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4459206     42.82%     93.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       709762      6.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10414583                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              241742                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023212                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           34739     14.37%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     14.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         194573     80.49%     94.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12430      5.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10656286                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     28220417                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10362368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11348113                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10673988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10414583                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       673837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          219                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       476052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7149353                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.456717                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.850574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3577020     50.03%     50.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       900954     12.60%     62.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       697704      9.76%     72.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       720793     10.08%     82.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       657591      9.20%     91.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       340275      4.76%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       183525      2.57%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        48975      0.69%     99.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        22516      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7149353                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.454441                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             31                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           62                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           27                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           62                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1427498                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       256279                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4529400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       738984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22640162                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  7160542                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               21                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              21                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       187119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       374330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3219757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3219757                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3219757                       # number of overall hits
system.cpu.dcache.overall_hits::total         3219757                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       349492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       349492                       # number of overall misses
system.cpu.dcache.overall_misses::total        349492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5190223369                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5190223369                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5190223369                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5190223369                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3569249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3569249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3569249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3569249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.097918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.097918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14850.764450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14850.764450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14850.764450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14850.764450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       110176                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.045649                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       163518                       # number of writebacks
system.cpu.dcache.writebacks::total            163518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       162372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       162372                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       162372                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       162372                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       187120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       187120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       187120                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       187120                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2299553926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2299553926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2299553926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2299553926                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.052426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.052426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052426                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12289.193705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12289.193705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12289.193705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12289.193705                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187119                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2550493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2550493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       338527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        338527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4837537731                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4837537731                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2889020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2889020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.117177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14289.961306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14289.961306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       155675                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       155675                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       182852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       182852                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2230422882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2230422882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12197.968204                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12197.968204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       669264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         669264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    352685638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    352685638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       680229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       680229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32164.672868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32164.672868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     69131044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69131044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16197.526710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16197.526710                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3699105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            187375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.741721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.516383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.483617                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.005923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28741111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28741111                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1250542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1250542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1250542                       # number of overall hits
system.cpu.icache.overall_hits::total         1250542                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total           127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8911893                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8911893                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8911893                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8911893                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1250669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1250669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1250669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1250669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70172.385827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70172.385827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70172.385827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70172.385827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           91                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6898311                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6898311                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6898311                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6898311                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75805.615385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75805.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75805.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75805.615385                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1250542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1250542                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8911893                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8911893                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1250669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1250669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70172.385827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70172.385827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6898311                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6898311                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75805.615385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75805.615385                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            56.959278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1445690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               100                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14456.900000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    54.959278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.107342                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.111249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10005443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10005443                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2312855066                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       176048                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176048                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       176048                       # number of overall hits
system.l2.overall_hits::total                  176048                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           91                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11072                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11163                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           91                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11072                       # number of overall misses
system.l2.overall_misses::total                 11163                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6809809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    865740453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        872550262                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6809809                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    865740453                       # number of overall miss cycles
system.l2.overall_miss_latency::total       872550262                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       187120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187211                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       187120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187211                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.059171                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059628                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.059171                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059628                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74833.065934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78191.876174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78164.495387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74833.065934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78191.876174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78164.495387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       242                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 278                       # number of writebacks
system.l2.writebacks::total                       278                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         4969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6206944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    791820720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    798027664                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    355897956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6206944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    791820720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1153925620                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.059074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.059074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086074                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68208.175824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71632.053555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71604.097263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71623.657879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68208.175824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71632.053555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71610.129080                       # average overall mshr miss latency
system.l2.replacements                          11989                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       163518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           163518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       163518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       163518                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         4969                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4969                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    355897956                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    355897956                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71623.657879                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71623.657879                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3861                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 407                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     38277438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38277438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.095361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.095361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94047.759214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94047.759214                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     35019359                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35019359                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.091612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.091612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89563.578005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89563.578005                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6809809                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6809809                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74833.065934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74833.065934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6206944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6206944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68208.175824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68208.175824                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       172187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        10665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    827463015                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    827463015                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       182852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.058326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77586.780591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77586.780591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        10663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    756801361                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    756801361                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.058315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70974.525087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70974.525087                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    5336                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                5336                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   572                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7817.100134                       # Cycle average of tags in use
system.l2.tags.total_refs                      428603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.237947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.951509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.391735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.717180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1832.637875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    49.072388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5932.329447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.223711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.724161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954236                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2085                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406372                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593628                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6005396                       # Number of tag accesses
system.l2.tags.data_accesses                  6005396                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      9928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002293572182                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           30                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           30                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48292                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                504                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        278                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32228                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      556                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32228                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  556                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1319.066667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    475.000627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2878.198670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            18     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            7     23.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      3.33%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      3.33%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      3.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      3.33%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.766667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.744365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.897634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     13.33%     13.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3     10.00%     23.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     66.67%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      6.67%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      3.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2062592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                35584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    891.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2312237167                       # Total gap between requests
system.mem_ctrls.avgGap                     141058.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       635392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1414272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        34112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 274721926.739182889462                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5036199.704525713809                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 611483192.695654988289                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14748870.563253875822                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         9938                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        22108                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          556                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    356187794                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5134120                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    695856486                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  40610705709                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     35840.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     28209.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     31475.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  73040837.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       636032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1414912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2062592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        35584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        35584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         4969                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        11054                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16114                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    274998641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5036200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    611759907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        891794748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5036200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5036200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     15385313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        15385313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     15385313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    274998641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5036200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    611759907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       907180061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                32208                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 533                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               514731264                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             120844416                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1057178400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15981.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32823.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28634                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                473                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   576.527908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   419.854580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   384.345649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            7      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1008     27.72%     27.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          440     12.10%     40.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          241      6.63%     46.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          218      5.99%     52.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          174      4.78%     57.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          140      3.85%     61.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          102      2.80%     64.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1307     35.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2061312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              34112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              891.241319                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.748871                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    18974644.416000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    9381290.688000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   108325447.776000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  183157.632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 191448756.576001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 710458684.319999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 429476338.199999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1468248319.607999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   634.820721                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    956297922                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     77220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1279337144                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    19311784.128000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    9532098.576000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   104844102.048000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  2528592.864000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 191448756.576001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 698382662.207998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 439631174.976000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1465679171.376000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   633.709908                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    979219392                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     77220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1256415674                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          278                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11700                       # Transaction distribution
system.membus.trans_dist::ReadExReq               391                       # Transaction distribution
system.membus.trans_dist::ReadExResp              391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15723                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2098176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2098176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16114                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            40819953                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          149228596                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1472043                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1439344                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16366                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       949821                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          949498                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.965994                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              54                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       675502                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        16316                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7057563                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.417018                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.729268                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4722304     66.91%     66.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       949533     13.45%     80.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       164899      2.34%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        53420      0.76%     83.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        78430      1.11%     84.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        92283      1.31%     85.88% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        57858      0.82%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        71865      1.02%     87.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       866971     12.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7057563                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000531                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000697                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4926527                       # Number of memory references committed
system.switch_cpus.commit.loads               4246299                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1322515                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8677741                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5074162     50.74%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4246299     42.46%     93.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       680228      6.80%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000697                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       866971                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           513681                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4992260                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1287245                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        339502                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          16665                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       908505                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            58                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10830727                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           208                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1264283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11265271                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1472043                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       949552                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5868123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           33446                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          171                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1250670                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          4419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7149353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.575781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.703987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4945143     69.17%     69.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           204123      2.86%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           126054      1.76%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           311526      4.36%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           403329      5.64%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            97382      1.36%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           232128      3.25%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           255333      3.57%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           574335      8.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7149353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.205577                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.573243                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1556157                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          283108                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1787                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          58756                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            409                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2312855066                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          16665                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           690263                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1112273                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1991                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1447206                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       3880955                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10733409                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           192                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          86705                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3769615                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          42425                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     12709837                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            15568331                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11441539                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               40                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11895813                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           814046                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              21                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2026530                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16866323                       # The number of ROB reads
system.switch_cpus.rob.writes                21444213                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000004                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000170                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            182942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       163796                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35312                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            91                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       561358                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                561540                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     44881536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               44893184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20540                       # Total snoops (count)
system.tol2bus.snoopTraffic                     35584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           207751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 207739     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             207751                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2312855066                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          332173846                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            146965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         302197185                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
