
*** Running vivado
    with args -log Mem_ROM_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mem_ROM_3.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Mem_ROM_3.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 462.098 ; gain = 183.754
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Mem_ROM_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4033c06a49c7953a to dir: C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_3_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/4/0/4033c06a49c7953a/Mem_ROM_3.dcp to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_3_synth_1/Mem_ROM_3.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/4/0/4033c06a49c7953a/Mem_ROM_3_sim_netlist.v to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_3_synth_1/Mem_ROM_3_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/4/0/4033c06a49c7953a/Mem_ROM_3_sim_netlist.vhdl to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_3_synth_1/Mem_ROM_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/4/0/4033c06a49c7953a/Mem_ROM_3_stub.v to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_3_synth_1/Mem_ROM_3_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/4/0/4033c06a49c7953a/Mem_ROM_3_stub.vhdl to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_3_synth_1/Mem_ROM_3_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Mem_ROM_3, cache-ID = 4033c06a49c7953a.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 13:43:26 2024...
