Fitter report for RV32I
Fri Feb  4 17:27:54 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Feb  4 17:27:54 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; RV32I                                       ;
; Top-level Entity Name              ; RV32I                                       ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL006YU256C6G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,815 / 6,272 ( 45 % )                      ;
;     Total combinational functions  ; 2,347 / 6,272 ( 37 % )                      ;
;     Dedicated logic registers      ; 1,405 / 6,272 ( 22 % )                      ;
; Total registers                    ; 1405                                        ;
; Total pins                         ; 132 / 177 ( 75 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 93 / 276,480 ( < 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; auto                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.4%      ;
;     Processor 4            ;   4.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4060 ) ; 0.00 % ( 0 / 4060 )        ; 0.00 % ( 0 / 4060 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4060 ) ; 0.00 % ( 0 / 4060 )        ; 0.00 % ( 0 / 4060 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4050 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/output_files/RV32I.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 2,815 / 6,272 ( 45 % )  ;
;     -- Combinational with no register       ; 1410                    ;
;     -- Register only                        ; 468                     ;
;     -- Combinational with a register        ; 937                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 1913                    ;
;     -- 3 input functions                    ; 333                     ;
;     -- <=2 input functions                  ; 101                     ;
;     -- Register only                        ; 468                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 2221                    ;
;     -- arithmetic mode                      ; 126                     ;
;                                             ;                         ;
; Total registers*                            ; 1,405 / 7,106 ( 20 % )  ;
;     -- Dedicated logic registers            ; 1,405 / 6,272 ( 22 % )  ;
;     -- I/O registers                        ; 0 / 834 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 215 / 392 ( 55 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 132 / 177 ( 75 % )      ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )          ;
; Total block memory bits                     ; 93 / 276,480 ( < 1 % )  ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global signals                              ; 2                       ;
;     -- Global clocks                        ; 2 / 10 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 16.0% / 15.6% / 16.6%   ;
; Peak interconnect usage (total/H/V)         ; 33.7% / 31.2% / 37.1%   ;
; Maximum fan-out                             ; 1406                    ;
; Highest non-global fan-out                  ; 252                     ;
; Total fan-out                               ; 14888                   ;
; Average fan-out                             ; 3.33                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2815 / 6272 ( 45 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1410                 ; 0                              ;
;     -- Register only                        ; 468                  ; 0                              ;
;     -- Combinational with a register        ; 937                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1913                 ; 0                              ;
;     -- 3 input functions                    ; 333                  ; 0                              ;
;     -- <=2 input functions                  ; 101                  ; 0                              ;
;     -- Register only                        ; 468                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2221                 ; 0                              ;
;     -- arithmetic mode                      ; 126                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1405                 ; 0                              ;
;     -- Dedicated logic registers            ; 1405 / 6272 ( 22 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 215 / 392 ( 55 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 132                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 93                   ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; M9K                                         ; 1 / 30 ( 3 % )       ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 14913                ; 5                              ;
;     -- Registered Connections               ; 5087                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 66                   ; 0                              ;
;     -- Output Ports                         ; 66                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                             ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clock                 ; E2    ; 1        ; 0            ; 11           ; 0            ; 1406                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[0]  ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[10] ; L3    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[11] ; F5    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[12] ; K10   ; 4        ; 25           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[13] ; L8    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[14] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[15] ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[16] ; F3    ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[17] ; E7    ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[18] ; A7    ; 8        ; 11           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[19] ; C2    ; 1        ; 0            ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[1]  ; C6    ; 8        ; 9            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[20] ; A6    ; 8        ; 9            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[21] ; B5    ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[22] ; E6    ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[23] ; G2    ; 1        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[24] ; K6    ; 2        ; 0            ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[25] ; M16   ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[26] ; M15   ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[27] ; J1    ; 2        ; 0            ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[28] ; E16   ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[29] ; E15   ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[2]  ; M1    ; 2        ; 0            ; 11           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[30] ; T7    ; 3        ; 13           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[31] ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[3]  ; M2    ; 2        ; 0            ; 11           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[4]  ; A4    ; 8        ; 5            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[5]  ; B6    ; 8        ; 9            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[6]  ; J6    ; 2        ; 0            ; 10           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[7]  ; K8    ; 3        ; 9            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[8]  ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instruction_fetch[9]  ; B1    ; 1        ; 0            ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[0]      ; C8    ; 8        ; 13           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[10]     ; E8    ; 8        ; 13           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[11]     ; T5    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[12]     ; P8    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[13]     ; R16   ; 5        ; 34           ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[14]     ; F8    ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[15]     ; B8    ; 8        ; 16           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[16]     ; L9    ; 4        ; 18           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[17]     ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[18]     ; K9    ; 4        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[19]     ; F9    ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[1]      ; B10   ; 7        ; 21           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[20]     ; T9    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[21]     ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[22]     ; N9    ; 4        ; 21           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[23]     ; M9    ; 4        ; 21           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[24]     ; T10   ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[25]     ; N8    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[26]     ; R12   ; 4        ; 23           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[27]     ; L10   ; 4        ; 25           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[28]     ; R10   ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[29]     ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[2]      ; T8    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[30]     ; R9    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[31]     ; E5    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[3]      ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[4]      ; G11   ; 6        ; 34           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[5]      ; A8    ; 8        ; 16           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[6]      ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[7]      ; J14   ; 5        ; 34           ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[8]      ; E9    ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; read_data_mem[9]      ; B7    ; 8        ; 11           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; reset                 ; E1    ; 1        ; 0            ; 11           ; 7            ; 1401                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; MemRead                 ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MemWrite                ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[0]  ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[10] ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[11] ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[12] ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[13] ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[14] ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[15] ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[16] ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[17] ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[18] ; P6    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[19] ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[1]  ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[20] ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[21] ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[22] ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[23] ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[24] ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[25] ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[26] ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[27] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[28] ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[29] ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[2]  ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[30] ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[31] ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[3]  ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[4]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[5]  ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[6]  ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[7]  ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[8]  ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_mem_adr[9]  ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[0]       ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[10]      ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[11]      ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[12]      ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[13]      ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[14]      ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[15]      ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[16]      ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[17]      ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[18]      ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[19]      ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[1]       ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[20]      ; M8    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[21]      ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[22]      ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[23]      ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[24]      ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[25]      ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[26]      ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[27]      ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[28]      ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[29]      ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[2]       ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[30]      ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[31]      ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[3]       ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[4]       ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[5]       ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[6]       ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[7]       ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[8]       ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; write_data_mem[9]       ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; write_data_mem[19]      ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; write_data_mem[25]      ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; read_data_mem[10]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; read_data_mem[14]       ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; read_data_mem[9]        ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; instruction_fetch[17]   ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; instruction_fetch[22]   ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; instruction_mem_adr[20] ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 15 ( 93 % )  ; 2.5V          ; --           ;
; 2        ; 19 / 19 ( 100 % ) ; 2.5V          ; --           ;
; 3        ; 26 / 26 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 20 / 27 ( 74 % )  ; 2.5V          ; --           ;
; 5        ; 19 / 25 ( 76 % )  ; 2.5V          ; --           ;
; 6        ; 5 / 14 ( 36 % )   ; 2.5V          ; --           ;
; 7        ; 11 / 26 ( 42 % )  ; 2.5V          ; --           ;
; 8        ; 23 / 25 ( 92 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; instruction_mem_adr[9]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; instruction_fetch[4]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; instruction_mem_adr[20]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; instruction_fetch[20]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; instruction_fetch[18]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; read_data_mem[5]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; write_data_mem[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; write_data_mem[18]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; write_data_mem[10]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; instruction_fetch[9]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; instruction_mem_adr[8]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 197        ; 8        ; instruction_mem_adr[0]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 8        ; instruction_fetch[21]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 189        ; 8        ; instruction_fetch[5]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; read_data_mem[9]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; read_data_mem[15]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; write_data_mem[11]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; read_data_mem[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; write_data_mem[9]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; instruction_fetch[19]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; instruction_fetch[1]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; read_data_mem[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; write_data_mem[4]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; write_data_mem[7]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; instruction_mem_adr[5]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; MemRead                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 199        ; 8        ; instruction_mem_adr[3]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; write_data_mem[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; write_data_mem[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; reset                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 23         ; 1        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; read_data_mem[31]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E6       ; 191        ; 8        ; instruction_fetch[22]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; instruction_fetch[17]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; read_data_mem[10]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; read_data_mem[8]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; instruction_fetch[29]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 127        ; 6        ; instruction_fetch[28]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 6          ; 1        ; instruction_fetch[16]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; instruction_fetch[11]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 185        ; 8        ; instruction_fetch[15]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; instruction_mem_adr[29]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; read_data_mem[14]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; read_data_mem[19]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; write_data_mem[24]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; instruction_mem_adr[1]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 13         ; 1        ; instruction_fetch[23]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; read_data_mem[4]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; instruction_fetch[27]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; instruction_fetch[0]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; instruction_fetch[6]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; write_data_mem[16]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; write_data_mem[14]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; write_data_mem[8]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; read_data_mem[7]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; write_data_mem[25]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; write_data_mem[19]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; instruction_mem_adr[15]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; instruction_mem_adr[23]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; instruction_mem_adr[25]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 30         ; 2        ; instruction_fetch[24]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; instruction_fetch[7]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 76         ; 4        ; read_data_mem[18]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; instruction_fetch[12]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; write_data_mem[5]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; instruction_fetch[14]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; instruction_mem_adr[10]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; instruction_mem_adr[6]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; instruction_fetch[10]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; instruction_mem_adr[14]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; instruction_mem_adr[7]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 65         ; 3        ; instruction_mem_adr[27]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; instruction_fetch[13]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; read_data_mem[16]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; read_data_mem[27]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; instruction_mem_adr[12]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; write_data_mem[17]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; write_data_mem[29]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; instruction_fetch[2]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; instruction_fetch[3]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; instruction_mem_adr[24]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 59         ; 3        ; write_data_mem[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 69         ; 3        ; write_data_mem[20]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; read_data_mem[23]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; write_data_mem[15]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; instruction_mem_adr[16]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; instruction_fetch[26]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 125        ; 5        ; instruction_fetch[25]                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 38         ; 2        ; instruction_mem_adr[30]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 37         ; 2        ; instruction_mem_adr[2]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; instruction_fetch[8]                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; instruction_mem_adr[17]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 56         ; 3        ; instruction_mem_adr[11]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; read_data_mem[25]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; read_data_mem[22]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; write_data_mem[13]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; write_data_mem[21]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; write_data_mem[26]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; write_data_mem[28]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; instruction_mem_adr[22]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 43         ; 2        ; instruction_mem_adr[28]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 46         ; 3        ; read_data_mem[17]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; instruction_mem_adr[18]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; read_data_mem[12]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; write_data_mem[31]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; write_data_mem[23]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; write_data_mem[22]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; instruction_mem_adr[4]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; instruction_mem_adr[26]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R4       ; 53         ; 3        ; read_data_mem[3]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 61         ; 3        ; instruction_fetch[31]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; read_data_mem[21]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; instruction_mem_adr[13]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 72         ; 3        ; read_data_mem[29]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; read_data_mem[30]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; read_data_mem[28]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; instruction_mem_adr[31]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; read_data_mem[26]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; write_data_mem[6]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; read_data_mem[13]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; instruction_mem_adr[19]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; MemWrite                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T4       ; 54         ; 3        ; read_data_mem[6]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 62         ; 3        ; read_data_mem[11]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 64         ; 3        ; instruction_mem_adr[21]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; instruction_fetch[30]                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; read_data_mem[2]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; read_data_mem[20]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; read_data_mem[24]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; write_data_mem[12]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; write_data_mem[27]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; write_data_mem[30]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+-------------------------+-------------------------------+
; Pin Name                ; Reason                        ;
+-------------------------+-------------------------------+
; instruction_mem_adr[0]  ; Incomplete set of assignments ;
; instruction_mem_adr[1]  ; Incomplete set of assignments ;
; instruction_mem_adr[2]  ; Incomplete set of assignments ;
; instruction_mem_adr[3]  ; Incomplete set of assignments ;
; instruction_mem_adr[4]  ; Incomplete set of assignments ;
; instruction_mem_adr[5]  ; Incomplete set of assignments ;
; instruction_mem_adr[6]  ; Incomplete set of assignments ;
; instruction_mem_adr[7]  ; Incomplete set of assignments ;
; instruction_mem_adr[8]  ; Incomplete set of assignments ;
; instruction_mem_adr[9]  ; Incomplete set of assignments ;
; instruction_mem_adr[10] ; Incomplete set of assignments ;
; instruction_mem_adr[11] ; Incomplete set of assignments ;
; instruction_mem_adr[12] ; Incomplete set of assignments ;
; instruction_mem_adr[13] ; Incomplete set of assignments ;
; instruction_mem_adr[14] ; Incomplete set of assignments ;
; instruction_mem_adr[15] ; Incomplete set of assignments ;
; instruction_mem_adr[16] ; Incomplete set of assignments ;
; instruction_mem_adr[17] ; Incomplete set of assignments ;
; instruction_mem_adr[18] ; Incomplete set of assignments ;
; instruction_mem_adr[19] ; Incomplete set of assignments ;
; instruction_mem_adr[20] ; Incomplete set of assignments ;
; instruction_mem_adr[21] ; Incomplete set of assignments ;
; instruction_mem_adr[22] ; Incomplete set of assignments ;
; instruction_mem_adr[23] ; Incomplete set of assignments ;
; instruction_mem_adr[24] ; Incomplete set of assignments ;
; instruction_mem_adr[25] ; Incomplete set of assignments ;
; instruction_mem_adr[26] ; Incomplete set of assignments ;
; instruction_mem_adr[27] ; Incomplete set of assignments ;
; instruction_mem_adr[28] ; Incomplete set of assignments ;
; instruction_mem_adr[29] ; Incomplete set of assignments ;
; instruction_mem_adr[30] ; Incomplete set of assignments ;
; instruction_mem_adr[31] ; Incomplete set of assignments ;
; write_data_mem[0]       ; Incomplete set of assignments ;
; write_data_mem[1]       ; Incomplete set of assignments ;
; write_data_mem[2]       ; Incomplete set of assignments ;
; write_data_mem[3]       ; Incomplete set of assignments ;
; write_data_mem[4]       ; Incomplete set of assignments ;
; write_data_mem[5]       ; Incomplete set of assignments ;
; write_data_mem[6]       ; Incomplete set of assignments ;
; write_data_mem[7]       ; Incomplete set of assignments ;
; write_data_mem[8]       ; Incomplete set of assignments ;
; write_data_mem[9]       ; Incomplete set of assignments ;
; write_data_mem[10]      ; Incomplete set of assignments ;
; write_data_mem[11]      ; Incomplete set of assignments ;
; write_data_mem[12]      ; Incomplete set of assignments ;
; write_data_mem[13]      ; Incomplete set of assignments ;
; write_data_mem[14]      ; Incomplete set of assignments ;
; write_data_mem[15]      ; Incomplete set of assignments ;
; write_data_mem[16]      ; Incomplete set of assignments ;
; write_data_mem[17]      ; Incomplete set of assignments ;
; write_data_mem[18]      ; Incomplete set of assignments ;
; write_data_mem[19]      ; Incomplete set of assignments ;
; write_data_mem[20]      ; Incomplete set of assignments ;
; write_data_mem[21]      ; Incomplete set of assignments ;
; write_data_mem[22]      ; Incomplete set of assignments ;
; write_data_mem[23]      ; Incomplete set of assignments ;
; write_data_mem[24]      ; Incomplete set of assignments ;
; write_data_mem[25]      ; Incomplete set of assignments ;
; write_data_mem[26]      ; Incomplete set of assignments ;
; write_data_mem[27]      ; Incomplete set of assignments ;
; write_data_mem[28]      ; Incomplete set of assignments ;
; write_data_mem[29]      ; Incomplete set of assignments ;
; write_data_mem[30]      ; Incomplete set of assignments ;
; write_data_mem[31]      ; Incomplete set of assignments ;
; MemWrite                ; Incomplete set of assignments ;
; MemRead                 ; Incomplete set of assignments ;
; clock                   ; Incomplete set of assignments ;
; reset                   ; Incomplete set of assignments ;
; instruction_fetch[3]    ; Incomplete set of assignments ;
; instruction_fetch[2]    ; Incomplete set of assignments ;
; instruction_fetch[6]    ; Incomplete set of assignments ;
; instruction_fetch[5]    ; Incomplete set of assignments ;
; instruction_fetch[4]    ; Incomplete set of assignments ;
; instruction_fetch[1]    ; Incomplete set of assignments ;
; instruction_fetch[0]    ; Incomplete set of assignments ;
; instruction_fetch[19]   ; Incomplete set of assignments ;
; instruction_fetch[15]   ; Incomplete set of assignments ;
; instruction_fetch[16]   ; Incomplete set of assignments ;
; instruction_fetch[17]   ; Incomplete set of assignments ;
; instruction_fetch[18]   ; Incomplete set of assignments ;
; instruction_fetch[20]   ; Incomplete set of assignments ;
; instruction_fetch[23]   ; Incomplete set of assignments ;
; instruction_fetch[21]   ; Incomplete set of assignments ;
; instruction_fetch[22]   ; Incomplete set of assignments ;
; instruction_fetch[24]   ; Incomplete set of assignments ;
; read_data_mem[1]        ; Incomplete set of assignments ;
; read_data_mem[2]        ; Incomplete set of assignments ;
; read_data_mem[3]        ; Incomplete set of assignments ;
; read_data_mem[4]        ; Incomplete set of assignments ;
; read_data_mem[0]        ; Incomplete set of assignments ;
; read_data_mem[5]        ; Incomplete set of assignments ;
; read_data_mem[6]        ; Incomplete set of assignments ;
; read_data_mem[7]        ; Incomplete set of assignments ;
; read_data_mem[8]        ; Incomplete set of assignments ;
; read_data_mem[9]        ; Incomplete set of assignments ;
; read_data_mem[10]       ; Incomplete set of assignments ;
; read_data_mem[11]       ; Incomplete set of assignments ;
; read_data_mem[12]       ; Incomplete set of assignments ;
; read_data_mem[31]       ; Incomplete set of assignments ;
; read_data_mem[13]       ; Incomplete set of assignments ;
; read_data_mem[14]       ; Incomplete set of assignments ;
; read_data_mem[15]       ; Incomplete set of assignments ;
; read_data_mem[16]       ; Incomplete set of assignments ;
; read_data_mem[17]       ; Incomplete set of assignments ;
; read_data_mem[18]       ; Incomplete set of assignments ;
; read_data_mem[19]       ; Incomplete set of assignments ;
; read_data_mem[20]       ; Incomplete set of assignments ;
; read_data_mem[21]       ; Incomplete set of assignments ;
; read_data_mem[22]       ; Incomplete set of assignments ;
; read_data_mem[23]       ; Incomplete set of assignments ;
; read_data_mem[24]       ; Incomplete set of assignments ;
; read_data_mem[25]       ; Incomplete set of assignments ;
; read_data_mem[26]       ; Incomplete set of assignments ;
; read_data_mem[27]       ; Incomplete set of assignments ;
; read_data_mem[28]       ; Incomplete set of assignments ;
; read_data_mem[29]       ; Incomplete set of assignments ;
; read_data_mem[30]       ; Incomplete set of assignments ;
; instruction_fetch[7]    ; Incomplete set of assignments ;
; instruction_fetch[11]   ; Incomplete set of assignments ;
; instruction_fetch[8]    ; Incomplete set of assignments ;
; instruction_fetch[9]    ; Incomplete set of assignments ;
; instruction_fetch[10]   ; Incomplete set of assignments ;
; instruction_fetch[25]   ; Incomplete set of assignments ;
; instruction_fetch[26]   ; Incomplete set of assignments ;
; instruction_fetch[27]   ; Incomplete set of assignments ;
; instruction_fetch[28]   ; Incomplete set of assignments ;
; instruction_fetch[29]   ; Incomplete set of assignments ;
; instruction_fetch[30]   ; Incomplete set of assignments ;
; instruction_fetch[31]   ; Incomplete set of assignments ;
; instruction_fetch[12]   ; Incomplete set of assignments ;
; instruction_fetch[13]   ; Incomplete set of assignments ;
; instruction_fetch[14]   ; Incomplete set of assignments ;
; instruction_mem_adr[0]  ; Missing location assignment   ;
; instruction_mem_adr[1]  ; Missing location assignment   ;
; instruction_mem_adr[2]  ; Missing location assignment   ;
; instruction_mem_adr[3]  ; Missing location assignment   ;
; instruction_mem_adr[4]  ; Missing location assignment   ;
; instruction_mem_adr[5]  ; Missing location assignment   ;
; instruction_mem_adr[6]  ; Missing location assignment   ;
; instruction_mem_adr[7]  ; Missing location assignment   ;
; instruction_mem_adr[8]  ; Missing location assignment   ;
; instruction_mem_adr[9]  ; Missing location assignment   ;
; instruction_mem_adr[10] ; Missing location assignment   ;
; instruction_mem_adr[11] ; Missing location assignment   ;
; instruction_mem_adr[12] ; Missing location assignment   ;
; instruction_mem_adr[13] ; Missing location assignment   ;
; instruction_mem_adr[14] ; Missing location assignment   ;
; instruction_mem_adr[15] ; Missing location assignment   ;
; instruction_mem_adr[16] ; Missing location assignment   ;
; instruction_mem_adr[17] ; Missing location assignment   ;
; instruction_mem_adr[18] ; Missing location assignment   ;
; instruction_mem_adr[19] ; Missing location assignment   ;
; instruction_mem_adr[20] ; Missing location assignment   ;
; instruction_mem_adr[21] ; Missing location assignment   ;
; instruction_mem_adr[22] ; Missing location assignment   ;
; instruction_mem_adr[23] ; Missing location assignment   ;
; instruction_mem_adr[24] ; Missing location assignment   ;
; instruction_mem_adr[25] ; Missing location assignment   ;
; instruction_mem_adr[26] ; Missing location assignment   ;
; instruction_mem_adr[27] ; Missing location assignment   ;
; instruction_mem_adr[28] ; Missing location assignment   ;
; instruction_mem_adr[29] ; Missing location assignment   ;
; instruction_mem_adr[30] ; Missing location assignment   ;
; instruction_mem_adr[31] ; Missing location assignment   ;
; write_data_mem[0]       ; Missing location assignment   ;
; write_data_mem[1]       ; Missing location assignment   ;
; write_data_mem[2]       ; Missing location assignment   ;
; write_data_mem[3]       ; Missing location assignment   ;
; write_data_mem[4]       ; Missing location assignment   ;
; write_data_mem[5]       ; Missing location assignment   ;
; write_data_mem[6]       ; Missing location assignment   ;
; write_data_mem[7]       ; Missing location assignment   ;
; write_data_mem[8]       ; Missing location assignment   ;
; write_data_mem[9]       ; Missing location assignment   ;
; write_data_mem[10]      ; Missing location assignment   ;
; write_data_mem[11]      ; Missing location assignment   ;
; write_data_mem[12]      ; Missing location assignment   ;
; write_data_mem[13]      ; Missing location assignment   ;
; write_data_mem[14]      ; Missing location assignment   ;
; write_data_mem[15]      ; Missing location assignment   ;
; write_data_mem[16]      ; Missing location assignment   ;
; write_data_mem[17]      ; Missing location assignment   ;
; write_data_mem[18]      ; Missing location assignment   ;
; write_data_mem[19]      ; Missing location assignment   ;
; write_data_mem[20]      ; Missing location assignment   ;
; write_data_mem[21]      ; Missing location assignment   ;
; write_data_mem[22]      ; Missing location assignment   ;
; write_data_mem[23]      ; Missing location assignment   ;
; write_data_mem[24]      ; Missing location assignment   ;
; write_data_mem[25]      ; Missing location assignment   ;
; write_data_mem[26]      ; Missing location assignment   ;
; write_data_mem[27]      ; Missing location assignment   ;
; write_data_mem[28]      ; Missing location assignment   ;
; write_data_mem[29]      ; Missing location assignment   ;
; write_data_mem[30]      ; Missing location assignment   ;
; write_data_mem[31]      ; Missing location assignment   ;
; MemWrite                ; Missing location assignment   ;
; MemRead                 ; Missing location assignment   ;
; clock                   ; Missing location assignment   ;
; reset                   ; Missing location assignment   ;
; instruction_fetch[3]    ; Missing location assignment   ;
; instruction_fetch[2]    ; Missing location assignment   ;
; instruction_fetch[6]    ; Missing location assignment   ;
; instruction_fetch[5]    ; Missing location assignment   ;
; instruction_fetch[4]    ; Missing location assignment   ;
; instruction_fetch[1]    ; Missing location assignment   ;
; instruction_fetch[0]    ; Missing location assignment   ;
; instruction_fetch[19]   ; Missing location assignment   ;
; instruction_fetch[15]   ; Missing location assignment   ;
; instruction_fetch[16]   ; Missing location assignment   ;
; instruction_fetch[17]   ; Missing location assignment   ;
; instruction_fetch[18]   ; Missing location assignment   ;
; instruction_fetch[20]   ; Missing location assignment   ;
; instruction_fetch[23]   ; Missing location assignment   ;
; instruction_fetch[21]   ; Missing location assignment   ;
; instruction_fetch[22]   ; Missing location assignment   ;
; instruction_fetch[24]   ; Missing location assignment   ;
; read_data_mem[1]        ; Missing location assignment   ;
; read_data_mem[2]        ; Missing location assignment   ;
; read_data_mem[3]        ; Missing location assignment   ;
; read_data_mem[4]        ; Missing location assignment   ;
; read_data_mem[0]        ; Missing location assignment   ;
; read_data_mem[5]        ; Missing location assignment   ;
; read_data_mem[6]        ; Missing location assignment   ;
; read_data_mem[7]        ; Missing location assignment   ;
; read_data_mem[8]        ; Missing location assignment   ;
; read_data_mem[9]        ; Missing location assignment   ;
; read_data_mem[10]       ; Missing location assignment   ;
; read_data_mem[11]       ; Missing location assignment   ;
; read_data_mem[12]       ; Missing location assignment   ;
; read_data_mem[31]       ; Missing location assignment   ;
; read_data_mem[13]       ; Missing location assignment   ;
; read_data_mem[14]       ; Missing location assignment   ;
; read_data_mem[15]       ; Missing location assignment   ;
; read_data_mem[16]       ; Missing location assignment   ;
; read_data_mem[17]       ; Missing location assignment   ;
; read_data_mem[18]       ; Missing location assignment   ;
; read_data_mem[19]       ; Missing location assignment   ;
; read_data_mem[20]       ; Missing location assignment   ;
; read_data_mem[21]       ; Missing location assignment   ;
; read_data_mem[22]       ; Missing location assignment   ;
; read_data_mem[23]       ; Missing location assignment   ;
; read_data_mem[24]       ; Missing location assignment   ;
; read_data_mem[25]       ; Missing location assignment   ;
; read_data_mem[26]       ; Missing location assignment   ;
; read_data_mem[27]       ; Missing location assignment   ;
; read_data_mem[28]       ; Missing location assignment   ;
; read_data_mem[29]       ; Missing location assignment   ;
; read_data_mem[30]       ; Missing location assignment   ;
; instruction_fetch[7]    ; Missing location assignment   ;
; instruction_fetch[11]   ; Missing location assignment   ;
; instruction_fetch[8]    ; Missing location assignment   ;
; instruction_fetch[9]    ; Missing location assignment   ;
; instruction_fetch[10]   ; Missing location assignment   ;
; instruction_fetch[25]   ; Missing location assignment   ;
; instruction_fetch[26]   ; Missing location assignment   ;
; instruction_fetch[27]   ; Missing location assignment   ;
; instruction_fetch[28]   ; Missing location assignment   ;
; instruction_fetch[29]   ; Missing location assignment   ;
; instruction_fetch[30]   ; Missing location assignment   ;
; instruction_fetch[31]   ; Missing location assignment   ;
; instruction_fetch[12]   ; Missing location assignment   ;
; instruction_fetch[13]   ; Missing location assignment   ;
; instruction_fetch[14]   ; Missing location assignment   ;
+-------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                             ; Entity Name            ; Library Name ;
+------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |RV32I                                                     ; 2815 (0)    ; 1405 (0)                  ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 132  ; 0            ; 1410 (0)     ; 468 (0)           ; 937 (0)          ; |RV32I                                                                                                                                                                          ; RV32I                  ; work         ;
;    |RV32I_control:RV32I_control_1|                         ; 149 (0)     ; 30 (0)                    ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 6 (0)             ; 53 (0)           ; |RV32I|RV32I_control:RV32I_control_1                                                                                                                                            ; RV32I_control          ; work         ;
;       |decode_stage_control:decode_stage_control_1|        ; 96 (29)     ; 24 (15)                   ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (14)      ; 2 (0)             ; 41 (7)           ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1                                                                                                ; decode_stage_control   ; work         ;
;          |altshift_taps:MemToReg_execute_rtl_0|            ; 11 (0)      ; 6 (0)                     ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 2 (0)             ; 4 (0)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0                                                           ; altshift_taps          ; work         ;
;             |shift_taps_4km:auto_generated|                ; 11 (4)      ; 6 (3)                     ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 2 (2)             ; 4 (1)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated                             ; shift_taps_4km         ; work         ;
;                |altsyncram_k861:altsyncram4|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 93          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4 ; altsyncram_k861        ; work         ;
;                |cntr_i8h:cntr5|                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5              ; cntr_i8h               ; work         ;
;                |cntr_vof:cntr1|                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1              ; cntr_vof               ; work         ;
;          |branch_forwarding_unit:branch_forwarding_unit_1| ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 6 (6)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|branch_forwarding_unit:branch_forwarding_unit_1                                                ; branch_forwarding_unit ; work         ;
;          |control:control_1|                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|control:control_1                                                                              ; control                ; work         ;
;          |hazard_unit:hazard_unit_1|                       ; 28 (28)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 14 (14)          ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1                                                                      ; hazard_unit            ; work         ;
;          |mux_2to1_stall:mux_2to1_stall_1|                 ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|mux_2to1_stall:mux_2to1_stall_1                                                                ; mux_2to1_stall         ; work         ;
;       |execute_stage_control:execute_stage_control_1|      ; 59 (4)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 3 (3)             ; 19 (0)           ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1                                                                                              ; execute_stage_control  ; work         ;
;          |alu_control:alu_control_1|                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|alu_control:alu_control_1                                                                    ; alu_control            ; work         ;
;          |forwarding_unit:forwarding_unit_1|               ; 47 (47)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 16 (16)          ; |RV32I|RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|forwarding_unit:forwarding_unit_1                                                            ; forwarding_unit        ; work         ;
;       |mem_stage_control:mem_stage_control_1|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |RV32I|RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1                                                                                                      ; mem_stage_control      ; work         ;
;    |decode_stage:decode_stage_1|                           ; 2005 (114)  ; 1107 (115)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 888 (0)      ; 412 (7)           ; 705 (73)         ; |RV32I|decode_stage:decode_stage_1                                                                                                                                              ; decode_stage           ; work         ;
;       |equality_checker:equality_checker_1|                ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; |RV32I|decode_stage:decode_stage_1|equality_checker:equality_checker_1                                                                                                          ; equality_checker       ; work         ;
;       |immediate_generator:immediate_generator_1|          ; 54 (54)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 36 (36)          ; |RV32I|decode_stage:decode_stage_1|immediate_generator:immediate_generator_1                                                                                                    ; immediate_generator    ; work         ;
;       |mux_4to1:mux_4to1_Rs1_forwarding|                   ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; |RV32I|decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs1_forwarding                                                                                                             ; mux_4to1               ; work         ;
;       |mux_4to1:mux_4to1_Rs2_forwarding|                   ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |RV32I|decode_stage:decode_stage_1|mux_4to1:mux_4to1_Rs2_forwarding                                                                                                             ; mux_4to1               ; work         ;
;       |reg_file:register_file|                             ; 1743 (0)    ; 992 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 742 (0)      ; 405 (0)           ; 596 (0)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file                                                                                                                       ; reg_file               ; work         ;
;          |dec_5to32:dec|                                   ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 2 (2)            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec                                                                                                         ; dec_5to32              ; work         ;
;          |mux_32to1:mux1|                                  ; 645 (645)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 335 (335)    ; 0 (0)             ; 310 (310)        ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux1                                                                                                        ; mux_32to1              ; work         ;
;          |mux_32to1:mux2|                                  ; 648 (648)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 366 (366)    ; 0 (0)             ; 282 (282)        ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|mux_32to1:mux2                                                                                                        ; mux_32to1              ; work         ;
;          |reg:\gen_reg:10:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:10:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:11:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 9 (9)            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:11:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:12:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:12:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:13:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:13:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:14:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:14:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:15:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 22 (22)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:15:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:16:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:16:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:17:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 11 (11)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:17:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:18:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:18:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:19:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:19:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:1:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:1:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:20:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:20:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:21:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:21:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:22:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:22:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:23:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:23:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:24:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 25 (25)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:24:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:25:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 14 (14)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:25:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:26:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 21 (21)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:26:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:27:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 17 (17)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:27:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:28:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 29 (29)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:28:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:29:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:29:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:2:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:2:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:30:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 20 (20)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:30:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:31:reg_i|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 20 (20)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:31:reg_i                                                                                                 ; reg                    ; work         ;
;          |reg:\gen_reg:3:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 16 (16)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:3:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:4:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 27 (27)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:4:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:5:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 19 (19)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:5:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:6:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:6:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:7:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 29 (29)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:7:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:8:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 15 (15)          ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:8:reg_i                                                                                                  ; reg                    ; work         ;
;          |reg:\gen_reg:9:reg_i|                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 5 (5)            ; |RV32I|decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:9:reg_i                                                                                                  ; reg                    ; work         ;
;    |execute_stage:execute_stage_1|                         ; 537 (85)    ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 430 (16)     ; 3 (3)             ; 104 (25)         ; |RV32I|execute_stage:execute_stage_1                                                                                                                                            ; execute_stage          ; work         ;
;       |absolute_value:absolute_value_1|                    ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|absolute_value:absolute_value_1                                                                                                            ; absolute_value         ; work         ;
;       |alu:alu_inst|                                       ; 191 (27)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (26)     ; 0 (0)             ; 1 (1)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst                                                                                                                               ; alu                    ; work         ;
;          |add_sub:add_sub_1|                               ; 65 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1                                                                                                             ; add_sub                ; work         ;
;             |lpm_add_sub:Add0|                             ; 65 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0                                                                                            ; lpm_add_sub            ; work         ;
;                |add_sub_ivi:auto_generated|                ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|add_sub:add_sub_1|lpm_add_sub:Add0|add_sub_ivi:auto_generated                                                                 ; add_sub_ivi            ; work         ;
;          |barrel_shifter:barrel_shifter_1|                 ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1                                                                                               ; barrel_shifter         ; work         ;
;             |mux_2to1_bit:\gen_stage0:2:mux_i|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:2:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:30:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:30:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:3:mux_i|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:3:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:4:mux_i|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:4:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage0:5:mux_i|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage0:5:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:10:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:10:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:11:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:11:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:12:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:12:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:13:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:13:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:14:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:14:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:15:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:15:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:16:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:16:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:17:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:17:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:18:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:18:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:19:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:19:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:20:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:20:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:21:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:21:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:22:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:22:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:23:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:23:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:24:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:24:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:25:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:25:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:26:mux_i|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:26:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:27:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:27:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:28:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:28:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:29:mux_i|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:29:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:4:mux_i|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:4:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:5:mux_i|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:5:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:6:mux_i|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:6:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:7:mux_i|             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:7:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:8:mux_i|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:8:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage1:9:mux_i|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage1:9:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:10:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:10:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:11:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:11:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:12:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:12:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:13:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:13:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:14:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:14:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:15:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:15:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:16:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:16:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:17:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:17:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:18:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:18:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:19:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:19:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:20:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:20:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:21:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:21:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:22:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:22:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:23:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:23:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:24:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:24:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:25:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:25:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:26:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:26:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:27:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:27:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:8:mux_i|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:8:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage2:9:mux_i|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage2:9:mux_i                                                              ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:16:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:16:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:17:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:17:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:18:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:18:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:19:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:19:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:20:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:20:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:21:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:21:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:22:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:22:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage3:23:mux_i|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage3:23:mux_i                                                             ; mux_2to1_bit           ; work         ;
;             |mux_2to1_bit:\gen_stage4:1:mux_i|             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |RV32I|execute_stage:execute_stage_1|alu:alu_inst|barrel_shifter:barrel_shifter_1|mux_2to1_bit:\gen_stage4:1:mux_i                                                              ; mux_2to1_bit           ; work         ;
;       |mux_2to1:alu_b_mux|                                 ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |RV32I|execute_stage:execute_stage_1|mux_2to1:alu_b_mux                                                                                                                         ; mux_2to1               ; work         ;
;       |mux_2to1:mux_2to1_alu_abs|                          ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 0 (0)             ; 13 (13)          ; |RV32I|execute_stage:execute_stage_1|mux_2to1:mux_2to1_alu_abs                                                                                                                  ; mux_2to1               ; work         ;
;       |mux_2to1:mux_PC|                                    ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 33 (33)          ; |RV32I|execute_stage:execute_stage_1|mux_2to1:mux_PC                                                                                                                            ; mux_2to1               ; work         ;
;       |mux_4to1:forward_B_mux|                             ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 30 (30)          ; |RV32I|execute_stage:execute_stage_1|mux_4to1:forward_B_mux                                                                                                                     ; mux_4to1               ; work         ;
;    |fetch_stage:fetch_stage_1|                             ; 126 (94)    ; 126 (94)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (41)           ; 84 (53)          ; |RV32I|fetch_stage:fetch_stage_1                                                                                                                                                ; fetch_stage            ; work         ;
;       |mux_2to1:pcinputmux|                                ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 30 (30)          ; |RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux                                                                                                                            ; mux_2to1               ; work         ;
;       |reg:PC|                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |RV32I|fetch_stage:fetch_stage_1|reg:PC                                                                                                                                         ; reg                    ; work         ;
;    |mem_stage:mem_stage_1|                                 ; 71 (71)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 66 (66)          ; |RV32I|mem_stage:mem_stage_1                                                                                                                                                    ; mem_stage              ; work         ;
;    |wb_stage:wb_stage_1|                                   ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 62 (0)           ; |RV32I|wb_stage:wb_stage_1                                                                                                                                                      ; wb_stage               ; work         ;
;       |mux_4to1:mux_4to1_1|                                ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 62 (62)          ; |RV32I|wb_stage:wb_stage_1|mux_4to1:mux_4to1_1                                                                                                                                  ; mux_4to1               ; work         ;
+------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+-------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------------+----------+---------------+---------------+-----------------------+-----+------+
; instruction_mem_adr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_mem_adr[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; write_data_mem[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MemWrite                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MemRead                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[3]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[2]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[1]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[19]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[15]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[16]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[17]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[18]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[20]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[23]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[21]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[22]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[24]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[1]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[2]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[3]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[4]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[5]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[6]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[7]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[8]        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[9]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[10]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[11]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[12]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[31]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[13]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[14]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[15]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[16]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[17]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[18]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[19]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[20]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[21]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[22]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[23]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[24]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[25]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[26]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; read_data_mem[27]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[28]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[29]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; read_data_mem[30]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[11]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[8]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[9]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[10]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[25]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[26]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[27]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[28]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[29]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; instruction_fetch[30]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[31]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; instruction_fetch[12]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[13]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; instruction_fetch[14]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clock                                                                                                             ;                   ;         ;
; reset                                                                                                             ;                   ;         ;
; instruction_fetch[3]                                                                                              ;                   ;         ;
; instruction_fetch[2]                                                                                              ;                   ;         ;
; instruction_fetch[6]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[6]                                                            ; 0                 ; 6       ;
;      - RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|comb~1 ; 0                 ; 6       ;
; instruction_fetch[5]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[5]                                                            ; 1                 ; 6       ;
;      - RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|comb~1 ; 1                 ; 6       ;
; instruction_fetch[4]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[4]                                                            ; 1                 ; 6       ;
;      - RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|comb~1 ; 1                 ; 6       ;
; instruction_fetch[1]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[1]                                                            ; 1                 ; 6       ;
;      - RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|comb~0 ; 1                 ; 6       ;
; instruction_fetch[0]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[0]                                                            ; 0                 ; 6       ;
;      - RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|comb~0 ; 0                 ; 6       ;
; instruction_fetch[19]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[19]                                                           ; 0                 ; 6       ;
; instruction_fetch[15]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[15]                                                           ; 0                 ; 6       ;
; instruction_fetch[16]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[16]                                                           ; 1                 ; 6       ;
; instruction_fetch[17]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[17]                                                           ; 1                 ; 6       ;
; instruction_fetch[18]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[18]                                                           ; 0                 ; 6       ;
; instruction_fetch[20]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[20]                                                           ; 0                 ; 6       ;
; instruction_fetch[23]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[23]                                                           ; 1                 ; 6       ;
; instruction_fetch[21]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[21]                                                           ; 1                 ; 6       ;
; instruction_fetch[22]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[22]                                                           ; 0                 ; 6       ;
; instruction_fetch[24]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[24]                                                           ; 0                 ; 6       ;
; read_data_mem[1]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[1]                                                                      ; 0                 ; 6       ;
; read_data_mem[2]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[2]~feeder                                                               ; 1                 ; 6       ;
; read_data_mem[3]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[3]                                                                      ; 0                 ; 6       ;
; read_data_mem[4]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[4]~feeder                                                               ; 0                 ; 6       ;
; read_data_mem[0]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[0]~feeder                                                               ; 0                 ; 6       ;
; read_data_mem[5]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[5]                                                                      ; 0                 ; 6       ;
; read_data_mem[6]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[6]                                                                      ; 0                 ; 6       ;
; read_data_mem[7]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[7]                                                                      ; 1                 ; 6       ;
; read_data_mem[8]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[8]                                                                      ; 1                 ; 6       ;
; read_data_mem[9]                                                                                                  ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[9]                                                                      ; 0                 ; 6       ;
; read_data_mem[10]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[10]                                                                     ; 1                 ; 6       ;
; read_data_mem[11]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[11]                                                                     ; 0                 ; 6       ;
; read_data_mem[12]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[12]                                                                     ; 0                 ; 6       ;
; read_data_mem[31]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[31]                                                                     ; 0                 ; 6       ;
; read_data_mem[13]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[13]                                                                     ; 0                 ; 6       ;
; read_data_mem[14]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[14]                                                                     ; 1                 ; 6       ;
; read_data_mem[15]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[15]                                                                     ; 1                 ; 6       ;
; read_data_mem[16]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[16]                                                                     ; 1                 ; 6       ;
; read_data_mem[17]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[17]                                                                     ; 0                 ; 6       ;
; read_data_mem[18]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[18]                                                                     ; 0                 ; 6       ;
; read_data_mem[19]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[19]                                                                     ; 0                 ; 6       ;
; read_data_mem[20]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[20]                                                                     ; 1                 ; 6       ;
; read_data_mem[21]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[21]                                                                     ; 0                 ; 6       ;
; read_data_mem[22]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[22]                                                                     ; 1                 ; 6       ;
; read_data_mem[23]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[23]                                                                     ; 0                 ; 6       ;
; read_data_mem[24]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[24]                                                                     ; 0                 ; 6       ;
; read_data_mem[25]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[25]                                                                     ; 0                 ; 6       ;
; read_data_mem[26]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[26]                                                                     ; 1                 ; 6       ;
; read_data_mem[27]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[27]                                                                     ; 0                 ; 6       ;
; read_data_mem[28]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[28]                                                                     ; 0                 ; 6       ;
; read_data_mem[29]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[29]                                                                     ; 0                 ; 6       ;
; read_data_mem[30]                                                                                                 ;                   ;         ;
;      - mem_stage:mem_stage_1|read_data_wb[30]                                                                     ; 0                 ; 6       ;
; instruction_fetch[7]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[7]~feeder                                                     ; 0                 ; 6       ;
; instruction_fetch[11]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[11]                                                           ; 0                 ; 6       ;
; instruction_fetch[8]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[8]~feeder                                                     ; 1                 ; 6       ;
; instruction_fetch[9]                                                                                              ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[9]                                                            ; 0                 ; 6       ;
; instruction_fetch[10]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[10]~feeder                                                    ; 0                 ; 6       ;
; instruction_fetch[25]                                                                                             ;                   ;         ;
; instruction_fetch[26]                                                                                             ;                   ;         ;
; instruction_fetch[27]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[27]                                                           ; 1                 ; 6       ;
; instruction_fetch[28]                                                                                             ;                   ;         ;
; instruction_fetch[29]                                                                                             ;                   ;         ;
; instruction_fetch[30]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[30]                                                           ; 1                 ; 6       ;
; instruction_fetch[31]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[31]                                                           ; 1                 ; 6       ;
; instruction_fetch[12]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[12]                                                           ; 0                 ; 6       ;
; instruction_fetch[13]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[13]~feeder                                                    ; 0                 ; 6       ;
; instruction_fetch[14]                                                                                             ;                   ;         ;
;      - fetch_stage:fetch_stage_1|instruction_decode[14]                                                           ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                             ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|AbsSel                                                                                                 ; FF_X9_Y9_N7        ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_comb_bita0~0 ; LCCOMB_X14_Y7_N22  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6                               ; FF_X14_Y7_N5       ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|FetchPipeWrite~0                                                             ; LCCOMB_X10_Y10_N26 ; 94      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|PcWrite~0                                                                    ; LCCOMB_X10_Y10_N8  ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                                                                            ; PIN_E2             ; 1406    ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~42                                                                                                         ; LCCOMB_X11_Y14_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~44                                                                                                         ; LCCOMB_X11_Y14_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~46                                                                                                         ; LCCOMB_X11_Y14_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~49                                                                                                         ; LCCOMB_X11_Y17_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~50                                                                                                         ; LCCOMB_X11_Y17_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~51                                                                                                         ; LCCOMB_X11_Y14_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~53                                                                                                         ; LCCOMB_X11_Y17_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~54                                                                                                         ; LCCOMB_X11_Y17_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~55                                                                                                         ; LCCOMB_X11_Y17_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~56                                                                                                         ; LCCOMB_X11_Y17_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~58                                                                                                         ; LCCOMB_X11_Y17_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~59                                                                                                         ; LCCOMB_X11_Y14_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~60                                                                                                         ; LCCOMB_X11_Y14_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~62                                                                                                         ; LCCOMB_X11_Y14_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~64                                                                                                         ; LCCOMB_X11_Y14_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~65                                                                                                         ; LCCOMB_X14_Y17_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~66                                                                                                         ; LCCOMB_X11_Y14_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~67                                                                                                         ; LCCOMB_X14_Y17_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~68                                                                                                         ; LCCOMB_X14_Y14_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~69                                                                                                         ; LCCOMB_X11_Y14_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~70                                                                                                         ; LCCOMB_X14_Y14_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~71                                                                                                         ; LCCOMB_X14_Y17_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~72                                                                                                         ; LCCOMB_X14_Y14_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~73                                                                                                         ; LCCOMB_X14_Y17_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~74                                                                                                         ; LCCOMB_X11_Y17_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~75                                                                                                         ; LCCOMB_X14_Y17_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~76                                                                                                         ; LCCOMB_X14_Y17_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~77                                                                                                         ; LCCOMB_X14_Y14_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~78                                                                                                         ; LCCOMB_X14_Y17_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~79                                                                                                         ; LCCOMB_X11_Y14_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; decode_stage:decode_stage_1|reg_file:register_file|dec_5to32:dec|Ram0~80                                                                                                         ; LCCOMB_X14_Y17_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_stage_1|alu_result_mem[5]~32                                                                                                                               ; LCCOMB_X18_Y3_N0   ; 19      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fetch_stage:fetch_stage_1|reg:PC|Q[0]~0                                                                                                                                          ; LCCOMB_X8_Y10_N24  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                            ; PIN_E1             ; 1401    ; Async. clear ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clock ; PIN_E2   ; 1406    ; 150                                  ; Global Clock         ; GCLK4            ; --                        ;
; reset ; PIN_E1   ; 1401    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 31           ; 3            ; 31           ; yes                    ; no                      ; yes                    ; yes                     ; 93   ; 3                           ; 31                          ; 3                           ; 31                          ; 93                  ; 1    ; None ; M9K_X15_Y7_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,168 / 32,401 ( 16 % ) ;
; C16 interconnects     ; 137 / 1,326 ( 10 % )    ;
; C4 interconnects      ; 3,369 / 21,816 ( 15 % ) ;
; Direct links          ; 559 / 32,401 ( 2 % )    ;
; Global clocks         ; 2 / 10 ( 20 % )         ;
; Local interconnects   ; 1,639 / 10,320 ( 16 % ) ;
; R24 interconnects     ; 138 / 1,289 ( 11 % )    ;
; R4 interconnects      ; 4,122 / 28,186 ( 15 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.09) ; Number of LABs  (Total = 215) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 6                             ;
; 3                                           ; 1                             ;
; 4                                           ; 9                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 5                             ;
; 8                                           ; 13                            ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 1                             ;
; 12                                          ; 11                            ;
; 13                                          ; 5                             ;
; 14                                          ; 14                            ;
; 15                                          ; 4                             ;
; 16                                          ; 129                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.72) ; Number of LABs  (Total = 215) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 202                           ;
; 1 Clock                            ; 203                           ;
; 1 Clock enable                     ; 47                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 10                            ;
; 2 Clock enables                    ; 113                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.50) ; Number of LABs  (Total = 215) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 8                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 4                             ;
; 12                                           ; 10                            ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 5                             ;
; 16                                           ; 9                             ;
; 17                                           ; 11                            ;
; 18                                           ; 16                            ;
; 19                                           ; 21                            ;
; 20                                           ; 12                            ;
; 21                                           ; 7                             ;
; 22                                           ; 6                             ;
; 23                                           ; 1                             ;
; 24                                           ; 16                            ;
; 25                                           ; 7                             ;
; 26                                           ; 11                            ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 3                             ;
; 30                                           ; 8                             ;
; 31                                           ; 5                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.85) ; Number of LABs  (Total = 215) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 6                             ;
; 2                                                ; 13                            ;
; 3                                                ; 5                             ;
; 4                                                ; 8                             ;
; 5                                                ; 14                            ;
; 6                                                ; 20                            ;
; 7                                                ; 15                            ;
; 8                                                ; 17                            ;
; 9                                                ; 14                            ;
; 10                                               ; 7                             ;
; 11                                               ; 11                            ;
; 12                                               ; 11                            ;
; 13                                               ; 8                             ;
; 14                                               ; 9                             ;
; 15                                               ; 9                             ;
; 16                                               ; 7                             ;
; 17                                               ; 6                             ;
; 18                                               ; 7                             ;
; 19                                               ; 0                             ;
; 20                                               ; 0                             ;
; 21                                               ; 5                             ;
; 22                                               ; 4                             ;
; 23                                               ; 4                             ;
; 24                                               ; 10                            ;
; 25                                               ; 2                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 3                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 23.36) ; Number of LABs  (Total = 215) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 0                             ;
; 3                                            ; 5                             ;
; 4                                            ; 0                             ;
; 5                                            ; 0                             ;
; 6                                            ; 3                             ;
; 7                                            ; 6                             ;
; 8                                            ; 0                             ;
; 9                                            ; 6                             ;
; 10                                           ; 3                             ;
; 11                                           ; 7                             ;
; 12                                           ; 8                             ;
; 13                                           ; 5                             ;
; 14                                           ; 2                             ;
; 15                                           ; 6                             ;
; 16                                           ; 5                             ;
; 17                                           ; 7                             ;
; 18                                           ; 10                            ;
; 19                                           ; 7                             ;
; 20                                           ; 7                             ;
; 21                                           ; 6                             ;
; 22                                           ; 4                             ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 7                             ;
; 26                                           ; 5                             ;
; 27                                           ; 7                             ;
; 28                                           ; 2                             ;
; 29                                           ; 5                             ;
; 30                                           ; 13                            ;
; 31                                           ; 7                             ;
; 32                                           ; 8                             ;
; 33                                           ; 7                             ;
; 34                                           ; 8                             ;
; 35                                           ; 12                            ;
; 36                                           ; 12                            ;
; 37                                           ; 9                             ;
; 38                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules               ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass              ; 0            ; 0            ; 0            ; 0            ; 0            ; 132       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 66           ; 0            ; 0            ; 0            ; 66           ; 66           ; 0            ; 66           ; 0            ; 0            ; 66           ; 0            ; 132       ; 132       ; 132       ; 0            ; 0            ;
; Total Unchecked         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable      ; 132          ; 132          ; 132          ; 132          ; 132          ; 0         ; 132          ; 132          ; 132          ; 132          ; 132          ; 132          ; 132          ; 66           ; 132          ; 132          ; 132          ; 66           ; 66           ; 132          ; 66           ; 132          ; 132          ; 66           ; 132          ; 0         ; 0         ; 0         ; 132          ; 132          ;
; Total Fail              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; instruction_mem_adr[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[25] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[26] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[27] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[28] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[29] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[30] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_mem_adr[31] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; write_data_mem[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MemWrite                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MemRead                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; clock                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; reset                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; read_data_mem[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_fetch[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device 10CL006YU256C6G for design RV32I
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL010YU256C6G is compatible
    Info (176445): Device 10CL016YU256C6G is compatible
    Info (176445): Device 10CL025YU256C6G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 132 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 30
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 130 (unused VREF, 2.5V VCCIO, 64 input, 66 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 1.52 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/output_files/RV32I.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Fri Feb  4 17:27:55 2022
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/output_files/RV32I.fit.smsg.


