[2025-09-17 12:53:06] START suite=qualcomm_srv trace=srv419_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv419_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3339821 heartbeat IPC: 2.994 cumulative IPC: 2.994 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6161618 heartbeat IPC: 3.544 cumulative IPC: 3.246 (Simulation time: 00 hr 01 min 22 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6161618 cumulative IPC: 3.246 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6161618 cumulative IPC: 3.246 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 11815012 heartbeat IPC: 1.769 cumulative IPC: 1.769 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17694432 heartbeat IPC: 1.701 cumulative IPC: 1.734 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 23442565 heartbeat IPC: 1.74 cumulative IPC: 1.736 (Simulation time: 00 hr 04 min 20 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 28933671 heartbeat IPC: 1.821 cumulative IPC: 1.757 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 34614223 heartbeat IPC: 1.76 cumulative IPC: 1.757 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 40210692 heartbeat IPC: 1.787 cumulative IPC: 1.762 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 45871845 heartbeat IPC: 1.766 cumulative IPC: 1.763 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 51600191 heartbeat IPC: 1.746 cumulative IPC: 1.761 (Simulation time: 00 hr 08 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv419_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000022 cycles: 57107028 heartbeat IPC: 1.816 cumulative IPC: 1.767 (Simulation time: 00 hr 09 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 56283149 cumulative IPC: 1.777 (Simulation time: 00 hr 10 min 51 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 56283149 cumulative IPC: 1.777 (Simulation time: 00 hr 10 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv419_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.777 instructions: 100000001 cycles: 56283149
CPU 0 Branch Prediction Accuracy: 97.03% MPKI: 5.427 Average ROB Occupancy at Mispredict: 85.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00142
BRANCH_INDIRECT: 0.00698
BRANCH_CONDITIONAL: 5.412
BRANCH_DIRECT_CALL: 0.00359
BRANCH_INDIRECT_CALL: 0.0017
BRANCH_RETURN: 0.00219


====Backend Stall Breakdown====
ROB_STALL: 736896
LQ_STALL: 17
SQ_STALL: 1333168


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.79604
REPLAY_LOAD: 93.732895
NON_REPLAY_LOAD: 13.712515

== Total ==
ADDR_TRANS: 146030
REPLAY_LOAD: 127383
NON_REPLAY_LOAD: 463483

== Counts ==
ADDR_TRANS: 1108
REPLAY_LOAD: 1359
NON_REPLAY_LOAD: 33800

cpu0->cpu0_STLB TOTAL        ACCESS:     935020 HIT:     892285 MISS:      42735 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     935020 HIT:     892285 MISS:      42735 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 181.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     693532 HIT:     380889 MISS:     312643 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     453177 HIT:     275046 MISS:     178131 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      60801 HIT:       6029 MISS:      54772 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      83250 HIT:      82555 MISS:        695 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96304 HIT:      17259 MISS:      79045 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15013661 HIT:   14622591 MISS:     391070 MSHR_MERGE:     121442
cpu0->cpu0_L1I LOAD         ACCESS:   15013661 HIT:   14622591 MISS:     391070 MSHR_MERGE:     121442
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27102239 HIT:   26310488 MISS:     791751 MSHR_MERGE:     451096
cpu0->cpu0_L1D LOAD         ACCESS:   14984637 HIT:   14608107 MISS:     376530 MSHR_MERGE:     192980
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12014644 HIT:   11696005 MISS:     318639 MSHR_MERGE:     257838
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102958 HIT:       6376 MISS:      96582 MSHR_MERGE:        278
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12819828 HIT:   12720165 MISS:      99663 MSHR_MERGE:      57320
cpu0->cpu0_ITLB LOAD         ACCESS:   12819828 HIT:   12720165 MISS:      99663 MSHR_MERGE:      57320
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.79 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24941920 HIT:   23644743 MISS:    1297177 MSHR_MERGE:     404500
cpu0->cpu0_DTLB LOAD         ACCESS:   24941920 HIT:   23644743 MISS:    1297177 MSHR_MERGE:     404500
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.17 cycles
cpu0->LLC TOTAL        ACCESS:     385805 HIT:     161765 MISS:     224040 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     178131 HIT:      45876 MISS:     132255 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54772 HIT:      13657 MISS:      41115 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      73857 HIT:      73590 MISS:        267 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79045 HIT:      28642 MISS:      50403 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6401
  ROW_BUFFER_MISS:     217299
  AVG DBUS CONGESTED CYCLE: 6.485
Channel 0 WQ ROW_BUFFER_HIT:      10543
  ROW_BUFFER_MISS:      45407
  FULL:          0
Channel 0 REFRESHES ISSUED:       4690

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1021108        10382         7314        25825
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          271          423         2958         7880
  STLB miss resolved @ L2C                0          545         2437         5481        22236
  STLB miss resolved @ LLC                0          881         4359         5363        24677
  STLB miss resolved @ MEM                0         1230         8005        16807        46170

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27582         2158        48271         2690         1240
---------------------------------------------------------------
  STLB miss resolved @ L1D               33           10           62          550          302
  STLB miss resolved @ L2C               14           35           34          155           60
  STLB miss resolved @ LLC               55           32          151         1595          469
  STLB miss resolved @ MEM               27           11          102         1020          896
[2025-09-17 13:03:58] END   suite=qualcomm_srv trace=srv419_ap (rc=0)
