#[doc = "Register `ST0CH1SET` reader"]
pub type R = crate::R<St0ch1setSpec>;
#[doc = "Register `ST0CH1SET` writer"]
pub type W = crate::W<St0ch1setSpec>;
#[doc = "Field `CH1SSEV` reader - Software event generates channel 1"]
pub type Ch1ssevR = crate::BitReader;
#[doc = "Field `CH1SSEV` writer - Software event generates channel 1"]
pub type Ch1ssevW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SRST` reader - Slave_TIMER0 reset event generates channel 1"]
pub type Ch1srstR = crate::BitReader;
#[doc = "Field `CH1SRST` writer - Slave_TIMER0 reset event generates channel 1"]
pub type Ch1srstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SPER` reader - Slave_TIMER0 period event generates channel 1"]
pub type Ch1sperR = crate::BitReader;
#[doc = "Field `CH1SPER` writer - Slave_TIMER0 period event generates channel 1"]
pub type Ch1sperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SCMP0` reader - Slave_TIMER0 compare 0 event generates channel 1"]
pub type Ch1scmp0R = crate::BitReader;
#[doc = "Field `CH1SCMP0` writer - Slave_TIMER0 compare 0 event generates channel 1"]
pub type Ch1scmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SCMP1` reader - Slave_TIMER0 compare 1 event generates channel 1"]
pub type Ch1scmp1R = crate::BitReader;
#[doc = "Field `CH1SCMP1` writer - Slave_TIMER0 compare 1 event generates channel 1"]
pub type Ch1scmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SCMP2` reader - Slave_TIMER0 compare 2 event generates channel 1"]
pub type Ch1scmp2R = crate::BitReader;
#[doc = "Field `CH1SCMP2` writer - Slave_TIMER0 compare 2 event generates channel 1"]
pub type Ch1scmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SCMP3` reader - Slave_TIMER0 compare 3 event generates channel 1"]
pub type Ch1scmp3R = crate::BitReader;
#[doc = "Field `CH1SCMP3` writer - Slave_TIMER0 compare 3 event generates channel 1"]
pub type Ch1scmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SMTPER` reader - Master_TIMER period event generates channel 1"]
pub type Ch1smtperR = crate::BitReader;
#[doc = "Field `CH1SMTPER` writer - Master_TIMER period event generates channel 1"]
pub type Ch1smtperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SMTCMP0` reader - Master_TIMER compare 0 event generates channel 1"]
pub type Ch1smtcmp0R = crate::BitReader;
#[doc = "Field `CH1SMTCMP0` writer - Master_TIMER compare 0 event generates channel 1"]
pub type Ch1smtcmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SMTCMP1` reader - Master_TIMER compare 1 event generates channel 1"]
pub type Ch1smtcmp1R = crate::BitReader;
#[doc = "Field `CH1SMTCMP1` writer - Master_TIMER compare 1 event generates channel 1"]
pub type Ch1smtcmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SMTCMP2` reader - Master_TIMER compare 2 event generates channel 1"]
pub type Ch1smtcmp2R = crate::BitReader;
#[doc = "Field `CH1SMTCMP2` writer - Master_TIMER compare 2 event generates channel 1"]
pub type Ch1smtcmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SMTCMP3` reader - Master_TIMER compare 3 event generates channel 1"]
pub type Ch1smtcmp3R = crate::BitReader;
#[doc = "Field `CH1SMTCMP3` writer - Master_TIMER compare 3 event generates channel 1"]
pub type Ch1smtcmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV0` reader - Slave_TIMER0 interconnection event 0 generates channel 1"]
pub type Ch1sstev0R = crate::BitReader;
#[doc = "Field `CH1SSTEV0` writer - Slave_TIMER0 interconnection event 0 generates channel 1"]
pub type Ch1sstev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV1` reader - Slave_TIMER0 interconnection event 1 generates channel 1"]
pub type Ch1sstev1R = crate::BitReader;
#[doc = "Field `CH1SSTEV1` writer - Slave_TIMER0 interconnection event 1 generates channel 1"]
pub type Ch1sstev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV2` reader - Slave_TIMER0 interconnection event 2 generates channel 1"]
pub type Ch1sstev2R = crate::BitReader;
#[doc = "Field `CH1SSTEV2` writer - Slave_TIMER0 interconnection event 2 generates channel 1"]
pub type Ch1sstev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV3` reader - Slave_TIMER0 interconnection event 3 generates channel 1"]
pub type Ch1sstev3R = crate::BitReader;
#[doc = "Field `CH1SSTEV3` writer - Slave_TIMER0 interconnection event 3 generates channel 1"]
pub type Ch1sstev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV4` reader - Slave_TIMER0 interconnection event 4 generates channel 1"]
pub type Ch1sstev4R = crate::BitReader;
#[doc = "Field `CH1SSTEV4` writer - Slave_TIMER0 interconnection event 4 generates channel 1"]
pub type Ch1sstev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV5` reader - Slave_TIMER0 interconnection event 5 generates channel 1"]
pub type Ch1sstev5R = crate::BitReader;
#[doc = "Field `CH1SSTEV5` writer - Slave_TIMER0 interconnection event 5 generates channel 1"]
pub type Ch1sstev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV6` reader - Slave_TIMER0 interconnection event 6 generates channel 1"]
pub type Ch1sstev6R = crate::BitReader;
#[doc = "Field `CH1SSTEV6` writer - Slave_TIMER0 interconnection event 6 generates channel 1"]
pub type Ch1sstev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV7` reader - Slave_TIMER0 interconnection event 7 generates channel 1"]
pub type Ch1sstev7R = crate::BitReader;
#[doc = "Field `CH1SSTEV7` writer - Slave_TIMER0 interconnection event 7 generates channel 1"]
pub type Ch1sstev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SSTEV8` reader - Slave_TIMER0 interconnection event 8 generates channel 1"]
pub type Ch1sstev8R = crate::BitReader;
#[doc = "Field `CH1SSTEV8` writer - Slave_TIMER0 interconnection event 8 generates channel 1"]
pub type Ch1sstev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV0` reader - External event 0 generates channel 1"]
pub type Ch1sexev0R = crate::BitReader;
#[doc = "Field `CH1SEXEV0` writer - External event 0 generates channel 1"]
pub type Ch1sexev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV1` reader - External event 1 generates channel 1"]
pub type Ch1sexev1R = crate::BitReader;
#[doc = "Field `CH1SEXEV1` writer - External event 1 generates channel 1"]
pub type Ch1sexev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV2` reader - External event 2 generates channel 1"]
pub type Ch1sexev2R = crate::BitReader;
#[doc = "Field `CH1SEXEV2` writer - External event 2 generates channel 1"]
pub type Ch1sexev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV3` reader - External event 3 generates channel 1"]
pub type Ch1sexev3R = crate::BitReader;
#[doc = "Field `CH1SEXEV3` writer - External event 3 generates channel 1"]
pub type Ch1sexev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV4` reader - External event 4 generates channel 1"]
pub type Ch1sexev4R = crate::BitReader;
#[doc = "Field `CH1SEXEV4` writer - External event 4 generates channel 1"]
pub type Ch1sexev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV5` reader - External event 5 generates channel 1"]
pub type Ch1sexev5R = crate::BitReader;
#[doc = "Field `CH1SEXEV5` writer - External event 5 generates channel 1"]
pub type Ch1sexev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV6` reader - External event 6 generates channel 1"]
pub type Ch1sexev6R = crate::BitReader;
#[doc = "Field `CH1SEXEV6` writer - External event 6 generates channel 1"]
pub type Ch1sexev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV7` reader - External event 7 generates channel 1"]
pub type Ch1sexev7R = crate::BitReader;
#[doc = "Field `CH1SEXEV7` writer - External event 7 generates channel 1"]
pub type Ch1sexev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV8` reader - External event 8 generates channel 1"]
pub type Ch1sexev8R = crate::BitReader;
#[doc = "Field `CH1SEXEV8` writer - External event 8 generates channel 1"]
pub type Ch1sexev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SEXEV9` reader - External event 9 generates channel 1"]
pub type Ch1sexev9R = crate::BitReader;
#[doc = "Field `CH1SEXEV9` writer - External event 9 generates channel 1"]
pub type Ch1sexev9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1SUP` reader - Update event generates channel 1"]
pub type Ch1supR = crate::BitReader;
#[doc = "Field `CH1SUP` writer - Update event generates channel 1"]
pub type Ch1supW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Software event generates channel 1"]
    #[inline(always)]
    pub fn ch1ssev(&self) -> Ch1ssevR {
        Ch1ssevR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Slave_TIMER0 reset event generates channel 1"]
    #[inline(always)]
    pub fn ch1srst(&self) -> Ch1srstR {
        Ch1srstR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Slave_TIMER0 period event generates channel 1"]
    #[inline(always)]
    pub fn ch1sper(&self) -> Ch1sperR {
        Ch1sperR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave_TIMER0 compare 0 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp0(&self) -> Ch1scmp0R {
        Ch1scmp0R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Slave_TIMER0 compare 1 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp1(&self) -> Ch1scmp1R {
        Ch1scmp1R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Slave_TIMER0 compare 2 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp2(&self) -> Ch1scmp2R {
        Ch1scmp2R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Slave_TIMER0 compare 3 event generates channel 1"]
    #[inline(always)]
    pub fn ch1scmp3(&self) -> Ch1scmp3R {
        Ch1scmp3R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtper(&self) -> Ch1smtperR {
        Ch1smtperR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp0(&self) -> Ch1smtcmp0R {
        Ch1smtcmp0R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp1(&self) -> Ch1smtcmp1R {
        Ch1smtcmp1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp2(&self) -> Ch1smtcmp2R {
        Ch1smtcmp2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 1"]
    #[inline(always)]
    pub fn ch1smtcmp3(&self) -> Ch1smtcmp3R {
        Ch1smtcmp3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Slave_TIMER0 interconnection event 0 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev0(&self) -> Ch1sstev0R {
        Ch1sstev0R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Slave_TIMER0 interconnection event 1 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev1(&self) -> Ch1sstev1R {
        Ch1sstev1R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Slave_TIMER0 interconnection event 2 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev2(&self) -> Ch1sstev2R {
        Ch1sstev2R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Slave_TIMER0 interconnection event 3 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev3(&self) -> Ch1sstev3R {
        Ch1sstev3R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Slave_TIMER0 interconnection event 4 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev4(&self) -> Ch1sstev4R {
        Ch1sstev4R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Slave_TIMER0 interconnection event 5 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev5(&self) -> Ch1sstev5R {
        Ch1sstev5R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Slave_TIMER0 interconnection event 6 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev6(&self) -> Ch1sstev6R {
        Ch1sstev6R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Slave_TIMER0 interconnection event 7 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev7(&self) -> Ch1sstev7R {
        Ch1sstev7R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Slave_TIMER0 interconnection event 8 generates channel 1"]
    #[inline(always)]
    pub fn ch1sstev8(&self) -> Ch1sstev8R {
        Ch1sstev8R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - External event 0 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev0(&self) -> Ch1sexev0R {
        Ch1sexev0R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - External event 1 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev1(&self) -> Ch1sexev1R {
        Ch1sexev1R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - External event 2 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev2(&self) -> Ch1sexev2R {
        Ch1sexev2R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - External event 3 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev3(&self) -> Ch1sexev3R {
        Ch1sexev3R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - External event 4 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev4(&self) -> Ch1sexev4R {
        Ch1sexev4R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - External event 5 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev5(&self) -> Ch1sexev5R {
        Ch1sexev5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - External event 6 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev6(&self) -> Ch1sexev6R {
        Ch1sexev6R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - External event 7 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev7(&self) -> Ch1sexev7R {
        Ch1sexev7R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - External event 8 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev8(&self) -> Ch1sexev8R {
        Ch1sexev8R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - External event 9 generates channel 1"]
    #[inline(always)]
    pub fn ch1sexev9(&self) -> Ch1sexev9R {
        Ch1sexev9R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Update event generates channel 1"]
    #[inline(always)]
    pub fn ch1sup(&self) -> Ch1supR {
        Ch1supR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1ssev(&mut self) -> Ch1ssevW<St0ch1setSpec> {
        Ch1ssevW::new(self, 0)
    }
    #[doc = "Bit 1 - Slave_TIMER0 reset event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1srst(&mut self) -> Ch1srstW<St0ch1setSpec> {
        Ch1srstW::new(self, 1)
    }
    #[doc = "Bit 2 - Slave_TIMER0 period event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sper(&mut self) -> Ch1sperW<St0ch1setSpec> {
        Ch1sperW::new(self, 2)
    }
    #[doc = "Bit 3 - Slave_TIMER0 compare 0 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp0(&mut self) -> Ch1scmp0W<St0ch1setSpec> {
        Ch1scmp0W::new(self, 3)
    }
    #[doc = "Bit 4 - Slave_TIMER0 compare 1 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp1(&mut self) -> Ch1scmp1W<St0ch1setSpec> {
        Ch1scmp1W::new(self, 4)
    }
    #[doc = "Bit 5 - Slave_TIMER0 compare 2 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp2(&mut self) -> Ch1scmp2W<St0ch1setSpec> {
        Ch1scmp2W::new(self, 5)
    }
    #[doc = "Bit 6 - Slave_TIMER0 compare 3 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1scmp3(&mut self) -> Ch1scmp3W<St0ch1setSpec> {
        Ch1scmp3W::new(self, 6)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtper(&mut self) -> Ch1smtperW<St0ch1setSpec> {
        Ch1smtperW::new(self, 7)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp0(&mut self) -> Ch1smtcmp0W<St0ch1setSpec> {
        Ch1smtcmp0W::new(self, 8)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp1(&mut self) -> Ch1smtcmp1W<St0ch1setSpec> {
        Ch1smtcmp1W::new(self, 9)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp2(&mut self) -> Ch1smtcmp2W<St0ch1setSpec> {
        Ch1smtcmp2W::new(self, 10)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1smtcmp3(&mut self) -> Ch1smtcmp3W<St0ch1setSpec> {
        Ch1smtcmp3W::new(self, 11)
    }
    #[doc = "Bit 12 - Slave_TIMER0 interconnection event 0 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev0(&mut self) -> Ch1sstev0W<St0ch1setSpec> {
        Ch1sstev0W::new(self, 12)
    }
    #[doc = "Bit 13 - Slave_TIMER0 interconnection event 1 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev1(&mut self) -> Ch1sstev1W<St0ch1setSpec> {
        Ch1sstev1W::new(self, 13)
    }
    #[doc = "Bit 14 - Slave_TIMER0 interconnection event 2 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev2(&mut self) -> Ch1sstev2W<St0ch1setSpec> {
        Ch1sstev2W::new(self, 14)
    }
    #[doc = "Bit 15 - Slave_TIMER0 interconnection event 3 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev3(&mut self) -> Ch1sstev3W<St0ch1setSpec> {
        Ch1sstev3W::new(self, 15)
    }
    #[doc = "Bit 16 - Slave_TIMER0 interconnection event 4 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev4(&mut self) -> Ch1sstev4W<St0ch1setSpec> {
        Ch1sstev4W::new(self, 16)
    }
    #[doc = "Bit 17 - Slave_TIMER0 interconnection event 5 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev5(&mut self) -> Ch1sstev5W<St0ch1setSpec> {
        Ch1sstev5W::new(self, 17)
    }
    #[doc = "Bit 18 - Slave_TIMER0 interconnection event 6 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev6(&mut self) -> Ch1sstev6W<St0ch1setSpec> {
        Ch1sstev6W::new(self, 18)
    }
    #[doc = "Bit 19 - Slave_TIMER0 interconnection event 7 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev7(&mut self) -> Ch1sstev7W<St0ch1setSpec> {
        Ch1sstev7W::new(self, 19)
    }
    #[doc = "Bit 20 - Slave_TIMER0 interconnection event 8 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sstev8(&mut self) -> Ch1sstev8W<St0ch1setSpec> {
        Ch1sstev8W::new(self, 20)
    }
    #[doc = "Bit 21 - External event 0 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev0(&mut self) -> Ch1sexev0W<St0ch1setSpec> {
        Ch1sexev0W::new(self, 21)
    }
    #[doc = "Bit 22 - External event 1 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev1(&mut self) -> Ch1sexev1W<St0ch1setSpec> {
        Ch1sexev1W::new(self, 22)
    }
    #[doc = "Bit 23 - External event 2 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev2(&mut self) -> Ch1sexev2W<St0ch1setSpec> {
        Ch1sexev2W::new(self, 23)
    }
    #[doc = "Bit 24 - External event 3 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev3(&mut self) -> Ch1sexev3W<St0ch1setSpec> {
        Ch1sexev3W::new(self, 24)
    }
    #[doc = "Bit 25 - External event 4 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev4(&mut self) -> Ch1sexev4W<St0ch1setSpec> {
        Ch1sexev4W::new(self, 25)
    }
    #[doc = "Bit 26 - External event 5 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev5(&mut self) -> Ch1sexev5W<St0ch1setSpec> {
        Ch1sexev5W::new(self, 26)
    }
    #[doc = "Bit 27 - External event 6 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev6(&mut self) -> Ch1sexev6W<St0ch1setSpec> {
        Ch1sexev6W::new(self, 27)
    }
    #[doc = "Bit 28 - External event 7 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev7(&mut self) -> Ch1sexev7W<St0ch1setSpec> {
        Ch1sexev7W::new(self, 28)
    }
    #[doc = "Bit 29 - External event 8 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev8(&mut self) -> Ch1sexev8W<St0ch1setSpec> {
        Ch1sexev8W::new(self, 29)
    }
    #[doc = "Bit 30 - External event 9 generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sexev9(&mut self) -> Ch1sexev9W<St0ch1setSpec> {
        Ch1sexev9W::new(self, 30)
    }
    #[doc = "Bit 31 - Update event generates channel 1"]
    #[inline(always)]
    #[must_use]
    pub fn ch1sup(&mut self) -> Ch1supW<St0ch1setSpec> {
        Ch1supW::new(self, 31)
    }
}
#[doc = "SHRTIMER Slave_TIMER0 channel 1 set request register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`st0ch1set::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`st0ch1set::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct St0ch1setSpec;
impl crate::RegisterSpec for St0ch1setSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`st0ch1set::R`](R) reader structure"]
impl crate::Readable for St0ch1setSpec {}
#[doc = "`write(|w| ..)` method takes [`st0ch1set::W`](W) writer structure"]
impl crate::Writable for St0ch1setSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ST0CH1SET to value 0"]
impl crate::Resettable for St0ch1setSpec {
    const RESET_VALUE: u32 = 0;
}
