{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,9,10]],"date-time":"2019-09-10T18:43:09Z","timestamp":1568140989103},"reference-count":0,"publisher":"IEEE","isbn-type":[{"value":"9781538662403","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/micro.2018.00061","type":"proceedings-article","created":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T00:43:35Z","timestamp":1544748215000},"source":"Crossref","is-referenced-by-count":1,"title":["Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture"],"prefix":"10.1109","author":[{"given":"Byungchul","family":"Hong","sequence":"first","affiliation":[]},{"given":"Yeonju","family":"Ro","sequence":"additional","affiliation":[]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Fukuoka","start":{"date-parts":[[2018,10,20]]},"end":{"date-parts":[[2018,10,24]]}},"container-title":["2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8573939\/8574517\/08574578.pdf?arnumber=8574578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,15]],"date-time":"2019-01-15T09:16:56Z","timestamp":1547543816000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"ISBN":["9781538662403"],"references-count":0,"URL":"http:\/\/dx.doi.org\/10.1109\/micro.2018.00061","relation":{}}}