    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_1__0__PORT EQU 15
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT15_AG
Pin_1__AMUX EQU CYREG_PRT15_AMUX
Pin_1__BIE EQU CYREG_PRT15_BIE
Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_1__BYP EQU CYREG_PRT15_BYP
Pin_1__CTL EQU CYREG_PRT15_CTL
Pin_1__DM0 EQU CYREG_PRT15_DM0
Pin_1__DM1 EQU CYREG_PRT15_DM1
Pin_1__DM2 EQU CYREG_PRT15_DM2
Pin_1__DR EQU CYREG_PRT15_DR
Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 15
Pin_1__PRT EQU CYREG_PRT15_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_1__PS EQU CYREG_PRT15_PS
Pin_1__SHIFT EQU 2
Pin_1__SLW EQU CYREG_PRT15_SLW

; Comp_1_ctComp
Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_1_ctComp__CMP_MASK EQU 0x01
Comp_1_ctComp__CMP_NUMBER EQU 0
Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x01
Comp_1_ctComp__WRK_SHIFT EQU 0

; Comp_2_ctComp
Comp_2_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_2_ctComp__CMP_MASK EQU 0x04
Comp_2_ctComp__CMP_NUMBER EQU 2
Comp_2_ctComp__CR EQU CYREG_CMP2_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x04
Comp_2_ctComp__LUT__MSK_SHIFT EQU 2
Comp_2_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x04
Comp_2_ctComp__LUT__SR_SHIFT EQU 2
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x04
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x04
Comp_2_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x04
Comp_2_ctComp__WRK_SHIFT EQU 2

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; test_pin
test_pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
test_pin__0__MASK EQU 0x02
test_pin__0__PC EQU CYREG_PRT12_PC1
test_pin__0__PORT EQU 12
test_pin__0__SHIFT EQU 1
test_pin__AG EQU CYREG_PRT12_AG
test_pin__BIE EQU CYREG_PRT12_BIE
test_pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
test_pin__BYP EQU CYREG_PRT12_BYP
test_pin__DM0 EQU CYREG_PRT12_DM0
test_pin__DM1 EQU CYREG_PRT12_DM1
test_pin__DM2 EQU CYREG_PRT12_DM2
test_pin__DR EQU CYREG_PRT12_DR
test_pin__INP_DIS EQU CYREG_PRT12_INP_DIS
test_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
test_pin__MASK EQU 0x02
test_pin__PORT EQU 12
test_pin__PRT EQU CYREG_PRT12_PRT
test_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
test_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
test_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
test_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
test_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
test_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
test_pin__PS EQU CYREG_PRT12_PS
test_pin__SHIFT EQU 1
test_pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
test_pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
test_pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
test_pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
test_pin__SLW EQU CYREG_PRT12_SLW

; OSC1_Comp_ctComp
OSC1_Comp_ctComp__CLK EQU CYREG_CMP3_CLK
OSC1_Comp_ctComp__CMP_MASK EQU 0x08
OSC1_Comp_ctComp__CMP_NUMBER EQU 3
OSC1_Comp_ctComp__CR EQU CYREG_CMP3_CR
OSC1_Comp_ctComp__LUT__CR EQU CYREG_LUT3_CR
OSC1_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
OSC1_Comp_ctComp__LUT__MSK_MASK EQU 0x08
OSC1_Comp_ctComp__LUT__MSK_SHIFT EQU 3
OSC1_Comp_ctComp__LUT__MX EQU CYREG_LUT3_MX
OSC1_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
OSC1_Comp_ctComp__LUT__SR_MASK EQU 0x08
OSC1_Comp_ctComp__LUT__SR_SHIFT EQU 3
OSC1_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
OSC1_Comp_ctComp__PM_ACT_MSK EQU 0x08
OSC1_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
OSC1_Comp_ctComp__PM_STBY_MSK EQU 0x08
OSC1_Comp_ctComp__SW0 EQU CYREG_CMP3_SW0
OSC1_Comp_ctComp__SW2 EQU CYREG_CMP3_SW2
OSC1_Comp_ctComp__SW3 EQU CYREG_CMP3_SW3
OSC1_Comp_ctComp__SW4 EQU CYREG_CMP3_SW4
OSC1_Comp_ctComp__SW6 EQU CYREG_CMP3_SW6
OSC1_Comp_ctComp__TR0 EQU CYREG_CMP3_TR0
OSC1_Comp_ctComp__TR1 EQU CYREG_CMP3_TR1
OSC1_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
OSC1_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
OSC1_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
OSC1_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
OSC1_Comp_ctComp__WRK EQU CYREG_CMP_WRK
OSC1_Comp_ctComp__WRK_MASK EQU 0x08
OSC1_Comp_ctComp__WRK_SHIFT EQU 3

; OSC1_Fine
OSC1_Fine__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
OSC1_Fine__0__MASK EQU 0x20
OSC1_Fine__0__PC EQU CYREG_PRT1_PC5
OSC1_Fine__0__PORT EQU 1
OSC1_Fine__0__SHIFT EQU 5
OSC1_Fine__AG EQU CYREG_PRT1_AG
OSC1_Fine__AMUX EQU CYREG_PRT1_AMUX
OSC1_Fine__BIE EQU CYREG_PRT1_BIE
OSC1_Fine__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_Fine__BYP EQU CYREG_PRT1_BYP
OSC1_Fine__CTL EQU CYREG_PRT1_CTL
OSC1_Fine__DM0 EQU CYREG_PRT1_DM0
OSC1_Fine__DM1 EQU CYREG_PRT1_DM1
OSC1_Fine__DM2 EQU CYREG_PRT1_DM2
OSC1_Fine__DR EQU CYREG_PRT1_DR
OSC1_Fine__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_Fine__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_Fine__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_Fine__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_Fine__MASK EQU 0x20
OSC1_Fine__PORT EQU 1
OSC1_Fine__PRT EQU CYREG_PRT1_PRT
OSC1_Fine__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_Fine__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_Fine__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_Fine__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_Fine__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_Fine__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_Fine__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_Fine__PS EQU CYREG_PRT1_PS
OSC1_Fine__SHIFT EQU 5
OSC1_Fine__SLW EQU CYREG_PRT1_SLW

; USBMIDI_1_arb_int
USBMIDI_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_arb_int__INTC_MASK EQU 0x400000
USBMIDI_1_arb_int__INTC_NUMBER EQU 22
USBMIDI_1_arb_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBMIDI_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_bus_reset
USBMIDI_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_bus_reset__INTC_MASK EQU 0x800000
USBMIDI_1_bus_reset__INTC_NUMBER EQU 23
USBMIDI_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBMIDI_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBMIDI_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_Dm
USBMIDI_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBMIDI_1_Dm__0__MASK EQU 0x80
USBMIDI_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBMIDI_1_Dm__0__PORT EQU 15
USBMIDI_1_Dm__0__SHIFT EQU 7
USBMIDI_1_Dm__AG EQU CYREG_PRT15_AG
USBMIDI_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBMIDI_1_Dm__BIE EQU CYREG_PRT15_BIE
USBMIDI_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBMIDI_1_Dm__BYP EQU CYREG_PRT15_BYP
USBMIDI_1_Dm__CTL EQU CYREG_PRT15_CTL
USBMIDI_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBMIDI_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBMIDI_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBMIDI_1_Dm__DR EQU CYREG_PRT15_DR
USBMIDI_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBMIDI_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBMIDI_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBMIDI_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBMIDI_1_Dm__MASK EQU 0x80
USBMIDI_1_Dm__PORT EQU 15
USBMIDI_1_Dm__PRT EQU CYREG_PRT15_PRT
USBMIDI_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBMIDI_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBMIDI_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBMIDI_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBMIDI_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBMIDI_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBMIDI_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBMIDI_1_Dm__PS EQU CYREG_PRT15_PS
USBMIDI_1_Dm__SHIFT EQU 7
USBMIDI_1_Dm__SLW EQU CYREG_PRT15_SLW

; USBMIDI_1_Dp
USBMIDI_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBMIDI_1_Dp__0__MASK EQU 0x40
USBMIDI_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBMIDI_1_Dp__0__PORT EQU 15
USBMIDI_1_Dp__0__SHIFT EQU 6
USBMIDI_1_Dp__AG EQU CYREG_PRT15_AG
USBMIDI_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBMIDI_1_Dp__BIE EQU CYREG_PRT15_BIE
USBMIDI_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBMIDI_1_Dp__BYP EQU CYREG_PRT15_BYP
USBMIDI_1_Dp__CTL EQU CYREG_PRT15_CTL
USBMIDI_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBMIDI_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBMIDI_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBMIDI_1_Dp__DR EQU CYREG_PRT15_DR
USBMIDI_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBMIDI_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBMIDI_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBMIDI_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBMIDI_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBMIDI_1_Dp__MASK EQU 0x40
USBMIDI_1_Dp__PORT EQU 15
USBMIDI_1_Dp__PRT EQU CYREG_PRT15_PRT
USBMIDI_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBMIDI_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBMIDI_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBMIDI_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBMIDI_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBMIDI_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBMIDI_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBMIDI_1_Dp__PS EQU CYREG_PRT15_PS
USBMIDI_1_Dp__SHIFT EQU 6
USBMIDI_1_Dp__SLW EQU CYREG_PRT15_SLW
USBMIDI_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBMIDI_1_dp_int
USBMIDI_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_dp_int__INTC_MASK EQU 0x1000
USBMIDI_1_dp_int__INTC_NUMBER EQU 12
USBMIDI_1_dp_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBMIDI_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_ep_0
USBMIDI_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_0__INTC_MASK EQU 0x1000000
USBMIDI_1_ep_0__INTC_NUMBER EQU 24
USBMIDI_1_ep_0__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBMIDI_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_ep_1
USBMIDI_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_1__INTC_MASK EQU 0x08
USBMIDI_1_ep_1__INTC_NUMBER EQU 3
USBMIDI_1_ep_1__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBMIDI_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_ep_2
USBMIDI_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_2__INTC_MASK EQU 0x10
USBMIDI_1_ep_2__INTC_NUMBER EQU 4
USBMIDI_1_ep_2__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBMIDI_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_sof_int
USBMIDI_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_sof_int__INTC_MASK EQU 0x200000
USBMIDI_1_sof_int__INTC_NUMBER EQU 21
USBMIDI_1_sof_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBMIDI_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_USB
USBMIDI_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBMIDI_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBMIDI_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBMIDI_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBMIDI_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBMIDI_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBMIDI_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBMIDI_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBMIDI_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBMIDI_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBMIDI_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBMIDI_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBMIDI_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBMIDI_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBMIDI_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBMIDI_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBMIDI_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBMIDI_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBMIDI_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBMIDI_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBMIDI_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBMIDI_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBMIDI_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBMIDI_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBMIDI_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBMIDI_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBMIDI_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBMIDI_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBMIDI_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBMIDI_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBMIDI_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBMIDI_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBMIDI_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBMIDI_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBMIDI_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBMIDI_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBMIDI_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBMIDI_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBMIDI_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBMIDI_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBMIDI_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBMIDI_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBMIDI_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBMIDI_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBMIDI_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBMIDI_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBMIDI_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBMIDI_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBMIDI_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBMIDI_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBMIDI_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBMIDI_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBMIDI_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBMIDI_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBMIDI_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBMIDI_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBMIDI_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBMIDI_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBMIDI_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBMIDI_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBMIDI_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBMIDI_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBMIDI_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBMIDI_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBMIDI_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBMIDI_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBMIDI_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBMIDI_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBMIDI_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBMIDI_1_USB__CR0 EQU CYREG_USB_CR0
USBMIDI_1_USB__CR1 EQU CYREG_USB_CR1
USBMIDI_1_USB__CWA EQU CYREG_USB_CWA
USBMIDI_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBMIDI_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBMIDI_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBMIDI_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBMIDI_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBMIDI_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBMIDI_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBMIDI_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBMIDI_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBMIDI_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBMIDI_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBMIDI_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBMIDI_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBMIDI_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBMIDI_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBMIDI_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBMIDI_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBMIDI_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBMIDI_1_USB__PM_ACT_MSK EQU 0x01
USBMIDI_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBMIDI_1_USB__PM_STBY_MSK EQU 0x01
USBMIDI_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBMIDI_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBMIDI_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBMIDI_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBMIDI_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBMIDI_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBMIDI_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBMIDI_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBMIDI_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBMIDI_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBMIDI_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBMIDI_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBMIDI_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBMIDI_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBMIDI_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBMIDI_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBMIDI_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBMIDI_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBMIDI_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBMIDI_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBMIDI_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBMIDI_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBMIDI_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBMIDI_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBMIDI_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBMIDI_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBMIDI_1_USB__SOF0 EQU CYREG_USB_SOF0
USBMIDI_1_USB__SOF1 EQU CYREG_USB_SOF1
USBMIDI_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBMIDI_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBMIDI_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; OSC1_CV_IN
OSC1_CV_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
OSC1_CV_IN__0__MASK EQU 0x20
OSC1_CV_IN__0__PC EQU CYREG_IO_PC_PRT15_PC5
OSC1_CV_IN__0__PORT EQU 15
OSC1_CV_IN__0__SHIFT EQU 5
OSC1_CV_IN__AG EQU CYREG_PRT15_AG
OSC1_CV_IN__AMUX EQU CYREG_PRT15_AMUX
OSC1_CV_IN__BIE EQU CYREG_PRT15_BIE
OSC1_CV_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_CV_IN__BYP EQU CYREG_PRT15_BYP
OSC1_CV_IN__CTL EQU CYREG_PRT15_CTL
OSC1_CV_IN__DM0 EQU CYREG_PRT15_DM0
OSC1_CV_IN__DM1 EQU CYREG_PRT15_DM1
OSC1_CV_IN__DM2 EQU CYREG_PRT15_DM2
OSC1_CV_IN__DR EQU CYREG_PRT15_DR
OSC1_CV_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_CV_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_CV_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_CV_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_CV_IN__MASK EQU 0x20
OSC1_CV_IN__PORT EQU 15
OSC1_CV_IN__PRT EQU CYREG_PRT15_PRT
OSC1_CV_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_CV_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_CV_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_CV_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_CV_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_CV_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_CV_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_CV_IN__PS EQU CYREG_PRT15_PS
OSC1_CV_IN__SHIFT EQU 5
OSC1_CV_IN__SLW EQU CYREG_PRT15_SLW

; OSC1_IDAC8_SAW_viDAC8
OSC1_IDAC8_SAW_viDAC8__CR0 EQU CYREG_DAC2_CR0
OSC1_IDAC8_SAW_viDAC8__CR1 EQU CYREG_DAC2_CR1
OSC1_IDAC8_SAW_viDAC8__D EQU CYREG_DAC2_D
OSC1_IDAC8_SAW_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
OSC1_IDAC8_SAW_viDAC8__PM_ACT_MSK EQU 0x04
OSC1_IDAC8_SAW_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
OSC1_IDAC8_SAW_viDAC8__PM_STBY_MSK EQU 0x04
OSC1_IDAC8_SAW_viDAC8__STROBE EQU CYREG_DAC2_STROBE
OSC1_IDAC8_SAW_viDAC8__SW0 EQU CYREG_DAC2_SW0
OSC1_IDAC8_SAW_viDAC8__SW2 EQU CYREG_DAC2_SW2
OSC1_IDAC8_SAW_viDAC8__SW3 EQU CYREG_DAC2_SW3
OSC1_IDAC8_SAW_viDAC8__SW4 EQU CYREG_DAC2_SW4
OSC1_IDAC8_SAW_viDAC8__TR EQU CYREG_DAC2_TR
OSC1_IDAC8_SAW_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
OSC1_IDAC8_SAW_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
OSC1_IDAC8_SAW_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
OSC1_IDAC8_SAW_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
OSC1_IDAC8_SAW_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
OSC1_IDAC8_SAW_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
OSC1_IDAC8_SAW_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
OSC1_IDAC8_SAW_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
OSC1_IDAC8_SAW_viDAC8__TST EQU CYREG_DAC2_TST

; OSC1_IDAC8_viDAC8
OSC1_IDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
OSC1_IDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
OSC1_IDAC8_viDAC8__D EQU CYREG_DAC0_D
OSC1_IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
OSC1_IDAC8_viDAC8__PM_ACT_MSK EQU 0x01
OSC1_IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
OSC1_IDAC8_viDAC8__PM_STBY_MSK EQU 0x01
OSC1_IDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
OSC1_IDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
OSC1_IDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
OSC1_IDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
OSC1_IDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
OSC1_IDAC8_viDAC8__TR EQU CYREG_DAC0_TR
OSC1_IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
OSC1_IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
OSC1_IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
OSC1_IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
OSC1_IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
OSC1_IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
OSC1_IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
OSC1_IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
OSC1_IDAC8_viDAC8__TST EQU CYREG_DAC0_TST

; OSC1_PW_In
OSC1_PW_In__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
OSC1_PW_In__0__MASK EQU 0x01
OSC1_PW_In__0__PC EQU CYREG_PRT3_PC0
OSC1_PW_In__0__PORT EQU 3
OSC1_PW_In__0__SHIFT EQU 0
OSC1_PW_In__AG EQU CYREG_PRT3_AG
OSC1_PW_In__AMUX EQU CYREG_PRT3_AMUX
OSC1_PW_In__BIE EQU CYREG_PRT3_BIE
OSC1_PW_In__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC1_PW_In__BYP EQU CYREG_PRT3_BYP
OSC1_PW_In__CTL EQU CYREG_PRT3_CTL
OSC1_PW_In__DM0 EQU CYREG_PRT3_DM0
OSC1_PW_In__DM1 EQU CYREG_PRT3_DM1
OSC1_PW_In__DM2 EQU CYREG_PRT3_DM2
OSC1_PW_In__DR EQU CYREG_PRT3_DR
OSC1_PW_In__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC1_PW_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC1_PW_In__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC1_PW_In__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC1_PW_In__MASK EQU 0x01
OSC1_PW_In__PORT EQU 3
OSC1_PW_In__PRT EQU CYREG_PRT3_PRT
OSC1_PW_In__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC1_PW_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC1_PW_In__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC1_PW_In__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC1_PW_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC1_PW_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC1_PW_In__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC1_PW_In__PS EQU CYREG_PRT3_PS
OSC1_PW_In__SHIFT EQU 0
OSC1_PW_In__SLW EQU CYREG_PRT3_SLW

; OSC1_RANGE
OSC1_RANGE__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
OSC1_RANGE__0__MASK EQU 0x10
OSC1_RANGE__0__PC EQU CYREG_PRT1_PC4
OSC1_RANGE__0__PORT EQU 1
OSC1_RANGE__0__SHIFT EQU 4
OSC1_RANGE__AG EQU CYREG_PRT1_AG
OSC1_RANGE__AMUX EQU CYREG_PRT1_AMUX
OSC1_RANGE__BIE EQU CYREG_PRT1_BIE
OSC1_RANGE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_RANGE__BYP EQU CYREG_PRT1_BYP
OSC1_RANGE__CTL EQU CYREG_PRT1_CTL
OSC1_RANGE__DM0 EQU CYREG_PRT1_DM0
OSC1_RANGE__DM1 EQU CYREG_PRT1_DM1
OSC1_RANGE__DM2 EQU CYREG_PRT1_DM2
OSC1_RANGE__DR EQU CYREG_PRT1_DR
OSC1_RANGE__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_RANGE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_RANGE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_RANGE__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_RANGE__MASK EQU 0x10
OSC1_RANGE__PORT EQU 1
OSC1_RANGE__PRT EQU CYREG_PRT1_PRT
OSC1_RANGE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_RANGE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_RANGE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_RANGE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_RANGE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_RANGE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_RANGE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_RANGE__PS EQU CYREG_PRT1_PS
OSC1_RANGE__SHIFT EQU 4
OSC1_RANGE__SLW EQU CYREG_PRT1_SLW

; OSC1_Coarse
OSC1_Coarse__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
OSC1_Coarse__0__MASK EQU 0x20
OSC1_Coarse__0__PC EQU CYREG_PRT2_PC5
OSC1_Coarse__0__PORT EQU 2
OSC1_Coarse__0__SHIFT EQU 5
OSC1_Coarse__AG EQU CYREG_PRT2_AG
OSC1_Coarse__AMUX EQU CYREG_PRT2_AMUX
OSC1_Coarse__BIE EQU CYREG_PRT2_BIE
OSC1_Coarse__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OSC1_Coarse__BYP EQU CYREG_PRT2_BYP
OSC1_Coarse__CTL EQU CYREG_PRT2_CTL
OSC1_Coarse__DM0 EQU CYREG_PRT2_DM0
OSC1_Coarse__DM1 EQU CYREG_PRT2_DM1
OSC1_Coarse__DM2 EQU CYREG_PRT2_DM2
OSC1_Coarse__DR EQU CYREG_PRT2_DR
OSC1_Coarse__INP_DIS EQU CYREG_PRT2_INP_DIS
OSC1_Coarse__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OSC1_Coarse__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OSC1_Coarse__LCD_EN EQU CYREG_PRT2_LCD_EN
OSC1_Coarse__MASK EQU 0x20
OSC1_Coarse__PORT EQU 2
OSC1_Coarse__PRT EQU CYREG_PRT2_PRT
OSC1_Coarse__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OSC1_Coarse__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OSC1_Coarse__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OSC1_Coarse__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OSC1_Coarse__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OSC1_Coarse__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OSC1_Coarse__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OSC1_Coarse__PS EQU CYREG_PRT2_PS
OSC1_Coarse__SHIFT EQU 5
OSC1_Coarse__SLW EQU CYREG_PRT2_SLW

; OSC1_LFO_SW
OSC1_LFO_SW__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
OSC1_LFO_SW__0__MASK EQU 0x40
OSC1_LFO_SW__0__PC EQU CYREG_PRT0_PC6
OSC1_LFO_SW__0__PORT EQU 0
OSC1_LFO_SW__0__SHIFT EQU 6
OSC1_LFO_SW__AG EQU CYREG_PRT0_AG
OSC1_LFO_SW__AMUX EQU CYREG_PRT0_AMUX
OSC1_LFO_SW__BIE EQU CYREG_PRT0_BIE
OSC1_LFO_SW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC1_LFO_SW__BYP EQU CYREG_PRT0_BYP
OSC1_LFO_SW__CTL EQU CYREG_PRT0_CTL
OSC1_LFO_SW__DM0 EQU CYREG_PRT0_DM0
OSC1_LFO_SW__DM1 EQU CYREG_PRT0_DM1
OSC1_LFO_SW__DM2 EQU CYREG_PRT0_DM2
OSC1_LFO_SW__DR EQU CYREG_PRT0_DR
OSC1_LFO_SW__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC1_LFO_SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC1_LFO_SW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC1_LFO_SW__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC1_LFO_SW__MASK EQU 0x40
OSC1_LFO_SW__PORT EQU 0
OSC1_LFO_SW__PRT EQU CYREG_PRT0_PRT
OSC1_LFO_SW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC1_LFO_SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC1_LFO_SW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC1_LFO_SW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC1_LFO_SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC1_LFO_SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC1_LFO_SW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC1_LFO_SW__PS EQU CYREG_PRT0_PS
OSC1_LFO_SW__SHIFT EQU 6
OSC1_LFO_SW__SLW EQU CYREG_PRT0_SLW

; OSC2_Comp_1_ctComp
OSC2_Comp_1_ctComp__CLK EQU CYREG_CMP1_CLK
OSC2_Comp_1_ctComp__CMP_MASK EQU 0x02
OSC2_Comp_1_ctComp__CMP_NUMBER EQU 1
OSC2_Comp_1_ctComp__CR EQU CYREG_CMP1_CR
OSC2_Comp_1_ctComp__LUT__CR EQU CYREG_LUT1_CR
OSC2_Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
OSC2_Comp_1_ctComp__LUT__MSK_MASK EQU 0x02
OSC2_Comp_1_ctComp__LUT__MSK_SHIFT EQU 1
OSC2_Comp_1_ctComp__LUT__MX EQU CYREG_LUT1_MX
OSC2_Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
OSC2_Comp_1_ctComp__LUT__SR_MASK EQU 0x02
OSC2_Comp_1_ctComp__LUT__SR_SHIFT EQU 1
OSC2_Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
OSC2_Comp_1_ctComp__PM_ACT_MSK EQU 0x02
OSC2_Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
OSC2_Comp_1_ctComp__PM_STBY_MSK EQU 0x02
OSC2_Comp_1_ctComp__SW0 EQU CYREG_CMP1_SW0
OSC2_Comp_1_ctComp__SW2 EQU CYREG_CMP1_SW2
OSC2_Comp_1_ctComp__SW3 EQU CYREG_CMP1_SW3
OSC2_Comp_1_ctComp__SW4 EQU CYREG_CMP1_SW4
OSC2_Comp_1_ctComp__SW6 EQU CYREG_CMP1_SW6
OSC2_Comp_1_ctComp__TR0 EQU CYREG_CMP1_TR0
OSC2_Comp_1_ctComp__TR1 EQU CYREG_CMP1_TR1
OSC2_Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
OSC2_Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
OSC2_Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
OSC2_Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
OSC2_Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
OSC2_Comp_1_ctComp__WRK_MASK EQU 0x02
OSC2_Comp_1_ctComp__WRK_SHIFT EQU 1

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; OSC1_ADC_SAR_bSAR_SEQ
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
OSC1_ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__0__POS EQU 0
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__1__POS EQU 1
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB09_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__MASK EQU 0x03
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
OSC1_ADC_SAR_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__0__POS EQU 0
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__MASK EQU 0x01
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB09_MSK
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
OSC1_ADC_SAR_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB09_ST

; OSC1_ADC_SAR_FinalBuf
OSC1_ADC_SAR_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
OSC1_ADC_SAR_FinalBuf__DRQ_NUMBER EQU 0
OSC1_ADC_SAR_FinalBuf__NUMBEROF_TDS EQU 0
OSC1_ADC_SAR_FinalBuf__PRIORITY EQU 2
OSC1_ADC_SAR_FinalBuf__TERMIN_EN EQU 0
OSC1_ADC_SAR_FinalBuf__TERMIN_SEL EQU 0
OSC1_ADC_SAR_FinalBuf__TERMOUT0_EN EQU 1
OSC1_ADC_SAR_FinalBuf__TERMOUT0_SEL EQU 0
OSC1_ADC_SAR_FinalBuf__TERMOUT1_EN EQU 0
OSC1_ADC_SAR_FinalBuf__TERMOUT1_SEL EQU 0

; OSC1_ADC_SAR_IntClock
OSC1_ADC_SAR_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
OSC1_ADC_SAR_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
OSC1_ADC_SAR_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
OSC1_ADC_SAR_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
OSC1_ADC_SAR_IntClock__INDEX EQU 0x03
OSC1_ADC_SAR_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
OSC1_ADC_SAR_IntClock__PM_ACT_MSK EQU 0x08
OSC1_ADC_SAR_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
OSC1_ADC_SAR_IntClock__PM_STBY_MSK EQU 0x08

; OSC1_ADC_SAR_IRQ
OSC1_ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
OSC1_ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
OSC1_ADC_SAR_IRQ__INTC_MASK EQU 0x04
OSC1_ADC_SAR_IRQ__INTC_NUMBER EQU 2
OSC1_ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
OSC1_ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
OSC1_ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
OSC1_ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; OSC1_ADC_SAR_SAR_ADC_SAR
OSC1_ADC_SAR_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
OSC1_ADC_SAR_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
OSC1_ADC_SAR_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
OSC1_ADC_SAR_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
OSC1_ADC_SAR_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
OSC1_ADC_SAR_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
OSC1_ADC_SAR_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
OSC1_ADC_SAR_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
OSC1_ADC_SAR_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
OSC1_ADC_SAR_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
OSC1_ADC_SAR_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
OSC1_ADC_SAR_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
OSC1_ADC_SAR_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
OSC1_ADC_SAR_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
OSC1_ADC_SAR_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
OSC1_ADC_SAR_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
OSC1_ADC_SAR_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
OSC1_ADC_SAR_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
OSC1_ADC_SAR_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
OSC1_ADC_SAR_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; OSC1_ADC_SAR_TempBuf
OSC1_ADC_SAR_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
OSC1_ADC_SAR_TempBuf__DRQ_NUMBER EQU 1
OSC1_ADC_SAR_TempBuf__NUMBEROF_TDS EQU 0
OSC1_ADC_SAR_TempBuf__PRIORITY EQU 2
OSC1_ADC_SAR_TempBuf__TERMIN_EN EQU 0
OSC1_ADC_SAR_TempBuf__TERMIN_SEL EQU 0
OSC1_ADC_SAR_TempBuf__TERMOUT0_EN EQU 1
OSC1_ADC_SAR_TempBuf__TERMOUT0_SEL EQU 1
OSC1_ADC_SAR_TempBuf__TERMOUT1_EN EQU 0
OSC1_ADC_SAR_TempBuf__TERMOUT1_SEL EQU 0

; OSC1_Saw_Out
OSC1_Saw_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
OSC1_Saw_Out__0__MASK EQU 0x80
OSC1_Saw_Out__0__PC EQU CYREG_PRT3_PC7
OSC1_Saw_Out__0__PORT EQU 3
OSC1_Saw_Out__0__SHIFT EQU 7
OSC1_Saw_Out__AG EQU CYREG_PRT3_AG
OSC1_Saw_Out__AMUX EQU CYREG_PRT3_AMUX
OSC1_Saw_Out__BIE EQU CYREG_PRT3_BIE
OSC1_Saw_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC1_Saw_Out__BYP EQU CYREG_PRT3_BYP
OSC1_Saw_Out__CTL EQU CYREG_PRT3_CTL
OSC1_Saw_Out__DM0 EQU CYREG_PRT3_DM0
OSC1_Saw_Out__DM1 EQU CYREG_PRT3_DM1
OSC1_Saw_Out__DM2 EQU CYREG_PRT3_DM2
OSC1_Saw_Out__DR EQU CYREG_PRT3_DR
OSC1_Saw_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC1_Saw_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC1_Saw_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC1_Saw_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC1_Saw_Out__MASK EQU 0x80
OSC1_Saw_Out__PORT EQU 3
OSC1_Saw_Out__PRT EQU CYREG_PRT3_PRT
OSC1_Saw_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC1_Saw_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC1_Saw_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC1_Saw_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC1_Saw_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC1_Saw_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC1_Saw_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC1_Saw_Out__PS EQU CYREG_PRT3_PS
OSC1_Saw_Out__SHIFT EQU 7
OSC1_Saw_Out__SLW EQU CYREG_PRT3_SLW

; OSC1_Saw_Out_Cap
OSC1_Saw_Out_Cap__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
OSC1_Saw_Out_Cap__0__MASK EQU 0x80
OSC1_Saw_Out_Cap__0__PC EQU CYREG_PRT0_PC7
OSC1_Saw_Out_Cap__0__PORT EQU 0
OSC1_Saw_Out_Cap__0__SHIFT EQU 7
OSC1_Saw_Out_Cap__AG EQU CYREG_PRT0_AG
OSC1_Saw_Out_Cap__AMUX EQU CYREG_PRT0_AMUX
OSC1_Saw_Out_Cap__BIE EQU CYREG_PRT0_BIE
OSC1_Saw_Out_Cap__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC1_Saw_Out_Cap__BYP EQU CYREG_PRT0_BYP
OSC1_Saw_Out_Cap__CTL EQU CYREG_PRT0_CTL
OSC1_Saw_Out_Cap__DM0 EQU CYREG_PRT0_DM0
OSC1_Saw_Out_Cap__DM1 EQU CYREG_PRT0_DM1
OSC1_Saw_Out_Cap__DM2 EQU CYREG_PRT0_DM2
OSC1_Saw_Out_Cap__DR EQU CYREG_PRT0_DR
OSC1_Saw_Out_Cap__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC1_Saw_Out_Cap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC1_Saw_Out_Cap__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC1_Saw_Out_Cap__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC1_Saw_Out_Cap__MASK EQU 0x80
OSC1_Saw_Out_Cap__PORT EQU 0
OSC1_Saw_Out_Cap__PRT EQU CYREG_PRT0_PRT
OSC1_Saw_Out_Cap__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC1_Saw_Out_Cap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC1_Saw_Out_Cap__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC1_Saw_Out_Cap__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC1_Saw_Out_Cap__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC1_Saw_Out_Cap__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC1_Saw_Out_Cap__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC1_Saw_Out_Cap__PS EQU CYREG_PRT0_PS
OSC1_Saw_Out_Cap__SHIFT EQU 7
OSC1_Saw_Out_Cap__SLW EQU CYREG_PRT0_SLW

; OSC1_Tri_Cap
OSC1_Tri_Cap__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
OSC1_Tri_Cap__0__MASK EQU 0x01
OSC1_Tri_Cap__0__PC EQU CYREG_PRT2_PC0
OSC1_Tri_Cap__0__PORT EQU 2
OSC1_Tri_Cap__0__SHIFT EQU 0
OSC1_Tri_Cap__AG EQU CYREG_PRT2_AG
OSC1_Tri_Cap__AMUX EQU CYREG_PRT2_AMUX
OSC1_Tri_Cap__BIE EQU CYREG_PRT2_BIE
OSC1_Tri_Cap__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OSC1_Tri_Cap__BYP EQU CYREG_PRT2_BYP
OSC1_Tri_Cap__CTL EQU CYREG_PRT2_CTL
OSC1_Tri_Cap__DM0 EQU CYREG_PRT2_DM0
OSC1_Tri_Cap__DM1 EQU CYREG_PRT2_DM1
OSC1_Tri_Cap__DM2 EQU CYREG_PRT2_DM2
OSC1_Tri_Cap__DR EQU CYREG_PRT2_DR
OSC1_Tri_Cap__INP_DIS EQU CYREG_PRT2_INP_DIS
OSC1_Tri_Cap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OSC1_Tri_Cap__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OSC1_Tri_Cap__LCD_EN EQU CYREG_PRT2_LCD_EN
OSC1_Tri_Cap__MASK EQU 0x01
OSC1_Tri_Cap__PORT EQU 2
OSC1_Tri_Cap__PRT EQU CYREG_PRT2_PRT
OSC1_Tri_Cap__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OSC1_Tri_Cap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OSC1_Tri_Cap__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OSC1_Tri_Cap__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OSC1_Tri_Cap__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OSC1_Tri_Cap__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OSC1_Tri_Cap__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OSC1_Tri_Cap__PS EQU CYREG_PRT2_PS
OSC1_Tri_Cap__SHIFT EQU 0
OSC1_Tri_Cap__SLW EQU CYREG_PRT2_SLW

; OSC1_Tri_Out
OSC1_Tri_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
OSC1_Tri_Out__0__MASK EQU 0x02
OSC1_Tri_Out__0__PC EQU CYREG_PRT0_PC1
OSC1_Tri_Out__0__PORT EQU 0
OSC1_Tri_Out__0__SHIFT EQU 1
OSC1_Tri_Out__AG EQU CYREG_PRT0_AG
OSC1_Tri_Out__AMUX EQU CYREG_PRT0_AMUX
OSC1_Tri_Out__BIE EQU CYREG_PRT0_BIE
OSC1_Tri_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC1_Tri_Out__BYP EQU CYREG_PRT0_BYP
OSC1_Tri_Out__CTL EQU CYREG_PRT0_CTL
OSC1_Tri_Out__DM0 EQU CYREG_PRT0_DM0
OSC1_Tri_Out__DM1 EQU CYREG_PRT0_DM1
OSC1_Tri_Out__DM2 EQU CYREG_PRT0_DM2
OSC1_Tri_Out__DR EQU CYREG_PRT0_DR
OSC1_Tri_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC1_Tri_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC1_Tri_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC1_Tri_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC1_Tri_Out__MASK EQU 0x02
OSC1_Tri_Out__PORT EQU 0
OSC1_Tri_Out__PRT EQU CYREG_PRT0_PRT
OSC1_Tri_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC1_Tri_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC1_Tri_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC1_Tri_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC1_Tri_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC1_Tri_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC1_Tri_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC1_Tri_Out__PS EQU CYREG_PRT0_PS
OSC1_Tri_Out__SHIFT EQU 1
OSC1_Tri_Out__SLW EQU CYREG_PRT0_SLW

; OSC2_IDAC8_1_viDAC8
OSC2_IDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
OSC2_IDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
OSC2_IDAC8_1_viDAC8__D EQU CYREG_DAC3_D
OSC2_IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
OSC2_IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
OSC2_IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
OSC2_IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
OSC2_IDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
OSC2_IDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
OSC2_IDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
OSC2_IDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
OSC2_IDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
OSC2_IDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
OSC2_IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
OSC2_IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
OSC2_IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
OSC2_IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
OSC2_IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
OSC2_IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
OSC2_IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
OSC2_IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
OSC2_IDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; OSC2_PW_In_1
OSC2_PW_In_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
OSC2_PW_In_1__0__MASK EQU 0x80
OSC2_PW_In_1__0__PC EQU CYREG_PRT1_PC7
OSC2_PW_In_1__0__PORT EQU 1
OSC2_PW_In_1__0__SHIFT EQU 7
OSC2_PW_In_1__AG EQU CYREG_PRT1_AG
OSC2_PW_In_1__AMUX EQU CYREG_PRT1_AMUX
OSC2_PW_In_1__BIE EQU CYREG_PRT1_BIE
OSC2_PW_In_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC2_PW_In_1__BYP EQU CYREG_PRT1_BYP
OSC2_PW_In_1__CTL EQU CYREG_PRT1_CTL
OSC2_PW_In_1__DM0 EQU CYREG_PRT1_DM0
OSC2_PW_In_1__DM1 EQU CYREG_PRT1_DM1
OSC2_PW_In_1__DM2 EQU CYREG_PRT1_DM2
OSC2_PW_In_1__DR EQU CYREG_PRT1_DR
OSC2_PW_In_1__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC2_PW_In_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC2_PW_In_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC2_PW_In_1__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC2_PW_In_1__MASK EQU 0x80
OSC2_PW_In_1__PORT EQU 1
OSC2_PW_In_1__PRT EQU CYREG_PRT1_PRT
OSC2_PW_In_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC2_PW_In_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC2_PW_In_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC2_PW_In_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC2_PW_In_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC2_PW_In_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC2_PW_In_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC2_PW_In_1__PS EQU CYREG_PRT1_PS
OSC2_PW_In_1__SHIFT EQU 7
OSC2_PW_In_1__SLW EQU CYREG_PRT1_SLW

; OSC1_FM_Input
OSC1_FM_Input__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
OSC1_FM_Input__0__MASK EQU 0x04
OSC1_FM_Input__0__PC EQU CYREG_PRT1_PC2
OSC1_FM_Input__0__PORT EQU 1
OSC1_FM_Input__0__SHIFT EQU 2
OSC1_FM_Input__AG EQU CYREG_PRT1_AG
OSC1_FM_Input__AMUX EQU CYREG_PRT1_AMUX
OSC1_FM_Input__BIE EQU CYREG_PRT1_BIE
OSC1_FM_Input__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_FM_Input__BYP EQU CYREG_PRT1_BYP
OSC1_FM_Input__CTL EQU CYREG_PRT1_CTL
OSC1_FM_Input__DM0 EQU CYREG_PRT1_DM0
OSC1_FM_Input__DM1 EQU CYREG_PRT1_DM1
OSC1_FM_Input__DM2 EQU CYREG_PRT1_DM2
OSC1_FM_Input__DR EQU CYREG_PRT1_DR
OSC1_FM_Input__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_FM_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_FM_Input__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_FM_Input__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_FM_Input__MASK EQU 0x04
OSC1_FM_Input__PORT EQU 1
OSC1_FM_Input__PRT EQU CYREG_PRT1_PRT
OSC1_FM_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_FM_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_FM_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_FM_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_FM_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_FM_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_FM_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_FM_Input__PS EQU CYREG_PRT1_PS
OSC1_FM_Input__SHIFT EQU 2
OSC1_FM_Input__SLW EQU CYREG_PRT1_SLW

; OSC2_FM_Input
OSC2_FM_Input__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
OSC2_FM_Input__0__MASK EQU 0x08
OSC2_FM_Input__0__PC EQU CYREG_PRT2_PC3
OSC2_FM_Input__0__PORT EQU 2
OSC2_FM_Input__0__SHIFT EQU 3
OSC2_FM_Input__AG EQU CYREG_PRT2_AG
OSC2_FM_Input__AMUX EQU CYREG_PRT2_AMUX
OSC2_FM_Input__BIE EQU CYREG_PRT2_BIE
OSC2_FM_Input__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OSC2_FM_Input__BYP EQU CYREG_PRT2_BYP
OSC2_FM_Input__CTL EQU CYREG_PRT2_CTL
OSC2_FM_Input__DM0 EQU CYREG_PRT2_DM0
OSC2_FM_Input__DM1 EQU CYREG_PRT2_DM1
OSC2_FM_Input__DM2 EQU CYREG_PRT2_DM2
OSC2_FM_Input__DR EQU CYREG_PRT2_DR
OSC2_FM_Input__INP_DIS EQU CYREG_PRT2_INP_DIS
OSC2_FM_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OSC2_FM_Input__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OSC2_FM_Input__LCD_EN EQU CYREG_PRT2_LCD_EN
OSC2_FM_Input__MASK EQU 0x08
OSC2_FM_Input__PORT EQU 2
OSC2_FM_Input__PRT EQU CYREG_PRT2_PRT
OSC2_FM_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OSC2_FM_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OSC2_FM_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OSC2_FM_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OSC2_FM_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OSC2_FM_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OSC2_FM_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OSC2_FM_Input__PS EQU CYREG_PRT2_PS
OSC2_FM_Input__SHIFT EQU 3
OSC2_FM_Input__SLW EQU CYREG_PRT2_SLW

; OSC1_Hard_Sync
OSC1_Hard_Sync__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
OSC1_Hard_Sync__0__MASK EQU 0x01
OSC1_Hard_Sync__0__PC EQU CYREG_IO_PC_PRT15_PC0
OSC1_Hard_Sync__0__PORT EQU 15
OSC1_Hard_Sync__0__SHIFT EQU 0
OSC1_Hard_Sync__AG EQU CYREG_PRT15_AG
OSC1_Hard_Sync__AMUX EQU CYREG_PRT15_AMUX
OSC1_Hard_Sync__BIE EQU CYREG_PRT15_BIE
OSC1_Hard_Sync__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Hard_Sync__BYP EQU CYREG_PRT15_BYP
OSC1_Hard_Sync__CTL EQU CYREG_PRT15_CTL
OSC1_Hard_Sync__DM0 EQU CYREG_PRT15_DM0
OSC1_Hard_Sync__DM1 EQU CYREG_PRT15_DM1
OSC1_Hard_Sync__DM2 EQU CYREG_PRT15_DM2
OSC1_Hard_Sync__DR EQU CYREG_PRT15_DR
OSC1_Hard_Sync__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Hard_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Hard_Sync__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Hard_Sync__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Hard_Sync__MASK EQU 0x01
OSC1_Hard_Sync__PORT EQU 15
OSC1_Hard_Sync__PRT EQU CYREG_PRT15_PRT
OSC1_Hard_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Hard_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Hard_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Hard_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Hard_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Hard_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Hard_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Hard_Sync__PS EQU CYREG_PRT15_PS
OSC1_Hard_Sync__SHIFT EQU 0
OSC1_Hard_Sync__SLW EQU CYREG_PRT15_SLW

; OSC1_Pulse_Out
OSC1_Pulse_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
OSC1_Pulse_Out__0__MASK EQU 0x08
OSC1_Pulse_Out__0__PC EQU CYREG_PRT3_PC3
OSC1_Pulse_Out__0__PORT EQU 3
OSC1_Pulse_Out__0__SHIFT EQU 3
OSC1_Pulse_Out__AG EQU CYREG_PRT3_AG
OSC1_Pulse_Out__AMUX EQU CYREG_PRT3_AMUX
OSC1_Pulse_Out__BIE EQU CYREG_PRT3_BIE
OSC1_Pulse_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC1_Pulse_Out__BYP EQU CYREG_PRT3_BYP
OSC1_Pulse_Out__CTL EQU CYREG_PRT3_CTL
OSC1_Pulse_Out__DM0 EQU CYREG_PRT3_DM0
OSC1_Pulse_Out__DM1 EQU CYREG_PRT3_DM1
OSC1_Pulse_Out__DM2 EQU CYREG_PRT3_DM2
OSC1_Pulse_Out__DR EQU CYREG_PRT3_DR
OSC1_Pulse_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC1_Pulse_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC1_Pulse_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC1_Pulse_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC1_Pulse_Out__MASK EQU 0x08
OSC1_Pulse_Out__PORT EQU 3
OSC1_Pulse_Out__PRT EQU CYREG_PRT3_PRT
OSC1_Pulse_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC1_Pulse_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC1_Pulse_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC1_Pulse_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC1_Pulse_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC1_Pulse_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC1_Pulse_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC1_Pulse_Out__PS EQU CYREG_PRT3_PS
OSC1_Pulse_Out__SHIFT EQU 3
OSC1_Pulse_Out__SLW EQU CYREG_PRT3_SLW

; OSC1_Saw_Reset
OSC1_Saw_Reset__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
OSC1_Saw_Reset__0__MASK EQU 0x40
OSC1_Saw_Reset__0__PC EQU CYREG_PRT1_PC6
OSC1_Saw_Reset__0__PORT EQU 1
OSC1_Saw_Reset__0__SHIFT EQU 6
OSC1_Saw_Reset__AG EQU CYREG_PRT1_AG
OSC1_Saw_Reset__AMUX EQU CYREG_PRT1_AMUX
OSC1_Saw_Reset__BIE EQU CYREG_PRT1_BIE
OSC1_Saw_Reset__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_Saw_Reset__BYP EQU CYREG_PRT1_BYP
OSC1_Saw_Reset__CTL EQU CYREG_PRT1_CTL
OSC1_Saw_Reset__DM0 EQU CYREG_PRT1_DM0
OSC1_Saw_Reset__DM1 EQU CYREG_PRT1_DM1
OSC1_Saw_Reset__DM2 EQU CYREG_PRT1_DM2
OSC1_Saw_Reset__DR EQU CYREG_PRT1_DR
OSC1_Saw_Reset__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_Saw_Reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_Saw_Reset__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_Saw_Reset__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_Saw_Reset__MASK EQU 0x40
OSC1_Saw_Reset__PORT EQU 1
OSC1_Saw_Reset__PRT EQU CYREG_PRT1_PRT
OSC1_Saw_Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_Saw_Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_Saw_Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_Saw_Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_Saw_Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_Saw_Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_Saw_Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_Saw_Reset__PS EQU CYREG_PRT1_PS
OSC1_Saw_Reset__SHIFT EQU 6
OSC1_Saw_Reset__SLW EQU CYREG_PRT1_SLW

; OSC1_Soft_Sync
OSC1_Soft_Sync__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
OSC1_Soft_Sync__0__MASK EQU 0x02
OSC1_Soft_Sync__0__PC EQU CYREG_IO_PC_PRT15_PC1
OSC1_Soft_Sync__0__PORT EQU 15
OSC1_Soft_Sync__0__SHIFT EQU 1
OSC1_Soft_Sync__AG EQU CYREG_PRT15_AG
OSC1_Soft_Sync__AMUX EQU CYREG_PRT15_AMUX
OSC1_Soft_Sync__BIE EQU CYREG_PRT15_BIE
OSC1_Soft_Sync__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Soft_Sync__BYP EQU CYREG_PRT15_BYP
OSC1_Soft_Sync__CTL EQU CYREG_PRT15_CTL
OSC1_Soft_Sync__DM0 EQU CYREG_PRT15_DM0
OSC1_Soft_Sync__DM1 EQU CYREG_PRT15_DM1
OSC1_Soft_Sync__DM2 EQU CYREG_PRT15_DM2
OSC1_Soft_Sync__DR EQU CYREG_PRT15_DR
OSC1_Soft_Sync__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Soft_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Soft_Sync__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Soft_Sync__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Soft_Sync__MASK EQU 0x02
OSC1_Soft_Sync__PORT EQU 15
OSC1_Soft_Sync__PRT EQU CYREG_PRT15_PRT
OSC1_Soft_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Soft_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Soft_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Soft_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Soft_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Soft_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Soft_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Soft_Sync__PS EQU CYREG_PRT15_PS
OSC1_Soft_Sync__SHIFT EQU 1
OSC1_Soft_Sync__SLW EQU CYREG_PRT15_SLW

; OSC1_Tri_Reset
OSC1_Tri_Reset__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
OSC1_Tri_Reset__0__MASK EQU 0x10
OSC1_Tri_Reset__0__PC EQU CYREG_PRT2_PC4
OSC1_Tri_Reset__0__PORT EQU 2
OSC1_Tri_Reset__0__SHIFT EQU 4
OSC1_Tri_Reset__AG EQU CYREG_PRT2_AG
OSC1_Tri_Reset__AMUX EQU CYREG_PRT2_AMUX
OSC1_Tri_Reset__BIE EQU CYREG_PRT2_BIE
OSC1_Tri_Reset__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OSC1_Tri_Reset__BYP EQU CYREG_PRT2_BYP
OSC1_Tri_Reset__CTL EQU CYREG_PRT2_CTL
OSC1_Tri_Reset__DM0 EQU CYREG_PRT2_DM0
OSC1_Tri_Reset__DM1 EQU CYREG_PRT2_DM1
OSC1_Tri_Reset__DM2 EQU CYREG_PRT2_DM2
OSC1_Tri_Reset__DR EQU CYREG_PRT2_DR
OSC1_Tri_Reset__INP_DIS EQU CYREG_PRT2_INP_DIS
OSC1_Tri_Reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OSC1_Tri_Reset__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OSC1_Tri_Reset__LCD_EN EQU CYREG_PRT2_LCD_EN
OSC1_Tri_Reset__MASK EQU 0x10
OSC1_Tri_Reset__PORT EQU 2
OSC1_Tri_Reset__PRT EQU CYREG_PRT2_PRT
OSC1_Tri_Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OSC1_Tri_Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OSC1_Tri_Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OSC1_Tri_Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OSC1_Tri_Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OSC1_Tri_Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OSC1_Tri_Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OSC1_Tri_Reset__PS EQU CYREG_PRT2_PS
OSC1_Tri_Reset__SHIFT EQU 4
OSC1_Tri_Reset__SLW EQU CYREG_PRT2_SLW

; OSC2_Saw_Out_1
OSC2_Saw_Out_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
OSC2_Saw_Out_1__0__MASK EQU 0x01
OSC2_Saw_Out_1__0__PC EQU CYREG_PRT0_PC0
OSC2_Saw_Out_1__0__PORT EQU 0
OSC2_Saw_Out_1__0__SHIFT EQU 0
OSC2_Saw_Out_1__AG EQU CYREG_PRT0_AG
OSC2_Saw_Out_1__AMUX EQU CYREG_PRT0_AMUX
OSC2_Saw_Out_1__BIE EQU CYREG_PRT0_BIE
OSC2_Saw_Out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC2_Saw_Out_1__BYP EQU CYREG_PRT0_BYP
OSC2_Saw_Out_1__CTL EQU CYREG_PRT0_CTL
OSC2_Saw_Out_1__DM0 EQU CYREG_PRT0_DM0
OSC2_Saw_Out_1__DM1 EQU CYREG_PRT0_DM1
OSC2_Saw_Out_1__DM2 EQU CYREG_PRT0_DM2
OSC2_Saw_Out_1__DR EQU CYREG_PRT0_DR
OSC2_Saw_Out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC2_Saw_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC2_Saw_Out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC2_Saw_Out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC2_Saw_Out_1__MASK EQU 0x01
OSC2_Saw_Out_1__PORT EQU 0
OSC2_Saw_Out_1__PRT EQU CYREG_PRT0_PRT
OSC2_Saw_Out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC2_Saw_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC2_Saw_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC2_Saw_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC2_Saw_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC2_Saw_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC2_Saw_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC2_Saw_Out_1__PS EQU CYREG_PRT0_PS
OSC2_Saw_Out_1__SHIFT EQU 0
OSC2_Saw_Out_1__SLW EQU CYREG_PRT0_SLW

; OSC2_Tri_Cap_1
OSC2_Tri_Cap_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
OSC2_Tri_Cap_1__0__MASK EQU 0x02
OSC2_Tri_Cap_1__0__PC EQU CYREG_PRT3_PC1
OSC2_Tri_Cap_1__0__PORT EQU 3
OSC2_Tri_Cap_1__0__SHIFT EQU 1
OSC2_Tri_Cap_1__AG EQU CYREG_PRT3_AG
OSC2_Tri_Cap_1__AMUX EQU CYREG_PRT3_AMUX
OSC2_Tri_Cap_1__BIE EQU CYREG_PRT3_BIE
OSC2_Tri_Cap_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC2_Tri_Cap_1__BYP EQU CYREG_PRT3_BYP
OSC2_Tri_Cap_1__CTL EQU CYREG_PRT3_CTL
OSC2_Tri_Cap_1__DM0 EQU CYREG_PRT3_DM0
OSC2_Tri_Cap_1__DM1 EQU CYREG_PRT3_DM1
OSC2_Tri_Cap_1__DM2 EQU CYREG_PRT3_DM2
OSC2_Tri_Cap_1__DR EQU CYREG_PRT3_DR
OSC2_Tri_Cap_1__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC2_Tri_Cap_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC2_Tri_Cap_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC2_Tri_Cap_1__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC2_Tri_Cap_1__MASK EQU 0x02
OSC2_Tri_Cap_1__PORT EQU 3
OSC2_Tri_Cap_1__PRT EQU CYREG_PRT3_PRT
OSC2_Tri_Cap_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC2_Tri_Cap_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC2_Tri_Cap_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC2_Tri_Cap_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC2_Tri_Cap_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC2_Tri_Cap_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC2_Tri_Cap_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC2_Tri_Cap_1__PS EQU CYREG_PRT3_PS
OSC2_Tri_Cap_1__SHIFT EQU 1
OSC2_Tri_Cap_1__SLW EQU CYREG_PRT3_SLW

; OSC2_Tri_Out_1
OSC2_Tri_Out_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
OSC2_Tri_Out_1__0__MASK EQU 0x40
OSC2_Tri_Out_1__0__PC EQU CYREG_PRT3_PC6
OSC2_Tri_Out_1__0__PORT EQU 3
OSC2_Tri_Out_1__0__SHIFT EQU 6
OSC2_Tri_Out_1__AG EQU CYREG_PRT3_AG
OSC2_Tri_Out_1__AMUX EQU CYREG_PRT3_AMUX
OSC2_Tri_Out_1__BIE EQU CYREG_PRT3_BIE
OSC2_Tri_Out_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC2_Tri_Out_1__BYP EQU CYREG_PRT3_BYP
OSC2_Tri_Out_1__CTL EQU CYREG_PRT3_CTL
OSC2_Tri_Out_1__DM0 EQU CYREG_PRT3_DM0
OSC2_Tri_Out_1__DM1 EQU CYREG_PRT3_DM1
OSC2_Tri_Out_1__DM2 EQU CYREG_PRT3_DM2
OSC2_Tri_Out_1__DR EQU CYREG_PRT3_DR
OSC2_Tri_Out_1__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC2_Tri_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC2_Tri_Out_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC2_Tri_Out_1__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC2_Tri_Out_1__MASK EQU 0x40
OSC2_Tri_Out_1__PORT EQU 3
OSC2_Tri_Out_1__PRT EQU CYREG_PRT3_PRT
OSC2_Tri_Out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC2_Tri_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC2_Tri_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC2_Tri_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC2_Tri_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC2_Tri_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC2_Tri_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC2_Tri_Out_1__PS EQU CYREG_PRT3_PS
OSC2_Tri_Out_1__SHIFT EQU 6
OSC2_Tri_Out_1__SLW EQU CYREG_PRT3_SLW

; OSC1_Freq_Timer_TimerUDB
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
OSC1_Freq_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; OSC1_Saw_Preset
OSC1_Saw_Preset__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
OSC1_Saw_Preset__0__MASK EQU 0x10
OSC1_Saw_Preset__0__PC EQU CYREG_IO_PC_PRT15_PC4
OSC1_Saw_Preset__0__PORT EQU 15
OSC1_Saw_Preset__0__SHIFT EQU 4
OSC1_Saw_Preset__AG EQU CYREG_PRT15_AG
OSC1_Saw_Preset__AMUX EQU CYREG_PRT15_AMUX
OSC1_Saw_Preset__BIE EQU CYREG_PRT15_BIE
OSC1_Saw_Preset__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Saw_Preset__BYP EQU CYREG_PRT15_BYP
OSC1_Saw_Preset__CTL EQU CYREG_PRT15_CTL
OSC1_Saw_Preset__DM0 EQU CYREG_PRT15_DM0
OSC1_Saw_Preset__DM1 EQU CYREG_PRT15_DM1
OSC1_Saw_Preset__DM2 EQU CYREG_PRT15_DM2
OSC1_Saw_Preset__DR EQU CYREG_PRT15_DR
OSC1_Saw_Preset__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Saw_Preset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Saw_Preset__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Saw_Preset__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Saw_Preset__MASK EQU 0x10
OSC1_Saw_Preset__PORT EQU 15
OSC1_Saw_Preset__PRT EQU CYREG_PRT15_PRT
OSC1_Saw_Preset__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Saw_Preset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Saw_Preset__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Saw_Preset__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Saw_Preset__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Saw_Preset__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Saw_Preset__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Saw_Preset__PS EQU CYREG_PRT15_PS
OSC1_Saw_Preset__SHIFT EQU 4
OSC1_Saw_Preset__SLW EQU CYREG_PRT15_SLW

; OSC1_Square_Out
OSC1_Square_Out__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
OSC1_Square_Out__0__MASK EQU 0x80
OSC1_Square_Out__0__PC EQU CYREG_PRT2_PC7
OSC1_Square_Out__0__PORT EQU 2
OSC1_Square_Out__0__SHIFT EQU 7
OSC1_Square_Out__AG EQU CYREG_PRT2_AG
OSC1_Square_Out__AMUX EQU CYREG_PRT2_AMUX
OSC1_Square_Out__BIE EQU CYREG_PRT2_BIE
OSC1_Square_Out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OSC1_Square_Out__BYP EQU CYREG_PRT2_BYP
OSC1_Square_Out__CTL EQU CYREG_PRT2_CTL
OSC1_Square_Out__DM0 EQU CYREG_PRT2_DM0
OSC1_Square_Out__DM1 EQU CYREG_PRT2_DM1
OSC1_Square_Out__DM2 EQU CYREG_PRT2_DM2
OSC1_Square_Out__DR EQU CYREG_PRT2_DR
OSC1_Square_Out__INP_DIS EQU CYREG_PRT2_INP_DIS
OSC1_Square_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OSC1_Square_Out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OSC1_Square_Out__LCD_EN EQU CYREG_PRT2_LCD_EN
OSC1_Square_Out__MASK EQU 0x80
OSC1_Square_Out__PORT EQU 2
OSC1_Square_Out__PRT EQU CYREG_PRT2_PRT
OSC1_Square_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OSC1_Square_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OSC1_Square_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OSC1_Square_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OSC1_Square_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OSC1_Square_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OSC1_Square_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OSC1_Square_Out__PS EQU CYREG_PRT2_PS
OSC1_Square_Out__SHIFT EQU 7
OSC1_Square_Out__SLW EQU CYREG_PRT2_SLW

; OSC1_Tri_Preset
OSC1_Tri_Preset__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
OSC1_Tri_Preset__0__MASK EQU 0x08
OSC1_Tri_Preset__0__PC EQU CYREG_IO_PC_PRT15_PC3
OSC1_Tri_Preset__0__PORT EQU 15
OSC1_Tri_Preset__0__SHIFT EQU 3
OSC1_Tri_Preset__AG EQU CYREG_PRT15_AG
OSC1_Tri_Preset__AMUX EQU CYREG_PRT15_AMUX
OSC1_Tri_Preset__BIE EQU CYREG_PRT15_BIE
OSC1_Tri_Preset__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Tri_Preset__BYP EQU CYREG_PRT15_BYP
OSC1_Tri_Preset__CTL EQU CYREG_PRT15_CTL
OSC1_Tri_Preset__DM0 EQU CYREG_PRT15_DM0
OSC1_Tri_Preset__DM1 EQU CYREG_PRT15_DM1
OSC1_Tri_Preset__DM2 EQU CYREG_PRT15_DM2
OSC1_Tri_Preset__DR EQU CYREG_PRT15_DR
OSC1_Tri_Preset__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Tri_Preset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Tri_Preset__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Tri_Preset__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Tri_Preset__MASK EQU 0x08
OSC1_Tri_Preset__PORT EQU 15
OSC1_Tri_Preset__PRT EQU CYREG_PRT15_PRT
OSC1_Tri_Preset__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Tri_Preset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Tri_Preset__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Tri_Preset__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Tri_Preset__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Tri_Preset__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Tri_Preset__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Tri_Preset__PS EQU CYREG_PRT15_PS
OSC1_Tri_Preset__SHIFT EQU 3
OSC1_Tri_Preset__SLW EQU CYREG_PRT15_SLW

; OSC2_Hard_Sync_1
OSC2_Hard_Sync_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
OSC2_Hard_Sync_1__0__MASK EQU 0x08
OSC2_Hard_Sync_1__0__PC EQU CYREG_PRT0_PC3
OSC2_Hard_Sync_1__0__PORT EQU 0
OSC2_Hard_Sync_1__0__SHIFT EQU 3
OSC2_Hard_Sync_1__AG EQU CYREG_PRT0_AG
OSC2_Hard_Sync_1__AMUX EQU CYREG_PRT0_AMUX
OSC2_Hard_Sync_1__BIE EQU CYREG_PRT0_BIE
OSC2_Hard_Sync_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC2_Hard_Sync_1__BYP EQU CYREG_PRT0_BYP
OSC2_Hard_Sync_1__CTL EQU CYREG_PRT0_CTL
OSC2_Hard_Sync_1__DM0 EQU CYREG_PRT0_DM0
OSC2_Hard_Sync_1__DM1 EQU CYREG_PRT0_DM1
OSC2_Hard_Sync_1__DM2 EQU CYREG_PRT0_DM2
OSC2_Hard_Sync_1__DR EQU CYREG_PRT0_DR
OSC2_Hard_Sync_1__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC2_Hard_Sync_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC2_Hard_Sync_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC2_Hard_Sync_1__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC2_Hard_Sync_1__MASK EQU 0x08
OSC2_Hard_Sync_1__PORT EQU 0
OSC2_Hard_Sync_1__PRT EQU CYREG_PRT0_PRT
OSC2_Hard_Sync_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC2_Hard_Sync_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC2_Hard_Sync_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC2_Hard_Sync_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC2_Hard_Sync_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC2_Hard_Sync_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC2_Hard_Sync_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC2_Hard_Sync_1__PS EQU CYREG_PRT0_PS
OSC2_Hard_Sync_1__SHIFT EQU 3
OSC2_Hard_Sync_1__SLW EQU CYREG_PRT0_SLW

; OSC2_IDAC8_SAW_1_viDAC8
OSC2_IDAC8_SAW_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
OSC2_IDAC8_SAW_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
OSC2_IDAC8_SAW_1_viDAC8__D EQU CYREG_DAC1_D
OSC2_IDAC8_SAW_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
OSC2_IDAC8_SAW_1_viDAC8__PM_ACT_MSK EQU 0x02
OSC2_IDAC8_SAW_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
OSC2_IDAC8_SAW_1_viDAC8__PM_STBY_MSK EQU 0x02
OSC2_IDAC8_SAW_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
OSC2_IDAC8_SAW_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
OSC2_IDAC8_SAW_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
OSC2_IDAC8_SAW_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
OSC2_IDAC8_SAW_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
OSC2_IDAC8_SAW_1_viDAC8__TR EQU CYREG_DAC1_TR
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
OSC2_IDAC8_SAW_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
OSC2_IDAC8_SAW_1_viDAC8__TST EQU CYREG_DAC1_TST

; OSC2_Pulse_Out_1
OSC2_Pulse_Out_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
OSC2_Pulse_Out_1__0__MASK EQU 0x10
OSC2_Pulse_Out_1__0__PC EQU CYREG_PRT3_PC4
OSC2_Pulse_Out_1__0__PORT EQU 3
OSC2_Pulse_Out_1__0__SHIFT EQU 4
OSC2_Pulse_Out_1__AG EQU CYREG_PRT3_AG
OSC2_Pulse_Out_1__AMUX EQU CYREG_PRT3_AMUX
OSC2_Pulse_Out_1__BIE EQU CYREG_PRT3_BIE
OSC2_Pulse_Out_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC2_Pulse_Out_1__BYP EQU CYREG_PRT3_BYP
OSC2_Pulse_Out_1__CTL EQU CYREG_PRT3_CTL
OSC2_Pulse_Out_1__DM0 EQU CYREG_PRT3_DM0
OSC2_Pulse_Out_1__DM1 EQU CYREG_PRT3_DM1
OSC2_Pulse_Out_1__DM2 EQU CYREG_PRT3_DM2
OSC2_Pulse_Out_1__DR EQU CYREG_PRT3_DR
OSC2_Pulse_Out_1__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC2_Pulse_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC2_Pulse_Out_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC2_Pulse_Out_1__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC2_Pulse_Out_1__MASK EQU 0x10
OSC2_Pulse_Out_1__PORT EQU 3
OSC2_Pulse_Out_1__PRT EQU CYREG_PRT3_PRT
OSC2_Pulse_Out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC2_Pulse_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC2_Pulse_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC2_Pulse_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC2_Pulse_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC2_Pulse_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC2_Pulse_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC2_Pulse_Out_1__PS EQU CYREG_PRT3_PS
OSC2_Pulse_Out_1__SHIFT EQU 4
OSC2_Pulse_Out_1__SLW EQU CYREG_PRT3_SLW

; OSC2_Saw_Reset_1
OSC2_Saw_Reset_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
OSC2_Saw_Reset_1__0__MASK EQU 0x04
OSC2_Saw_Reset_1__0__PC EQU CYREG_PRT12_PC2
OSC2_Saw_Reset_1__0__PORT EQU 12
OSC2_Saw_Reset_1__0__SHIFT EQU 2
OSC2_Saw_Reset_1__AG EQU CYREG_PRT12_AG
OSC2_Saw_Reset_1__BIE EQU CYREG_PRT12_BIE
OSC2_Saw_Reset_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OSC2_Saw_Reset_1__BYP EQU CYREG_PRT12_BYP
OSC2_Saw_Reset_1__DM0 EQU CYREG_PRT12_DM0
OSC2_Saw_Reset_1__DM1 EQU CYREG_PRT12_DM1
OSC2_Saw_Reset_1__DM2 EQU CYREG_PRT12_DM2
OSC2_Saw_Reset_1__DR EQU CYREG_PRT12_DR
OSC2_Saw_Reset_1__INP_DIS EQU CYREG_PRT12_INP_DIS
OSC2_Saw_Reset_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
OSC2_Saw_Reset_1__MASK EQU 0x04
OSC2_Saw_Reset_1__PORT EQU 12
OSC2_Saw_Reset_1__PRT EQU CYREG_PRT12_PRT
OSC2_Saw_Reset_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OSC2_Saw_Reset_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OSC2_Saw_Reset_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OSC2_Saw_Reset_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OSC2_Saw_Reset_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OSC2_Saw_Reset_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OSC2_Saw_Reset_1__PS EQU CYREG_PRT12_PS
OSC2_Saw_Reset_1__SHIFT EQU 2
OSC2_Saw_Reset_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OSC2_Saw_Reset_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OSC2_Saw_Reset_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OSC2_Saw_Reset_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OSC2_Saw_Reset_1__SLW EQU CYREG_PRT12_SLW

; OSC2_Soft_Sync_1
OSC2_Soft_Sync_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
OSC2_Soft_Sync_1__0__MASK EQU 0x20
OSC2_Soft_Sync_1__0__PC EQU CYREG_PRT0_PC5
OSC2_Soft_Sync_1__0__PORT EQU 0
OSC2_Soft_Sync_1__0__SHIFT EQU 5
OSC2_Soft_Sync_1__AG EQU CYREG_PRT0_AG
OSC2_Soft_Sync_1__AMUX EQU CYREG_PRT0_AMUX
OSC2_Soft_Sync_1__BIE EQU CYREG_PRT0_BIE
OSC2_Soft_Sync_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC2_Soft_Sync_1__BYP EQU CYREG_PRT0_BYP
OSC2_Soft_Sync_1__CTL EQU CYREG_PRT0_CTL
OSC2_Soft_Sync_1__DM0 EQU CYREG_PRT0_DM0
OSC2_Soft_Sync_1__DM1 EQU CYREG_PRT0_DM1
OSC2_Soft_Sync_1__DM2 EQU CYREG_PRT0_DM2
OSC2_Soft_Sync_1__DR EQU CYREG_PRT0_DR
OSC2_Soft_Sync_1__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC2_Soft_Sync_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC2_Soft_Sync_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC2_Soft_Sync_1__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC2_Soft_Sync_1__MASK EQU 0x20
OSC2_Soft_Sync_1__PORT EQU 0
OSC2_Soft_Sync_1__PRT EQU CYREG_PRT0_PRT
OSC2_Soft_Sync_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC2_Soft_Sync_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC2_Soft_Sync_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC2_Soft_Sync_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC2_Soft_Sync_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC2_Soft_Sync_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC2_Soft_Sync_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC2_Soft_Sync_1__PS EQU CYREG_PRT0_PS
OSC2_Soft_Sync_1__SHIFT EQU 5
OSC2_Soft_Sync_1__SLW EQU CYREG_PRT0_SLW

; OSC1_Saw_Follower_ABuf
OSC1_Saw_Follower_ABuf__CR EQU CYREG_OPAMP3_CR
OSC1_Saw_Follower_ABuf__MX EQU CYREG_OPAMP3_MX
OSC1_Saw_Follower_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OSC1_Saw_Follower_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OSC1_Saw_Follower_ABuf__PM_ACT_MSK EQU 0x08
OSC1_Saw_Follower_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OSC1_Saw_Follower_ABuf__PM_STBY_MSK EQU 0x08
OSC1_Saw_Follower_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
OSC1_Saw_Follower_ABuf__SW EQU CYREG_OPAMP3_SW
OSC1_Saw_Follower_ABuf__TR0 EQU CYREG_OPAMP3_TR0
OSC1_Saw_Follower_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; OSC2_Freq_Timer_1_TimerUDB
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
OSC2_Freq_Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
OSC2_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB02_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB03_A0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB03_A1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB03_D0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB03_D1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB03_F0
OSC2_Freq_Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB03_F1

; OSC2_Saw_Preset_1
OSC2_Saw_Preset_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
OSC2_Saw_Preset_1__0__MASK EQU 0x40
OSC2_Saw_Preset_1__0__PC EQU CYREG_PRT2_PC6
OSC2_Saw_Preset_1__0__PORT EQU 2
OSC2_Saw_Preset_1__0__SHIFT EQU 6
OSC2_Saw_Preset_1__AG EQU CYREG_PRT2_AG
OSC2_Saw_Preset_1__AMUX EQU CYREG_PRT2_AMUX
OSC2_Saw_Preset_1__BIE EQU CYREG_PRT2_BIE
OSC2_Saw_Preset_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OSC2_Saw_Preset_1__BYP EQU CYREG_PRT2_BYP
OSC2_Saw_Preset_1__CTL EQU CYREG_PRT2_CTL
OSC2_Saw_Preset_1__DM0 EQU CYREG_PRT2_DM0
OSC2_Saw_Preset_1__DM1 EQU CYREG_PRT2_DM1
OSC2_Saw_Preset_1__DM2 EQU CYREG_PRT2_DM2
OSC2_Saw_Preset_1__DR EQU CYREG_PRT2_DR
OSC2_Saw_Preset_1__INP_DIS EQU CYREG_PRT2_INP_DIS
OSC2_Saw_Preset_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OSC2_Saw_Preset_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OSC2_Saw_Preset_1__LCD_EN EQU CYREG_PRT2_LCD_EN
OSC2_Saw_Preset_1__MASK EQU 0x40
OSC2_Saw_Preset_1__PORT EQU 2
OSC2_Saw_Preset_1__PRT EQU CYREG_PRT2_PRT
OSC2_Saw_Preset_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OSC2_Saw_Preset_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OSC2_Saw_Preset_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OSC2_Saw_Preset_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OSC2_Saw_Preset_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OSC2_Saw_Preset_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OSC2_Saw_Preset_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OSC2_Saw_Preset_1__PS EQU CYREG_PRT2_PS
OSC2_Saw_Preset_1__SHIFT EQU 6
OSC2_Saw_Preset_1__SLW EQU CYREG_PRT2_SLW

; OSC2_Square_Out_1
OSC2_Square_Out_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
OSC2_Square_Out_1__0__MASK EQU 0x10
OSC2_Square_Out_1__0__PC EQU CYREG_PRT12_PC4
OSC2_Square_Out_1__0__PORT EQU 12
OSC2_Square_Out_1__0__SHIFT EQU 4
OSC2_Square_Out_1__AG EQU CYREG_PRT12_AG
OSC2_Square_Out_1__BIE EQU CYREG_PRT12_BIE
OSC2_Square_Out_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
OSC2_Square_Out_1__BYP EQU CYREG_PRT12_BYP
OSC2_Square_Out_1__DM0 EQU CYREG_PRT12_DM0
OSC2_Square_Out_1__DM1 EQU CYREG_PRT12_DM1
OSC2_Square_Out_1__DM2 EQU CYREG_PRT12_DM2
OSC2_Square_Out_1__DR EQU CYREG_PRT12_DR
OSC2_Square_Out_1__INP_DIS EQU CYREG_PRT12_INP_DIS
OSC2_Square_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
OSC2_Square_Out_1__MASK EQU 0x10
OSC2_Square_Out_1__PORT EQU 12
OSC2_Square_Out_1__PRT EQU CYREG_PRT12_PRT
OSC2_Square_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
OSC2_Square_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
OSC2_Square_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
OSC2_Square_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
OSC2_Square_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
OSC2_Square_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
OSC2_Square_Out_1__PS EQU CYREG_PRT12_PS
OSC2_Square_Out_1__SHIFT EQU 4
OSC2_Square_Out_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
OSC2_Square_Out_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
OSC2_Square_Out_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
OSC2_Square_Out_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
OSC2_Square_Out_1__SLW EQU CYREG_PRT12_SLW

; OSC2_Saw_Out_Cap_1
OSC2_Saw_Out_Cap_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
OSC2_Saw_Out_Cap_1__0__MASK EQU 0x10
OSC2_Saw_Out_Cap_1__0__PC EQU CYREG_PRT0_PC4
OSC2_Saw_Out_Cap_1__0__PORT EQU 0
OSC2_Saw_Out_Cap_1__0__SHIFT EQU 4
OSC2_Saw_Out_Cap_1__AG EQU CYREG_PRT0_AG
OSC2_Saw_Out_Cap_1__AMUX EQU CYREG_PRT0_AMUX
OSC2_Saw_Out_Cap_1__BIE EQU CYREG_PRT0_BIE
OSC2_Saw_Out_Cap_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC2_Saw_Out_Cap_1__BYP EQU CYREG_PRT0_BYP
OSC2_Saw_Out_Cap_1__CTL EQU CYREG_PRT0_CTL
OSC2_Saw_Out_Cap_1__DM0 EQU CYREG_PRT0_DM0
OSC2_Saw_Out_Cap_1__DM1 EQU CYREG_PRT0_DM1
OSC2_Saw_Out_Cap_1__DM2 EQU CYREG_PRT0_DM2
OSC2_Saw_Out_Cap_1__DR EQU CYREG_PRT0_DR
OSC2_Saw_Out_Cap_1__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC2_Saw_Out_Cap_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC2_Saw_Out_Cap_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC2_Saw_Out_Cap_1__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC2_Saw_Out_Cap_1__MASK EQU 0x10
OSC2_Saw_Out_Cap_1__PORT EQU 0
OSC2_Saw_Out_Cap_1__PRT EQU CYREG_PRT0_PRT
OSC2_Saw_Out_Cap_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC2_Saw_Out_Cap_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC2_Saw_Out_Cap_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC2_Saw_Out_Cap_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC2_Saw_Out_Cap_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC2_Saw_Out_Cap_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC2_Saw_Out_Cap_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC2_Saw_Out_Cap_1__PS EQU CYREG_PRT0_PS
OSC2_Saw_Out_Cap_1__SHIFT EQU 4
OSC2_Saw_Out_Cap_1__SLW EQU CYREG_PRT0_SLW

; OSC2_Saw_Follower_1_ABuf
OSC2_Saw_Follower_1_ABuf__CR EQU CYREG_OPAMP2_CR
OSC2_Saw_Follower_1_ABuf__MX EQU CYREG_OPAMP2_MX
OSC2_Saw_Follower_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OSC2_Saw_Follower_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OSC2_Saw_Follower_1_ABuf__PM_ACT_MSK EQU 0x04
OSC2_Saw_Follower_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OSC2_Saw_Follower_1_ABuf__PM_STBY_MSK EQU 0x04
OSC2_Saw_Follower_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
OSC2_Saw_Follower_1_ABuf__SW EQU CYREG_OPAMP2_SW
OSC2_Saw_Follower_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
OSC2_Saw_Follower_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; OSC1_Triangle_Follower_ABuf
OSC1_Triangle_Follower_ABuf__CR EQU CYREG_OPAMP0_CR
OSC1_Triangle_Follower_ABuf__MX EQU CYREG_OPAMP0_MX
OSC1_Triangle_Follower_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OSC1_Triangle_Follower_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OSC1_Triangle_Follower_ABuf__PM_ACT_MSK EQU 0x01
OSC1_Triangle_Follower_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OSC1_Triangle_Follower_ABuf__PM_STBY_MSK EQU 0x01
OSC1_Triangle_Follower_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
OSC1_Triangle_Follower_ABuf__SW EQU CYREG_OPAMP0_SW
OSC1_Triangle_Follower_ABuf__TR0 EQU CYREG_OPAMP0_TR0
OSC1_Triangle_Follower_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; OSC2_Triangle_Follower_1_ABuf
OSC2_Triangle_Follower_1_ABuf__CR EQU CYREG_OPAMP1_CR
OSC2_Triangle_Follower_1_ABuf__MX EQU CYREG_OPAMP1_MX
OSC2_Triangle_Follower_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OSC2_Triangle_Follower_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OSC2_Triangle_Follower_1_ABuf__PM_ACT_MSK EQU 0x02
OSC2_Triangle_Follower_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OSC2_Triangle_Follower_1_ABuf__PM_STBY_MSK EQU 0x02
OSC2_Triangle_Follower_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
OSC2_Triangle_Follower_1_ABuf__SW EQU CYREG_OPAMP1_SW
OSC2_Triangle_Follower_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
OSC2_Triangle_Follower_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; OSC1_SIGNCHANGE_NegativeISR
OSC1_SIGNCHANGE_NegativeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
OSC1_SIGNCHANGE_NegativeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
OSC1_SIGNCHANGE_NegativeISR__INTC_MASK EQU 0x01
OSC1_SIGNCHANGE_NegativeISR__INTC_NUMBER EQU 0
OSC1_SIGNCHANGE_NegativeISR__INTC_PRIOR_NUM EQU 7
OSC1_SIGNCHANGE_NegativeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
OSC1_SIGNCHANGE_NegativeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
OSC1_SIGNCHANGE_NegativeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; OSC1_SIGNCHANGE_PositiveISR
OSC1_SIGNCHANGE_PositiveISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
OSC1_SIGNCHANGE_PositiveISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
OSC1_SIGNCHANGE_PositiveISR__INTC_MASK EQU 0x02
OSC1_SIGNCHANGE_PositiveISR__INTC_NUMBER EQU 1
OSC1_SIGNCHANGE_PositiveISR__INTC_PRIOR_NUM EQU 7
OSC1_SIGNCHANGE_PositiveISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
OSC1_SIGNCHANGE_PositiveISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
OSC1_SIGNCHANGE_PositiveISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 75000000
BCLK__BUS_CLK__KHZ EQU 75000
BCLK__BUS_CLK__MHZ EQU 75
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
