# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# ./../Imple/UART/UART_MEM/QuestaSim/tb_UART_mem.wlf opened as dataset "tb_UART_mem"
# add wave vsim:/tb_UART_mem/*
# Unrecognized dataset prefix: vsim
#  radix -binary
# binary
# 
# stdin: <EOF>
add wave -position insertpoint  \
tb_UART_mem:/tb_UART_mem/DUT/i_clk \
tb_UART_mem:/tb_UART_mem/DUT/i_rst_n \
tb_UART_mem:/tb_UART_mem/DUT/i_stick \
tb_UART_mem:/tb_UART_mem/DUT/i_wr_en \
tb_UART_mem:/tb_UART_mem/DUT/i_fifo_data \
tb_UART_mem:/tb_UART_mem/DUT/o_done_a \
tb_UART_mem:/tb_UART_mem/DUT/o_data_a \
tb_UART_mem:/tb_UART_mem/DUT/o_done_b \
tb_UART_mem:/tb_UART_mem/DUT/o_data_b \
tb_UART_mem:/tb_UART_mem/DUT/ptr_wr \
tb_UART_mem:/tb_UART_mem/DUT/ptr_wr_n \
tb_UART_mem:/tb_UART_mem/DUT/w_update_a_n \
tb_UART_mem:/tb_UART_mem/DUT/w_update_b_n \
tb_UART_mem:/tb_UART_mem/DUT/w_update_a_2 \
tb_UART_mem:/tb_UART_mem/DUT/w_update_b_2
