{'a_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['a']],
           'DLines': ['88:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4057892110>]},
 'b_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['b']],
           'DLines': ['89:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f405789cf10>]},
 'p': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['prod']],
       'DLines': ['96:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4057896b10>]},
 'prod': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['a_reg', 'b_reg']],
          'DLines': ['93:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4057896d50>]}}
