--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml REG_HEAP.twx REG_HEAP.ncd -o REG_HEAP.twr REG_HEAP.pcf

Design file:              REG_HEAP.ncd
Physical constraint file: REG_HEAP.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Rw<0>       |    7.085(R)|   -0.360(R)|Clk_BUFGP         |   0.000|
Rw<1>       |    5.939(R)|   -0.132(R)|Clk_BUFGP         |   0.000|
Rw<2>       |    6.272(R)|   -0.379(R)|Clk_BUFGP         |   0.000|
Rw_d<0>     |    1.031(R)|    1.094(R)|Clk_BUFGP         |   0.000|
Rw_d<1>     |    0.084(R)|    1.662(R)|Clk_BUFGP         |   0.000|
Rw_d<2>     |    0.380(R)|    1.411(R)|Clk_BUFGP         |   0.000|
Rw_d<3>     |    0.412(R)|    1.180(R)|Clk_BUFGP         |   0.000|
Rw_d<4>     |    2.148(R)|    0.548(R)|Clk_BUFGP         |   0.000|
Rw_d<5>     |    0.418(R)|    1.546(R)|Clk_BUFGP         |   0.000|
Rw_d<6>     |    1.062(R)|    0.863(R)|Clk_BUFGP         |   0.000|
Rw_d<7>     |    1.029(R)|    0.712(R)|Clk_BUFGP         |   0.000|
Rw_d<8>     |    2.685(R)|    0.200(R)|Clk_BUFGP         |   0.000|
Rw_d<9>     |    1.478(R)|    0.509(R)|Clk_BUFGP         |   0.000|
Rw_d<10>    |    0.524(R)|    1.054(R)|Clk_BUFGP         |   0.000|
Rw_d<11>    |    1.360(R)|    0.948(R)|Clk_BUFGP         |   0.000|
Rw_d<12>    |    0.829(R)|    1.111(R)|Clk_BUFGP         |   0.000|
Rw_d<13>    |    0.270(R)|    1.338(R)|Clk_BUFGP         |   0.000|
Rw_d<14>    |    2.577(R)|   -0.574(R)|Clk_BUFGP         |   0.000|
Rw_d<15>    |    1.381(R)|    0.444(R)|Clk_BUFGP         |   0.000|
Rw_en       |    6.640(R)|   -0.201(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Rx_q<0>     |   10.042(R)|Clk_BUFGP         |   0.000|
Rx_q<1>     |   10.030(R)|Clk_BUFGP         |   0.000|
Rx_q<2>     |    9.961(R)|Clk_BUFGP         |   0.000|
Rx_q<3>     |    9.655(R)|Clk_BUFGP         |   0.000|
Rx_q<4>     |    9.938(R)|Clk_BUFGP         |   0.000|
Rx_q<5>     |   10.447(R)|Clk_BUFGP         |   0.000|
Rx_q<6>     |   10.534(R)|Clk_BUFGP         |   0.000|
Rx_q<7>     |    9.555(R)|Clk_BUFGP         |   0.000|
Rx_q<8>     |   10.636(R)|Clk_BUFGP         |   0.000|
Rx_q<9>     |    9.418(R)|Clk_BUFGP         |   0.000|
Rx_q<10>    |   10.331(R)|Clk_BUFGP         |   0.000|
Rx_q<11>    |    9.603(R)|Clk_BUFGP         |   0.000|
Rx_q<12>    |   10.494(R)|Clk_BUFGP         |   0.000|
Rx_q<13>    |    9.578(R)|Clk_BUFGP         |   0.000|
Rx_q<14>    |   10.870(R)|Clk_BUFGP         |   0.000|
Rx_q<15>    |   10.217(R)|Clk_BUFGP         |   0.000|
Ry_q<0>     |   10.158(R)|Clk_BUFGP         |   0.000|
Ry_q<1>     |    9.637(R)|Clk_BUFGP         |   0.000|
Ry_q<2>     |    9.981(R)|Clk_BUFGP         |   0.000|
Ry_q<3>     |    9.615(R)|Clk_BUFGP         |   0.000|
Ry_q<4>     |    9.584(R)|Clk_BUFGP         |   0.000|
Ry_q<5>     |    9.415(R)|Clk_BUFGP         |   0.000|
Ry_q<6>     |    9.947(R)|Clk_BUFGP         |   0.000|
Ry_q<7>     |    9.401(R)|Clk_BUFGP         |   0.000|
Ry_q<8>     |    9.441(R)|Clk_BUFGP         |   0.000|
Ry_q<9>     |    9.516(R)|Clk_BUFGP         |   0.000|
Ry_q<10>    |    9.677(R)|Clk_BUFGP         |   0.000|
Ry_q<11>    |   10.057(R)|Clk_BUFGP         |   0.000|
Ry_q<12>    |    9.722(R)|Clk_BUFGP         |   0.000|
Ry_q<13>    |   10.880(R)|Clk_BUFGP         |   0.000|
Ry_q<14>    |   10.136(R)|Clk_BUFGP         |   0.000|
Ry_q<15>    |   10.508(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Rx<0>          |Rx_q<0>        |    8.219|
Rx<0>          |Rx_q<1>        |    7.986|
Rx<0>          |Rx_q<2>        |    8.214|
Rx<0>          |Rx_q<3>        |    8.552|
Rx<0>          |Rx_q<4>        |    8.941|
Rx<0>          |Rx_q<5>        |    9.394|
Rx<0>          |Rx_q<6>        |    9.152|
Rx<0>          |Rx_q<7>        |    9.025|
Rx<0>          |Rx_q<8>        |    9.646|
Rx<0>          |Rx_q<9>        |    9.022|
Rx<0>          |Rx_q<10>       |   10.496|
Rx<0>          |Rx_q<11>       |    9.198|
Rx<0>          |Rx_q<12>       |   10.295|
Rx<0>          |Rx_q<13>       |    9.419|
Rx<0>          |Rx_q<14>       |   10.835|
Rx<0>          |Rx_q<15>       |    9.972|
Rx<1>          |Rx_q<0>        |    8.358|
Rx<1>          |Rx_q<1>        |    8.075|
Rx<1>          |Rx_q<2>        |    7.275|
Rx<1>          |Rx_q<3>        |    7.484|
Rx<1>          |Rx_q<4>        |    7.325|
Rx<1>          |Rx_q<5>        |    7.406|
Rx<1>          |Rx_q<6>        |    8.671|
Rx<1>          |Rx_q<7>        |    8.118|
Rx<1>          |Rx_q<8>        |    8.684|
Rx<1>          |Rx_q<9>        |    7.790|
Rx<1>          |Rx_q<10>       |    8.770|
Rx<1>          |Rx_q<11>       |    7.805|
Rx<1>          |Rx_q<12>       |    9.411|
Rx<1>          |Rx_q<13>       |    8.853|
Rx<1>          |Rx_q<14>       |   10.245|
Rx<1>          |Rx_q<15>       |    9.653|
Rx<2>          |Rx_q<0>        |   11.378|
Rx<2>          |Rx_q<1>        |   11.107|
Rx<2>          |Rx_q<2>        |   10.623|
Rx<2>          |Rx_q<3>        |   10.780|
Rx<2>          |Rx_q<4>        |   10.172|
Rx<2>          |Rx_q<5>        |   10.774|
Rx<2>          |Rx_q<6>        |    9.584|
Rx<2>          |Rx_q<7>        |    9.331|
Rx<2>          |Rx_q<8>        |    9.331|
Rx<2>          |Rx_q<9>        |    8.170|
Rx<2>          |Rx_q<10>       |    8.552|
Rx<2>          |Rx_q<11>       |    8.212|
Rx<2>          |Rx_q<12>       |    7.934|
Rx<2>          |Rx_q<13>       |    8.247|
Rx<2>          |Rx_q<14>       |    8.505|
Rx<2>          |Rx_q<15>       |    7.188|
Ry<0>          |Ry_q<0>        |   10.967|
Ry<0>          |Ry_q<1>        |   11.138|
Ry<0>          |Ry_q<2>        |    9.335|
Ry<0>          |Ry_q<3>        |    9.353|
Ry<0>          |Ry_q<4>        |    8.124|
Ry<0>          |Ry_q<5>        |    8.409|
Ry<0>          |Ry_q<6>        |    8.918|
Ry<0>          |Ry_q<7>        |    7.363|
Ry<0>          |Ry_q<8>        |    7.978|
Ry<0>          |Ry_q<9>        |    8.461|
Ry<0>          |Ry_q<10>       |    6.996|
Ry<0>          |Ry_q<11>       |    7.436|
Ry<0>          |Ry_q<12>       |    8.362|
Ry<0>          |Ry_q<13>       |    8.767|
Ry<0>          |Ry_q<14>       |    7.898|
Ry<0>          |Ry_q<15>       |    8.292|
Ry<1>          |Ry_q<0>        |   11.013|
Ry<1>          |Ry_q<1>        |   10.509|
Ry<1>          |Ry_q<2>        |    9.909|
Ry<1>          |Ry_q<3>        |   10.106|
Ry<1>          |Ry_q<4>        |    8.579|
Ry<1>          |Ry_q<5>        |    8.840|
Ry<1>          |Ry_q<6>        |    8.737|
Ry<1>          |Ry_q<7>        |    7.927|
Ry<1>          |Ry_q<8>        |    7.924|
Ry<1>          |Ry_q<9>        |    7.885|
Ry<1>          |Ry_q<10>       |    7.985|
Ry<1>          |Ry_q<11>       |    8.061|
Ry<1>          |Ry_q<12>       |    7.096|
Ry<1>          |Ry_q<13>       |    8.698|
Ry<1>          |Ry_q<14>       |    7.489|
Ry<1>          |Ry_q<15>       |    7.545|
Ry<2>          |Ry_q<0>        |   10.352|
Ry<2>          |Ry_q<1>        |    9.572|
Ry<2>          |Ry_q<2>        |    9.279|
Ry<2>          |Ry_q<3>        |    9.269|
Ry<2>          |Ry_q<4>        |    7.960|
Ry<2>          |Ry_q<5>        |    8.215|
Ry<2>          |Ry_q<6>        |    8.843|
Ry<2>          |Ry_q<7>        |    7.750|
Ry<2>          |Ry_q<8>        |    7.749|
Ry<2>          |Ry_q<9>        |    7.434|
Ry<2>          |Ry_q<10>       |    7.888|
Ry<2>          |Ry_q<11>       |    7.964|
Ry<2>          |Ry_q<12>       |    6.658|
Ry<2>          |Ry_q<13>       |    8.205|
Ry<2>          |Ry_q<14>       |    6.724|
Ry<2>          |Ry_q<15>       |    6.987|
---------------+---------------+---------+


Analysis completed Wed Dec 03 14:35:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



