<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BTEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BTEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BTEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BTEST_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_TEST_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="QWERTy_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="QWERTy_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="QWERTy_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="QWERTy_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="S4_CLA_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="S4_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="S4_TEST_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Sixty_Four_Bit_Adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sixty_Four_Bit_Adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sixty_Four_Bit_Adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sixty_Four_Bit_Adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Sixty_Four_Bit_Adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sixty_Four_Bit_Adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sixty_Four_Bit_Adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sixty_Four_Bit_Adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sixty_Four_Bit_Adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sixty_Four_Bit_Adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sixty_Four_Bit_Adder_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sixty_Four_Bit_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sixty_Four_Bit_Adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sixty_Four_Bit_Adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sixty_Four_Bit_Adder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sixty_Four_Bit_Adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473955580" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1473955580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475085915" xil_pn:in_ck="-50127106759660370" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1475085915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BTEST.v"/>
      <outfile xil_pn:name="Behavioral_S4.v"/>
      <outfile xil_pn:name="CLA.v"/>
      <outfile xil_pn:name="CLA_2B.v"/>
      <outfile xil_pn:name="CLA_TEST.v"/>
      <outfile xil_pn:name="Full_Adder.v"/>
      <outfile xil_pn:name="QWERTy.v"/>
      <outfile xil_pn:name="S4_CLA.v"/>
      <outfile xil_pn:name="S4_TEST.v"/>
      <outfile xil_pn:name="SIXTY_4_CLA.v"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.v"/>
      <outfile xil_pn:name="twoBitLookAheadAdder.v"/>
    </transform>
    <transform xil_pn:end_ts="1475085915" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5071846332818466503" xil_pn:start_ts="1475085915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475085915" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8734002227350142761" xil_pn:start_ts="1475085915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473955580" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7638834591858684502" xil_pn:start_ts="1473955580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475085915" xil_pn:in_ck="-50127106759660370" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1475085915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BTEST.v"/>
      <outfile xil_pn:name="Behavioral_S4.v"/>
      <outfile xil_pn:name="CLA.v"/>
      <outfile xil_pn:name="CLA_2B.v"/>
      <outfile xil_pn:name="CLA_TEST.v"/>
      <outfile xil_pn:name="Full_Adder.v"/>
      <outfile xil_pn:name="QWERTy.v"/>
      <outfile xil_pn:name="S4_CLA.v"/>
      <outfile xil_pn:name="S4_TEST.v"/>
      <outfile xil_pn:name="SIXTY_4_CLA.v"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.v"/>
      <outfile xil_pn:name="twoBitLookAheadAdder.v"/>
    </transform>
    <transform xil_pn:end_ts="1475085920" xil_pn:in_ck="-50127106759660370" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1526965686668460097" xil_pn:start_ts="1475085915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BTEST_beh.prj"/>
      <outfile xil_pn:name="BTEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1475085920" xil_pn:in_ck="5798860026164685707" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6810132006153320988" xil_pn:start_ts="1475085920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BTEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1473954228" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1473954228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475082778" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7682616891482658194" xil_pn:start_ts="1475082778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475082778" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7638834591858684502" xil_pn:start_ts="1475082778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473954228" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1473954228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475082778" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3212750467677865072" xil_pn:start_ts="1475082778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473954228" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1473954228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475082778" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8606962710449658912" xil_pn:start_ts="1475082778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475082794" xil_pn:in_ck="9131663767500450459" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="9066820937791970323" xil_pn:start_ts="1475082778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.lso"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.ngc"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.ngr"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.prj"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.stx"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.syr"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.xst"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder_stx_beh.prj"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1475082794" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1273011651261029317" xil_pn:start_ts="1475082794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475082805" xil_pn:in_ck="-5120311777171847361" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8216937576823787911" xil_pn:start_ts="1475082794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.bld"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder.ngd"/>
      <outfile xil_pn:name="Sixty_Four_Bit_Adder_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475082811" xil_pn:in_ck="-5120311777171847360" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1475082805">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
