Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan  6 00:00:42 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (881)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU_Reset_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT/ALU_PHY/FlagZ_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (881)
--------------------------------
 There are 881 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.196        0.000                      0                 2433        0.032        0.000                      0                 2433        3.000        0.000                       0                   887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.196        0.000                      0                 1815        0.135        0.000                      0                 1815       23.750        0.000                       0                   883  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.199        0.000                      0                 1815        0.135        0.000                      0                 1815       23.750        0.000                       0                   883  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.196        0.000                      0                 1815        0.032        0.000                      0                 1815  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.196        0.000                      0                 1815        0.032        0.000                      0                 1815  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         42.343        0.000                      0                  618        0.739        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         42.343        0.000                      0                  618        0.636        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       42.343        0.000                      0                  618        0.636        0.000                      0                  618  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       42.346        0.000                      0                  618        0.739        0.000                      0                  618  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.196ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 3.261ns (20.783%)  route 12.429ns (79.217%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.430    14.845    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.969    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.103    49.133    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.031    49.164    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 34.196    

Slack (MET) :             34.198ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 3.261ns (20.789%)  route 12.425ns (79.211%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.426    14.841    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.965 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.965    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.103    49.133    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.029    49.162    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.162    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                 34.198    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 3.057ns (19.725%)  route 12.441ns (80.275%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.464    14.652    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    14.776    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.274ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 3.057ns (19.787%)  route 12.392ns (80.213%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.415    14.603    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.727 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    14.727    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 34.274    

Slack (MET) :             34.447ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.278ns  (logic 3.057ns (20.010%)  route 12.221ns (79.990%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.244    14.432    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.556 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    14.556    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                 34.447    

Slack (MET) :             34.449ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 3.057ns (20.014%)  route 12.218ns (79.986%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.241    14.429    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.553 r  UUT/CPU_PHY/contents_ram[26][0]_i_1/O
                         net (fo=1, routed)           0.000    14.553    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                 34.449    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.266ns  (logic 3.057ns (20.025%)  route 12.209ns (79.975%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.232    14.420    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.544 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    14.544    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.514ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 3.057ns (20.103%)  route 12.150ns (79.897%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.173    14.361    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    14.485 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    14.485    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 34.514    

Slack (MET) :             34.519ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 3.057ns (20.107%)  route 12.147ns (79.893%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.170    14.358    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.482 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    14.482    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                 34.519    

Slack (MET) :             34.548ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 3.057ns (20.147%)  route 12.116ns (79.853%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.139    14.327    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124    14.451 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    14.451    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                 34.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y36         FDCE                                         r  UUT/ALU_PHY/A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/A_reg[7][3]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  UUT/CPU_PHY/A[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/A_reg[7]_3[3]
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.092    -0.423    UUT/ALU_PHY/A_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X21Y36         FDCE (Hold_fdce_C_D)         0.091    -0.424    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.517%)  route 0.231ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.515%)  route 0.231ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X22Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  UUT/RS232_PHY/Transmitter/data_count_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.307    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[3]
    SLICE_X23Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.091    -0.420    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X20Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    UUT/RS232_PHY/Data_in[1]
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.070    -0.438    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y34         FDCE                                         r  UUT/ALU_PHY/ACC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/ACC_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.272    UUT/ALU_PHY/ACC_reg[7]_0[0]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.070    -0.443    UUT/ALU_PHY/ACC_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.892%)  route 0.115ns (38.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/ALU_PHY/clk_out1
    SLICE_X16Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.271    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.912    -0.761    UUT/ALU_PHY/clk_out1
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.092    -0.398    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y35         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.271    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X15Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/B_reg[7]_2[0]
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X15Y35         FDCE (Hold_fdce_C_D)         0.091    -0.400    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.266    UUT/RS232_PHY/Data_in[0]
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.070    -0.440    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X24Y42     CPU_Reset_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y57     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y58     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y58     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y58     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y59     contador_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.199ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 3.261ns (20.783%)  route 12.429ns (79.217%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.430    14.845    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.969    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.100    49.137    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.031    49.168    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.168    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 34.199    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 3.261ns (20.789%)  route 12.425ns (79.211%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.426    14.841    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.965 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.965    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.100    49.137    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.029    49.166    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.166    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.226ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 3.057ns (19.725%)  route 12.441ns (80.275%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.464    14.652    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    14.776    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                 34.226    

Slack (MET) :             34.277ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 3.057ns (19.787%)  route 12.392ns (80.213%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.415    14.603    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.727 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    14.727    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 34.277    

Slack (MET) :             34.450ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.278ns  (logic 3.057ns (20.010%)  route 12.221ns (79.990%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.244    14.432    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.556 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    14.556    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.032    49.006    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.006    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                 34.450    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 3.057ns (20.014%)  route 12.218ns (79.986%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.241    14.429    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.553 r  UUT/CPU_PHY/contents_ram[26][0]_i_1/O
                         net (fo=1, routed)           0.000    14.553    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                 34.452    

Slack (MET) :             34.461ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.266ns  (logic 3.057ns (20.025%)  route 12.209ns (79.975%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.232    14.420    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.544 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    14.544    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.032    49.006    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.006    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                 34.461    

Slack (MET) :             34.517ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 3.057ns (20.103%)  route 12.150ns (79.897%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.173    14.361    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    14.485 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    14.485    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 34.517    

Slack (MET) :             34.522ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 3.057ns (20.107%)  route 12.147ns (79.893%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.170    14.358    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.482 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    14.482    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                 34.522    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 3.057ns (20.147%)  route 12.116ns (79.853%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.139    14.327    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124    14.451 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    14.451    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                 34.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y36         FDCE                                         r  UUT/ALU_PHY/A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/A_reg[7][3]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  UUT/CPU_PHY/A[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/A_reg[7]_3[3]
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.092    -0.423    UUT/ALU_PHY/A_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X21Y36         FDCE (Hold_fdce_C_D)         0.091    -0.424    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.517%)  route 0.231ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.515%)  route 0.231ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X22Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  UUT/RS232_PHY/Transmitter/data_count_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.307    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[3]
    SLICE_X23Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.091    -0.420    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X20Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    UUT/RS232_PHY/Data_in[1]
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.070    -0.438    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y34         FDCE                                         r  UUT/ALU_PHY/ACC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/ACC_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.272    UUT/ALU_PHY/ACC_reg[7]_0[0]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.070    -0.443    UUT/ALU_PHY/ACC_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.892%)  route 0.115ns (38.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/ALU_PHY/clk_out1
    SLICE_X16Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.271    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.912    -0.761    UUT/ALU_PHY/clk_out1
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.092    -0.398    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y35         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.271    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X15Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/B_reg[7]_2[0]
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X15Y35         FDCE (Hold_fdce_C_D)         0.091    -0.400    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.266    UUT/RS232_PHY/Data_in[0]
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.070    -0.440    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X24Y42     CPU_Reset_signal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X14Y57     contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y58     contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y58     contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y58     contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X13Y59     contador_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.196ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 3.261ns (20.783%)  route 12.429ns (79.217%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.430    14.845    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.969    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.103    49.133    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.031    49.164    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 34.196    

Slack (MET) :             34.198ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 3.261ns (20.789%)  route 12.425ns (79.211%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.426    14.841    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.965 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.965    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.103    49.133    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.029    49.162    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.162    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                 34.198    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 3.057ns (19.725%)  route 12.441ns (80.275%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.464    14.652    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    14.776    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.274ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 3.057ns (19.787%)  route 12.392ns (80.213%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.415    14.603    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.727 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    14.727    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 34.274    

Slack (MET) :             34.447ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.278ns  (logic 3.057ns (20.010%)  route 12.221ns (79.990%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.244    14.432    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.556 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    14.556    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                 34.447    

Slack (MET) :             34.449ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 3.057ns (20.014%)  route 12.218ns (79.986%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.241    14.429    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.553 r  UUT/CPU_PHY/contents_ram[26][0]_i_1/O
                         net (fo=1, routed)           0.000    14.553    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                 34.449    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.266ns  (logic 3.057ns (20.025%)  route 12.209ns (79.975%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.232    14.420    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.544 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    14.544    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.514ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 3.057ns (20.103%)  route 12.150ns (79.897%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.173    14.361    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    14.485 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    14.485    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 34.514    

Slack (MET) :             34.519ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 3.057ns (20.107%)  route 12.147ns (79.893%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.170    14.358    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.482 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    14.482    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                 34.519    

Slack (MET) :             34.548ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 3.057ns (20.147%)  route 12.116ns (79.853%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.139    14.327    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124    14.451 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    14.451    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                 34.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y36         FDCE                                         r  UUT/ALU_PHY/A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/A_reg[7][3]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  UUT/CPU_PHY/A[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/A_reg[7]_3[3]
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.092    -0.320    UUT/ALU_PHY/A_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X21Y36         FDCE (Hold_fdce_C_D)         0.091    -0.321    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.517%)  route 0.231ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.515%)  route 0.231ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X22Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  UUT/RS232_PHY/Transmitter/data_count_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.307    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[3]
    SLICE_X23Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.091    -0.317    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X20Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    UUT/RS232_PHY/Data_in[1]
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.103    -0.405    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.070    -0.335    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y34         FDCE                                         r  UUT/ALU_PHY/ACC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/ACC_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.272    UUT/ALU_PHY/ACC_reg[7]_0[0]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.103    -0.410    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.070    -0.340    UUT/ALU_PHY/ACC_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.892%)  route 0.115ns (38.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/ALU_PHY/clk_out1
    SLICE_X16Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.271    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.912    -0.761    UUT/ALU_PHY/clk_out1
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.103    -0.387    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.092    -0.295    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y35         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.271    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X15Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/B_reg[7]_2[0]
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.103    -0.388    
    SLICE_X15Y35         FDCE (Hold_fdce_C_D)         0.091    -0.297    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.266    UUT/RS232_PHY/Data_in[0]
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.070    -0.337    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.196ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 3.261ns (20.783%)  route 12.429ns (79.217%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.430    14.845    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.969 r  UUT/DMA_PHY/RGB_R_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.969    UUT/DMA_PHY/RGB_R_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_R_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.103    49.133    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.031    49.164    UUT/DMA_PHY/RGB_R_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 34.196    

Slack (MET) :             34.198ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 3.261ns (20.789%)  route 12.425ns (79.211%))
  Logic Levels:           15  (LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 48.668 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         2.683     8.072    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21/O
                         net (fo=1, routed)           0.000     8.196    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_21_n_0
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     8.410 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11/O
                         net (fo=1, routed)           0.000     8.410    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_11_n_0
    SLICE_X10Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     8.498 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6/O
                         net (fo=1, routed)           1.463     9.962    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.319    10.281 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__1_i_5/O
                         net (fo=1, routed)           0.850    11.131    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4/O
                         net (fo=1, routed)           0.171    11.426    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_4_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.550 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2/O
                         net (fo=1, routed)           0.663    12.213    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_2_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.337 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__1_i_1/O
                         net (fo=73, routed)          1.386    13.723    UUT/CPU_PHY/databus[2]
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.124    13.847 r  UUT/CPU_PHY/RGB_R_DUTY[7]_i_3/O
                         net (fo=1, routed)           0.444    14.291    UUT/CPU_PHY/RGB_R_DUTY[7]_i_3_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.415 f  UUT/CPU_PHY/RGB_R_DUTY[7]_i_2/O
                         net (fo=2, routed)           0.426    14.841    UUT/DMA_PHY/RGB_G_DUTY1
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.965 r  UUT/DMA_PHY/RGB_G_DUTY[7]_i_1/O
                         net (fo=1, routed)           0.000    14.965    UUT/DMA_PHY/RGB_G_DUTY[7]_i_1_n_0
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.689    48.668    UUT/DMA_PHY/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/DMA_PHY/RGB_G_DUTY_reg[7]/C
                         clock pessimism              0.568    49.236    
                         clock uncertainty           -0.103    49.133    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.029    49.162    UUT/DMA_PHY/RGB_G_DUTY_reg[7]
  -------------------------------------------------------------------
                         required time                         49.162    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                 34.198    

Slack (MET) :             34.223ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 3.057ns (19.725%)  route 12.441ns (80.275%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.464    14.652    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.776 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    14.776    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                 34.223    

Slack (MET) :             34.274ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 3.057ns (19.787%)  route 12.392ns (80.213%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.415    14.603    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.727 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    14.727    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                 34.274    

Slack (MET) :             34.447ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.278ns  (logic 3.057ns (20.010%)  route 12.221ns (79.990%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.244    14.432    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.556 r  UUT/CPU_PHY/contents_ram[30][0]_i_1/O
                         net (fo=1, routed)           0.000    14.556    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[30][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                 34.447    

Slack (MET) :             34.449ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 3.057ns (20.014%)  route 12.218ns (79.986%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.241    14.429    UUT/CPU_PHY/databus[0]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.553 r  UUT/CPU_PHY/contents_ram[26][0]_i_1/O
                         net (fo=1, routed)           0.000    14.553    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][7]_1[0]
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[26][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                 34.449    

Slack (MET) :             34.458ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.266ns  (logic 3.057ns (20.025%)  route 12.209ns (79.975%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.232    14.420    UUT/CPU_PHY/databus[0]
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.544 r  UUT/CPU_PHY/contents_ram[18][0]_i_1/O
                         net (fo=1, routed)           0.000    14.544    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[0]
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.032    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                 34.458    

Slack (MET) :             34.514ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 3.057ns (20.103%)  route 12.150ns (79.897%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.173    14.361    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    14.485 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    14.485    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 34.514    

Slack (MET) :             34.519ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.204ns  (logic 3.057ns (20.107%)  route 12.147ns (79.893%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.170    14.358    UUT/CPU_PHY/databus[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.482 r  UUT/CPU_PHY/contents_ram[31][0]_i_1/O
                         net (fo=1, routed)           0.000    14.482    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][7]_1[0]
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.031    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                 34.519    

Slack (MET) :             34.548ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.173ns  (logic 3.057ns (20.147%)  route 12.116ns (79.853%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=10, routed)          0.726     0.460    UUT/DMA_PHY/current_state__0[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.154     0.614 r  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=44, routed)          1.132     1.747    UUT/DMA_PHY/current_state[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I1_O)        0.352     2.099 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.997     3.096    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.360     3.456 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_22/O
                         net (fo=2, routed)           0.529     3.985    UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_3
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     4.311 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.954     5.265    UUT/CPU_PHY/contents_ram_reg[55][5]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=354, routed)         3.113     8.502    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65/O
                         net (fo=1, routed)           0.000     8.626    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_65_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I1_O)      0.245     8.871 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52/O
                         net (fo=1, routed)           0.000     8.871    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_52_n_0
    SLICE_X1Y52          MUXF8 (Prop_muxf8_I0_O)      0.104     8.975 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46/O
                         net (fo=1, routed)           0.850     9.825    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_46_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.316    10.141 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_39/O
                         net (fo=1, routed)           0.944    11.085    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.209 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.298    11.507    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I4_O)        0.124    11.631 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.433    12.064    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.139    14.327    UUT/CPU_PHY/databus[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.124    14.451 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    14.451    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X0Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                 34.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X18Y36         FDCE                                         r  UUT/ALU_PHY/A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/A_reg[7][3]
    SLICE_X19Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  UUT/CPU_PHY/A[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/A_reg[7]_3[3]
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y36         FDCE                                         r  UUT/ALU_PHY/A_reg[3]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X19Y36         FDCE (Hold_fdce_C_D)         0.092    -0.320    UUT/ALU_PHY/A_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/B_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    UUT/CPU_PHY/B_reg[7][1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  UUT/CPU_PHY/B[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    UUT/ALU_PHY/B_reg[7]_2[1]
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X21Y36         FDCE                                         r  UUT/ALU_PHY/B_reg[1]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.103    -0.412    
    SLICE_X21Y36         FDCE (Hold_fdce_C_D)         0.091    -0.321    UUT/ALU_PHY/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.517%)  route 0.231ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.515%)  route 0.231ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y34          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.231    -0.132    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X22Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  UUT/RS232_PHY/Transmitter/data_count_reg[3]/Q
                         net (fo=3, routed)           0.076    -0.307    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[3]
    SLICE_X23Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    UUT/RS232_PHY/Transmitter/next_state[0]
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X23Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.103    -0.408    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.091    -0.317    UUT/RS232_PHY/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X20Y45         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    UUT/RS232_PHY/Data_in[1]
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X21Y46         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.103    -0.405    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.070    -0.335    UUT/RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/ACC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/ACC_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y34         FDCE                                         r  UUT/ALU_PHY/ACC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/ACC_reg[0]/Q
                         net (fo=7, routed)           0.115    -0.272    UUT/ALU_PHY/ACC_reg[7]_0[0]
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X19Y35         FDCE                                         r  UUT/ALU_PHY/ACC_r_reg[0]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.103    -0.410    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.070    -0.340    UUT/ALU_PHY/ACC_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.892%)  route 0.115ns (38.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.637    -0.527    UUT/ALU_PHY/clk_out1
    SLICE_X16Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.271    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X15Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/Index_Reg_i_reg[7]_2[3]
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.912    -0.761    UUT/ALU_PHY/clk_out1
    SLICE_X15Y37         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.103    -0.387    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.092    -0.295    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X16Y35         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.271    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X15Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    UUT/ALU_PHY/B_reg[7]_2[0]
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X15Y35         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.103    -0.388    
    SLICE_X15Y35         FDCE (Hold_fdce_C_D)         0.091    -0.297    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X20Y47         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.266    UUT/RS232_PHY/Data_in[0]
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.917    -0.756    UUT/RS232_PHY/clk_out1
    SLICE_X21Y47         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X21Y47         FDCE (Hold_fdce_C_D)         0.070    -0.337    UUT/RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.481ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.481    

Slack (MET) :             42.527ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDPE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y51          FDPE (Recov_fdpe_C_PRE)     -0.359    48.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]
  -------------------------------------------------------------------
                         required time                         48.530    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.527    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.015%)  route 0.478ns (71.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.251     0.138    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y43         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X24Y43         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.509    
    SLICE_X24Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.577%)  route 0.514ns (73.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.219     0.174    UUT/DMA_PHY/AR[0]
    SLICE_X22Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X22Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.184ns (30.144%)  route 0.426ns (69.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.043    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.200     0.085    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X25Y43         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X25Y43         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.250    -0.509    
    SLICE_X25Y43         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.671    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.046%)  route 0.528ns (73.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.234     0.188    UUT_n_0
    SLICE_X24Y42         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.234    -0.526    
    SLICE_X24Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.621    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.591%)  route 0.570ns (75.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.276     0.231    UUT/RS232_PHY/AR[0]
    SLICE_X22Y45         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X22Y45         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.486    
    SLICE_X22Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.581    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    UUT/RS232_PHY/Receiver/DataCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    UUT/RS232_PHY/Receiver/DataCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    UUT/RS232_PHY/Receiver/DataCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.825    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.481ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.481    

Slack (MET) :             42.527ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDPE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y51          FDPE (Recov_fdpe_C_PRE)     -0.359    48.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]
  -------------------------------------------------------------------
                         required time                         48.530    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.527    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.015%)  route 0.478ns (71.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.251     0.138    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y43         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X24Y43         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.103    -0.406    
    SLICE_X24Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.577%)  route 0.514ns (73.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.219     0.174    UUT/DMA_PHY/AR[0]
    SLICE_X22Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X22Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.184ns (30.144%)  route 0.426ns (69.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.043    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.200     0.085    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X25Y43         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X25Y43         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.103    -0.406    
    SLICE_X25Y43         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.568    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.046%)  route 0.528ns (73.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.234     0.188    UUT_n_0
    SLICE_X24Y42         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.234    -0.526    
                         clock uncertainty            0.103    -0.423    
    SLICE_X24Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.518    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.591%)  route 0.570ns (75.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.276     0.231    UUT/RS232_PHY/AR[0]
    SLICE_X22Y45         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X22Y45         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X22Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.478    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    UUT/RS232_PHY/Receiver/DataCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    UUT/RS232_PHY/Receiver/DataCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    UUT/RS232_PHY/Receiver/DataCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.723    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.343ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.343    

Slack (MET) :             42.481ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.405    48.484    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]
  -------------------------------------------------------------------
                         required time                         48.484    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.481    

Slack (MET) :             42.527ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDPE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.103    48.889    
    SLICE_X9Y51          FDPE (Recov_fdpe_C_PRE)     -0.359    48.530    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]
  -------------------------------------------------------------------
                         required time                         48.530    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.527    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    

Slack (MET) :             42.805ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.563    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]
  -------------------------------------------------------------------
                         required time                         48.563    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.015%)  route 0.478ns (71.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.251     0.138    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y43         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X24Y43         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.103    -0.406    
    SLICE_X24Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.577%)  route 0.514ns (73.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.219     0.174    UUT/DMA_PHY/AR[0]
    SLICE_X22Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X22Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.184ns (30.144%)  route 0.426ns (69.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.043    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.200     0.085    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X25Y43         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X25Y43         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.103    -0.406    
    SLICE_X25Y43         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.568    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.046%)  route 0.528ns (73.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.234     0.188    UUT_n_0
    SLICE_X24Y42         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.234    -0.526    
                         clock uncertainty            0.103    -0.423    
    SLICE_X24Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.518    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.591%)  route 0.570ns (75.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.276     0.231    UUT/RS232_PHY/AR[0]
    SLICE_X22Y45         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X22Y45         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.103    -0.383    
    SLICE_X22Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.478    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    UUT/RS232_PHY/Receiver/DataCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    UUT/RS232_PHY/Receiver/DataCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    UUT/RS232_PHY/Receiver/DataCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.723    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.346ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.488    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.346    

Slack (MET) :             42.346ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.488    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.346    

Slack (MET) :             42.346ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.488    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.346    

Slack (MET) :             42.346ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.580ns (8.450%)  route 6.284ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460     6.142    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y52          FDCE (Recov_fdce_C_CLR)     -0.405    48.488    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 42.346    

Slack (MET) :             42.484ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.405    48.488    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][0]
  -------------------------------------------------------------------
                         required time                         48.488    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.484    

Slack (MET) :             42.530ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.580ns (8.624%)  route 6.146ns (91.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.321     6.003    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y51          FDPE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    48.505    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y51          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                         clock pessimism              0.487    48.992    
                         clock uncertainty           -0.100    48.893    
    SLICE_X9Y51          FDPE (Recov_fdpe_C_PRE)     -0.359    48.534    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]
  -------------------------------------------------------------------
                         required time                         48.534    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 42.530    

Slack (MET) :             42.808ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.567    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[37][6]
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.808    

Slack (MET) :             42.808ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.567    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[40][6]
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.808    

Slack (MET) :             42.808ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.567    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.808    

Slack (MET) :             42.808ns  (required time - arrival time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.580ns (8.949%)  route 5.901ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.817    -0.723    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.456    -0.267 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.824     0.558    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.124     0.682 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.077     5.758    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X7Y50          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X7Y50          FDCE (Recov_fdce_C_CLR)     -0.405    48.567    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[45][6]
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                 42.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.015%)  route 0.478ns (71.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.251     0.138    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X24Y43         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X24Y43         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.509    
    SLICE_X24Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.601    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    UUT/DMA_PHY/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.743%)  route 0.510ns (73.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     0.170    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X23Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    UUT/DMA_PHY/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.577%)  route 0.514ns (73.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.219     0.174    UUT/DMA_PHY/AR[0]
    SLICE_X22Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X22Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    UUT/DMA_PHY/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.184ns (30.144%)  route 0.426ns (69.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.227    -0.158    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.043    -0.115 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.200     0.085    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X25Y43         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.915    -0.758    UUT/ALU_PHY/clk_out1
    SLICE_X25Y43         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.250    -0.509    
    SLICE_X25Y43         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.671    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.046%)  route 0.528ns (73.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.234     0.188    UUT_n_0
    SLICE_X24Y42         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
                         clock pessimism              0.234    -0.526    
    SLICE_X24Y42         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.621    CPU_Reset_signal_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Ack_in_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.591%)  route 0.570ns (75.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.276     0.231    UUT/RS232_PHY/AR[0]
    SLICE_X22Y45         FDPE                                         f  UUT/RS232_PHY/Ack_in_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X22Y45         FDPE                                         r  UUT/RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.272    -0.486    
    SLICE_X22Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.581    UUT/RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    UUT/RS232_PHY/Receiver/DataCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    UUT/RS232_PHY/Receiver/DataCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.638    -0.526    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.294    -0.090    UUT/RAM_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.045 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     0.220    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X24Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    UUT/RS232_PHY/Receiver/DataCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.825    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.317ns  (logic 5.327ns (37.210%)  route 8.990ns (62.790%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           2.082     3.606    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.730 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.615     4.345    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.469 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.293    10.762    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.317 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.317    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.452ns  (logic 6.172ns (45.882%)  route 7.280ns (54.118%))
  Logic Levels:           6  (IBUF=1 LDPE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          1.914     3.424    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.149     3.573 r  UUT/RAM_PHY/RAM_especifica/CD_reg_i_6/O
                         net (fo=1, routed)           0.434     4.007    UUT/RAM_PHY/RAM_especifica/CD_reg_i_6_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.332     4.339 r  UUT/RAM_PHY/RAM_especifica/CD_reg_i_2/O
                         net (fo=1, routed)           1.301     5.641    UUT/RAM_PHY/RAM_especifica/CD_reg_i_2_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     5.765 r  UUT/RAM_PHY/RAM_especifica/CD_reg_i_1/O
                         net (fo=1, routed)           0.806     6.571    UUT_n_10
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.507     7.078 r  CD_reg/Q
                         net (fo=1, routed)           2.824     9.902    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.452 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    13.452    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.653ns  (logic 6.158ns (48.667%)  route 6.495ns (51.333%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          1.886     3.396    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.124     3.520 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_22/O
                         net (fo=1, routed)           0.846     4.365    UUT/RAM_PHY/RAM_especifica/CA_reg_i_22_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.152     4.517 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_6/O
                         net (fo=1, routed)           1.148     5.665    UUT/RAM_PHY/RAM_especifica/CA_reg_i_6_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.326     5.991 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1/O
                         net (fo=1, routed)           0.336     6.327    UUT_n_12
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.469     6.796 r  CA_reg/Q
                         net (fo=1, routed)           2.280     9.076    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.653 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.653    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.209ns  (logic 6.076ns (49.765%)  route 6.133ns (50.235%))
  Logic Levels:           6  (IBUF=1 LDPE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          1.563     3.073    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.124     3.197 r  UUT/RAM_PHY/RAM_especifica/CC_reg_i_5/O
                         net (fo=1, routed)           0.484     3.681    UUT/RAM_PHY/RAM_especifica/CC_reg_i_5_n_0
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.118     3.799 r  UUT/RAM_PHY/RAM_especifica/CC_reg_i_3/O
                         net (fo=1, routed)           0.934     4.733    UUT/RAM_PHY/RAM_especifica/CC_reg_i_3_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.326     5.059 r  UUT/RAM_PHY/RAM_especifica/CC_reg_i_1/O
                         net (fo=1, routed)           0.566     5.625    UUT_n_11
    SLICE_X1Y68          LDPE (DToQ_ldpe_D_Q)         0.505     6.130 r  CC_reg/Q
                         net (fo=1, routed)           2.586     8.716    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.209 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.209    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.007ns  (logic 5.920ns (49.306%)  route 6.087ns (50.694%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          2.400     3.910    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.034 r  UUT/RAM_PHY/RAM_especifica/CB_reg_i_6/O
                         net (fo=1, routed)           0.658     4.692    UUT/RAM_PHY/RAM_especifica/CB_reg_i_6_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124     4.816 r  UUT/RAM_PHY/RAM_especifica/CB_reg_i_4/O
                         net (fo=1, routed)           0.432     5.248    UUT/RAM_PHY/RAM_especifica/CB_reg_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  UUT/RAM_PHY/RAM_especifica/CB_reg_i_1/O
                         net (fo=1, routed)           0.471     5.844    UUT_n_4
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.483     6.327 r  CB_reg/Q
                         net (fo=1, routed)           2.125     8.452    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.007 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.007    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.616ns  (logic 5.805ns (49.975%)  route 5.811ns (50.025%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          2.429     3.938    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.124     4.062 r  UUT/RAM_PHY/RAM_especifica/CG_reg_i_2/O
                         net (fo=1, routed)           0.263     4.325    UUT/RAM_PHY/RAM_especifica/CG_reg_i_2_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.449 r  UUT/RAM_PHY/RAM_especifica/CG_reg_i_1/O
                         net (fo=1, routed)           0.774     5.224    UUT_n_5
    SLICE_X1Y69          LDCE (DToQ_ldce_D_Q)         0.510     5.734 r  CG_reg/Q
                         net (fo=1, routed)           2.345     8.079    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.616 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    11.616    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 5.798ns (51.755%)  route 5.405ns (48.245%))
  Logic Levels:           5  (IBUF=1 LDPE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          1.906     3.415    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.539 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_2/O
                         net (fo=1, routed)           0.959     4.498    UUT/RAM_PHY/RAM_especifica/CE_reg_i_2_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.622 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_1/O
                         net (fo=1, routed)           0.817     5.439    UUT_n_9
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.507     5.946 r  CE_reg/Q
                         net (fo=1, routed)           1.724     7.670    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.203 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.203    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 5.950ns (53.779%)  route 5.113ns (46.221%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          1.325     2.835    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.124     2.959 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_7/O
                         net (fo=1, routed)           0.797     3.756    UUT/RAM_PHY/RAM_especifica/CF_reg_i_7_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.880 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_4/O
                         net (fo=1, routed)           0.466     4.346    UUT/RAM_PHY/RAM_especifica/CF_reg_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     4.470 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_1/O
                         net (fo=1, routed)           0.808     5.278    UUT_n_8
    SLICE_X1Y68          LDCE (DToQ_ldce_D_Q)         0.507     5.785 r  CF_reg/Q
                         net (fo=1, routed)           1.717     7.502    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.063 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.063    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.623ns  (logic 1.610ns (28.631%)  route 4.013ns (71.369%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.654     5.140    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.264 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.358     5.623    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y43         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 0.299ns (14.450%)  route 1.768ns (85.550%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.636     1.890    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.935 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.066    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y43         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.771ns (56.847%)  route 1.344ns (43.153%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.522     0.799    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.844 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_4/O
                         net (fo=1, routed)           0.177     1.021    UUT/RAM_PHY/RAM_especifica/CF_reg_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.066 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_1/O
                         net (fo=1, routed)           0.281     1.348    UUT_n_8
    SLICE_X1Y68          LDCE (DToQ_ldce_D_Q)         0.142     1.490 r  CF_reg/Q
                         net (fo=1, routed)           0.364     1.854    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.115 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.115    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.733ns (55.135%)  route 1.410ns (44.865%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.713     0.991    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.036 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1/O
                         net (fo=1, routed)           0.115     1.151    UUT_n_12
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.133     1.284 r  CA_reg/Q
                         net (fo=1, routed)           0.582     1.866    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.143 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.143    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.189ns  (logic 1.716ns (53.788%)  route 1.474ns (46.212%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.798     1.076    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.121 r  UUT/RAM_PHY/RAM_especifica/CB_reg_i_1/O
                         net (fo=1, routed)           0.144     1.265    UUT_n_4
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.137     1.402 r  CB_reg/Q
                         net (fo=1, routed)           0.531     1.933    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.189 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.189    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.701ns (53.031%)  route 1.506ns (46.969%))
  Logic Levels:           4  (IBUF=1 LDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.891     1.168    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.213 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_1/O
                         net (fo=1, routed)           0.265     1.478    UUT_n_9
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.144     1.622 r  CE_reg/Q
                         net (fo=1, routed)           0.351     1.973    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.207 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.397ns  (logic 1.661ns (48.882%)  route 1.737ns (51.118%))
  Logic Levels:           4  (IBUF=1 LDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.837     1.114    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.159 r  UUT/RAM_PHY/RAM_especifica/CC_reg_i_1/O
                         net (fo=1, routed)           0.179     1.338    UUT_n_11
    SLICE_X1Y68          LDPE (DToQ_ldpe_D_Q)         0.144     1.482 r  CC_reg/Q
                         net (fo=1, routed)           0.721     2.203    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.397 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.397    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.575ns  (logic 1.749ns (48.910%)  route 1.827ns (51.090%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.816     1.093    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  UUT/RAM_PHY/RAM_especifica/CG_reg_i_4/O
                         net (fo=1, routed)           0.109     1.248    UUT/RAM_PHY/RAM_especifica/CG_reg_i_4_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.293 r  UUT/RAM_PHY/RAM_especifica/CG_reg_i_1/O
                         net (fo=1, routed)           0.260     1.553    UUT_n_5
    SLICE_X1Y69          LDCE (DToQ_ldce_D_Q)         0.143     1.696 r  CG_reg/Q
                         net (fo=1, routed)           0.641     2.337    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.575 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.575    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.699ns  (logic 1.715ns (46.373%)  route 1.984ns (53.627%))
  Logic Levels:           4  (IBUF=1 LDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=29, routed)          0.907     1.184    UUT/RAM_PHY/RAM_especifica/SW_IBUF[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.229 r  UUT/RAM_PHY/RAM_especifica/CD_reg_i_1/O
                         net (fo=1, routed)           0.264     1.493    UUT_n_10
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.142     1.635 r  CD_reg/Q
                         net (fo=1, routed)           0.813     2.448    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.699 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.699    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.192ns  (logic 1.637ns (31.536%)  route 3.555ns (68.463%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.877     1.169    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.214 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.215     1.429    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.474 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.463     3.936    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.192 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.192    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.152ns  (logic 23.208ns (37.952%)  route 37.944ns (62.048%))
  Logic Levels:           59  (CARRY4=33 LDPE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           0.728    52.622    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    52.746 r  UUT/RAM_PHY/RAM_especifica/CD_reg_i_1/O
                         net (fo=1, routed)           0.806    53.552    UUT_n_10
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.507    54.059 r  CD_reg/Q
                         net (fo=1, routed)           2.824    56.883    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    60.433 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    60.433    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.903ns  (logic 23.149ns (38.010%)  route 37.754ns (61.990%))
  Logic Levels:           59  (CARRY4=33 LDPE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.016    52.910    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.034 r  UUT/RAM_PHY/RAM_especifica/CC_reg_i_1/O
                         net (fo=1, routed)           0.566    53.600    UUT_n_11
    SLICE_X1Y68          LDPE (DToQ_ldpe_D_Q)         0.505    54.105 r  CC_reg/Q
                         net (fo=1, routed)           2.586    56.691    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    60.184 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    60.184    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.829ns  (logic 23.198ns (38.137%)  route 37.630ns (61.863%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.962    50.710    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.124    50.834 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_11/O
                         net (fo=2, routed)           0.964    51.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_11_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.124    51.923 f  UUT/RAM_PHY/RAM_especifica/CG_reg_i_3/O
                         net (fo=1, routed)           0.896    52.819    UUT/RAM_PHY/RAM_especifica/Temp_F_H[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.124    52.943 r  UUT/RAM_PHY/RAM_especifica/CG_reg_i_1/O
                         net (fo=1, routed)           0.774    53.717    UUT_n_5
    SLICE_X1Y69          LDCE (DToQ_ldce_D_Q)         0.510    54.227 r  CG_reg/Q
                         net (fo=1, routed)           2.345    56.573    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    60.110 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    60.110    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.775ns  (logic 23.189ns (38.157%)  route 37.585ns (61.843%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.402    53.297    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.421 r  UUT/RAM_PHY/RAM_especifica/CB_reg_i_1/O
                         net (fo=1, routed)           0.471    53.892    UUT_n_4
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.483    54.375 r  CB_reg/Q
                         net (fo=1, routed)           2.125    56.500    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    60.056 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    60.056    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.623ns  (logic 23.197ns (38.265%)  route 37.426ns (61.735%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.224    53.118    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.242 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1/O
                         net (fo=1, routed)           0.336    53.578    UUT_n_12
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.469    54.047 r  CA_reg/Q
                         net (fo=1, routed)           2.280    56.327    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    59.904 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    59.904    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.377ns  (logic 23.219ns (38.456%)  route 37.159ns (61.544%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.047    52.942    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.066 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_1/O
                         net (fo=1, routed)           0.808    53.874    UUT_n_8
    SLICE_X1Y68          LDCE (DToQ_ldce_D_Q)         0.507    54.381 r  CF_reg/Q
                         net (fo=1, routed)           1.717    56.098    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    59.659 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    59.659    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.056ns  (logic 23.192ns (38.616%)  route 36.865ns (61.384%))
  Logic Levels:           59  (CARRY4=33 LDPE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           0.738    52.632    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    52.756 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_1/O
                         net (fo=1, routed)           0.817    53.573    UUT_n_9
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.507    54.080 r  CE_reg/Q
                         net (fo=1, routed)           1.724    55.804    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    59.337 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    59.337    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.784ns  (logic 4.383ns (34.287%)  route 8.401ns (65.713%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X22Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.266 f  UUT/RS232_PHY/Transmitter/data_count_reg[1]/Q
                         net (fo=8, routed)           0.848     0.582    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[1]
    SLICE_X21Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.706 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.645     1.352    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.476 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.615     2.091    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.215 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.293     8.507    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.062 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.062    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 5.358ns (57.161%)  route 4.015ns (42.839%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    clk
    SLICE_X14Y44         FDCE                                         r  rgb_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.202 f  rgb_counter_reg[4]/Q
                         net (fo=4, routed)           1.000     0.798    UUT/DMA_PHY/rgb_counter_reg[2]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124     0.922 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.922    UUT/DMA_PHY/LED16_G_OBUF_inst_i_21_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.472 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.472    UUT/DMA_PHY/LED16_G_OBUF_inst_i_12_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.586 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.586    UUT/DMA_PHY/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.700 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.700    UUT/DMA_PHY/LED16_G_OBUF_inst_i_2_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.928 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.016     4.944    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.710     8.654 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     8.654    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 5.336ns (57.814%)  route 3.894ns (42.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    clk
    SLICE_X14Y43         FDCE                                         r  rgb_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.202 r  rgb_counter_reg[3]/Q
                         net (fo=7, routed)           0.943     0.741    UUT/DMA_PHY/rgb_counter_reg[1]
    SLICE_X17Y45         LUT3 (Prop_lut3_I1_O)        0.124     0.865 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     0.865    UUT/DMA_PHY/LED16_R_OBUF_inst_i_22_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.397 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.397    UUT/DMA_PHY/LED16_R_OBUF_inst_i_12_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.511    UUT/DMA_PHY/LED16_R_OBUF_inst_i_7_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.625 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.625    UUT/DMA_PHY/LED16_R_OBUF_inst_i_2_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.853 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.951     4.804    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.706     8.511 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     8.511    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.309ns  (logic 0.467ns (35.669%)  route 0.842ns (64.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.687    -1.334    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.367    -0.967 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.538    -0.429    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.100    -0.329 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.304    -0.024    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y43         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.394ns (78.984%)  route 0.371ns (21.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.371    -0.047    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.206 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.206    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.048%)  route 0.416ns (22.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.416    -0.002    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.252 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.252    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.410ns (77.115%)  route 0.419ns (22.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.419     0.000    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.270 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.270    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.412ns (75.981%)  route 0.446ns (24.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.446     0.028    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.299 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.299    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.373ns (69.585%)  route 0.600ns (30.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.600     0.182    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.414 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.414    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.393ns (69.850%)  route 0.601ns (30.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.601     0.183    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.436 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.436    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.396ns (69.647%)  route 0.608ns (30.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.608     0.190    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.445 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.445    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.430ns (67.346%)  route 0.694ns (32.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.670    -0.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.694     0.328    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.302     1.630 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.630    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.573ns (57.414%)  route 1.167ns (42.586%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    clk
    SLICE_X14Y50         FDCE                                         r  rgb_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.424 f  rgb_counter_reg[30]/Q
                         net (fo=5, routed)           0.236    -0.188    UUT/DMA_PHY/rgb_counter_reg[28]
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.143 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000    -0.143    UUT/DMA_PHY/LED16_R_OBUF_inst_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.062 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           0.931     0.869    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.283     2.152 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     2.152    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.152ns  (logic 23.208ns (37.952%)  route 37.944ns (62.048%))
  Logic Levels:           59  (CARRY4=33 LDPE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           0.728    52.622    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    52.746 r  UUT/RAM_PHY/RAM_especifica/CD_reg_i_1/O
                         net (fo=1, routed)           0.806    53.552    UUT_n_10
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.507    54.059 r  CD_reg/Q
                         net (fo=1, routed)           2.824    56.883    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    60.433 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    60.433    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.903ns  (logic 23.149ns (38.010%)  route 37.754ns (61.990%))
  Logic Levels:           59  (CARRY4=33 LDPE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.016    52.910    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.034 r  UUT/RAM_PHY/RAM_especifica/CC_reg_i_1/O
                         net (fo=1, routed)           0.566    53.600    UUT_n_11
    SLICE_X1Y68          LDPE (DToQ_ldpe_D_Q)         0.505    54.105 r  CC_reg/Q
                         net (fo=1, routed)           2.586    56.691    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    60.184 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    60.184    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.829ns  (logic 23.198ns (38.137%)  route 37.630ns (61.863%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.962    50.710    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.124    50.834 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_11/O
                         net (fo=2, routed)           0.964    51.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_11_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.124    51.923 f  UUT/RAM_PHY/RAM_especifica/CG_reg_i_3/O
                         net (fo=1, routed)           0.896    52.819    UUT/RAM_PHY/RAM_especifica/Temp_F_H[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.124    52.943 r  UUT/RAM_PHY/RAM_especifica/CG_reg_i_1/O
                         net (fo=1, routed)           0.774    53.717    UUT_n_5
    SLICE_X1Y69          LDCE (DToQ_ldce_D_Q)         0.510    54.227 r  CG_reg/Q
                         net (fo=1, routed)           2.345    56.573    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    60.110 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    60.110    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.775ns  (logic 23.189ns (38.157%)  route 37.585ns (61.843%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.402    53.297    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.421 r  UUT/RAM_PHY/RAM_especifica/CB_reg_i_1/O
                         net (fo=1, routed)           0.471    53.892    UUT_n_4
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.483    54.375 r  CB_reg/Q
                         net (fo=1, routed)           2.125    56.500    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    60.056 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    60.056    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.623ns  (logic 23.197ns (38.265%)  route 37.426ns (61.735%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.224    53.118    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.242 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1/O
                         net (fo=1, routed)           0.336    53.578    UUT_n_12
    SLICE_X0Y67          LDCE (DToQ_ldce_D_Q)         0.469    54.047 r  CA_reg/Q
                         net (fo=1, routed)           2.280    56.327    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    59.904 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    59.904    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.377ns  (logic 23.219ns (38.456%)  route 37.159ns (61.544%))
  Logic Levels:           59  (CARRY4=33 LDCE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           1.047    52.942    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124    53.066 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_1/O
                         net (fo=1, routed)           0.808    53.874    UUT_n_8
    SLICE_X1Y68          LDCE (DToQ_ldce_D_Q)         0.507    54.381 r  CF_reg/Q
                         net (fo=1, routed)           1.717    56.098    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    59.659 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    59.659    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.056ns  (logic 23.192ns (38.616%)  route 36.865ns (61.384%))
  Logic Levels:           59  (CARRY4=33 LDPE=1 LUT2=4 LUT3=6 LUT4=7 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.821    -0.719    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y48         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.201 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=20, routed)          1.564     1.364    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_21[5]
    SLICE_X4Y60          LUT4 (Prop_lut4_I2_O)        0.150     1.514 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_7/O
                         net (fo=2, routed)           0.637     2.151    UUT/RAM_PHY/RAM_especifica/Temp_H_C_int[0]
    SLICE_X8Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     2.903 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000     2.903    UUT/RAM_PHY/RAM_especifica/CA_reg_i_298_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.226 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_142/O[1]
                         net (fo=4, routed)           1.270     4.495    UUT/RAM_PHY/RAM_especifica/CA_reg_i_142_n_6
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.306     4.801 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_302/O
                         net (fo=1, routed)           0.000     4.801    UUT/RAM_PHY/RAM_especifica/CA_reg_i_302_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.348 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_141/O[2]
                         net (fo=39, routed)          1.753     7.101    UUT/RAM_PHY/RAM_especifica/Temp_F1[8]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.332     7.433 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_516/O
                         net (fo=6, routed)           1.637     9.071    UUT/RAM_PHY/RAM_especifica/CA_reg_i_516_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.327     9.398 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_991/O
                         net (fo=1, routed)           0.000     9.398    UUT/RAM_PHY/RAM_especifica/CA_reg_i_991_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.799 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000     9.799    UUT/RAM_PHY/RAM_especifica/CA_reg_i_850_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_717/CO[2]
                         net (fo=28, routed)          0.501    10.527    UUT/RAM_PHY/RAM_especifica/CA_reg_i_717_n_1
    SLICE_X2Y57          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    11.324 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_716/CO[2]
                         net (fo=4, routed)           0.813    12.137    UUT/RAM_PHY/RAM_especifica/CA_reg_i_716_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    12.915 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_715/CO[2]
                         net (fo=3, routed)           0.509    13.424    UUT/RAM_PHY/RAM_especifica/CA_reg_i_715_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    14.205 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_877/CO[2]
                         net (fo=35, routed)          1.163    15.368    UUT/RAM_PHY/RAM_especifica/CA_reg_i_877_n_1
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.343    15.711 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100/O
                         net (fo=2, routed)           0.879    16.590    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1100_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.327    16.917 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104/O
                         net (fo=1, routed)           0.000    16.917    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1104_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.318 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000/CO[3]
                         net (fo=1, routed)           0.000    17.318    UUT/RAM_PHY/RAM_especifica/CA_reg_i_1000_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.540 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_866/O[0]
                         net (fo=2, routed)           1.021    18.561    UUT/RAM_PHY/RAM_especifica/CA_reg_i_866_n_7
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.327    18.888 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_860/O
                         net (fo=2, routed)           1.060    19.948    UUT/RAM_PHY/RAM_especifica/CA_reg_i_860_n_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I3_O)        0.326    20.274 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_864/O
                         net (fo=1, routed)           0.000    20.274    UUT/RAM_PHY/RAM_especifica/CA_reg_i_864_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.824 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.824    UUT/RAM_PHY/RAM_especifica/CA_reg_i_726_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.158 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_544/O[1]
                         net (fo=5, routed)           1.003    22.161    UUT/RAM_PHY/RAM_especifica/CA_reg_i_544_n_6
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.303    22.464 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_722/O
                         net (fo=1, routed)           0.000    22.464    UUT/RAM_PHY/RAM_especifica/CA_reg_i_722_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.840 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    22.840    UUT/RAM_PHY/RAM_especifica/CA_reg_i_539_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.957 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    22.957    UUT/RAM_PHY/RAM_especifica/CA_reg_i_306_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.074 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    23.074    UUT/RAM_PHY/RAM_especifica/CA_reg_i_144_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.397 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_64/O[1]
                         net (fo=60, routed)          1.778    25.174    UUT/RAM_PHY/RAM_especifica/CA_reg_i_64_n_6
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.306    25.480 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_150/O
                         net (fo=1, routed)           0.000    25.480    UUT/RAM_PHY/RAM_especifica/CA_reg_i_150_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.794 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_65/CO[2]
                         net (fo=59, routed)          1.564    27.358    UUT/RAM_PHY/RAM_especifica/CA_reg_i_65_n_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.313    27.671 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_691/O
                         net (fo=1, routed)           0.000    27.671    UUT/RAM_PHY/RAM_especifica/CA_reg_i_691_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.072 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_481/CO[3]
                         net (fo=1, routed)           0.000    28.072    UUT/RAM_PHY/RAM_especifica/CA_reg_i_481_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.311 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_485/O[2]
                         net (fo=32, routed)          3.068    31.379    UUT/RAM_PHY/RAM_especifica/CA_reg_i_485_n_5
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.298    31.677 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_274/O
                         net (fo=6, routed)           1.643    33.320    UUT/RAM_PHY/RAM_especifica/CA_reg_i_274_n_0
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.327    33.647 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_115/O
                         net (fo=1, routed)           0.000    33.647    UUT/RAM_PHY/RAM_especifica/CF_reg_i_115_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.023 r  UUT/RAM_PHY/RAM_especifica/CF_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.023    UUT/RAM_PHY/RAM_especifica/CF_reg_i_45_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.140 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_484/CO[3]
                         net (fo=1, routed)           0.000    34.140    UUT/RAM_PHY/RAM_especifica/CA_reg_i_484_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.257 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_482/CO[3]
                         net (fo=1, routed)           0.000    34.257    UUT/RAM_PHY/RAM_especifica/CA_reg_i_482_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.476 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_486/O[0]
                         net (fo=2, routed)           0.868    35.345    UUT/RAM_PHY/RAM_especifica/CA_reg_i_486_n_7
    SLICE_X7Y64          LUT3 (Prop_lut3_I2_O)        0.295    35.640 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_284/O
                         net (fo=2, routed)           1.512    37.151    UUT/RAM_PHY/RAM_especifica/CA_reg_i_284_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    37.275 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_288/O
                         net (fo=1, routed)           0.000    37.275    UUT/RAM_PHY/RAM_especifica/CA_reg_i_288_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.808 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_131/CO[3]
                         net (fo=1, routed)           0.000    37.808    UUT/RAM_PHY/RAM_especifica/CA_reg_i_131_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.027 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_189/O[0]
                         net (fo=3, routed)           1.412    39.440    UUT/RAM_PHY/RAM_especifica/CA_reg_i_189_n_7
    SLICE_X12Y72         LUT3 (Prop_lut3_I2_O)        0.295    39.735 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_199/O
                         net (fo=2, routed)           1.560    41.295    UUT/RAM_PHY/RAM_especifica/CA_reg_i_199_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I4_O)        0.154    41.449 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_92/O
                         net (fo=2, routed)           0.536    41.985    UUT/RAM_PHY/RAM_especifica/CA_reg_i_92_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.327    42.312 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_96/O
                         net (fo=1, routed)           0.000    42.312    UUT/RAM_PHY/RAM_especifica/CA_reg_i_96_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.713 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.713    UUT/RAM_PHY/RAM_especifica/CA_reg_i_43_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.952 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_40/O[2]
                         net (fo=6, routed)           1.368    44.319    UUT/RAM_PHY/RAM_especifica/CA_reg_i_40_n_5
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.302    44.621 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_829/O
                         net (fo=1, routed)           0.000    44.621    UUT/RAM_PHY/RAM_especifica/CA_reg_i_829_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.153 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.153    UUT/RAM_PHY/RAM_especifica/CA_reg_i_664_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.487 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_463/O[1]
                         net (fo=3, routed)           0.860    46.348    UUT/RAM_PHY/RAM_especifica/CA_reg_i_463_n_6
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.303    46.651 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_676/O
                         net (fo=1, routed)           0.000    46.651    UUT/RAM_PHY/RAM_especifica/CA_reg_i_676_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.184 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_468/CO[3]
                         net (fo=1, routed)           0.009    47.193    UUT/RAM_PHY/RAM_especifica/CA_reg_i_468_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.310 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    47.310    UUT/RAM_PHY/RAM_especifica/CA_reg_i_216_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.427 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    47.427    UUT/RAM_PHY/RAM_especifica/CA_reg_i_117_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.681 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_53/CO[0]
                         net (fo=12, routed)          1.700    49.381    UUT/RAM_PHY/RAM_especifica/CA_reg_i_53_n_3
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.367    49.748 r  UUT/RAM_PHY/RAM_especifica/CA_reg_i_17/O
                         net (fo=13, routed)          0.670    50.418    UUT/RAM_PHY/RAM_especifica/CA_reg_i_17_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    50.542 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_14/O
                         net (fo=2, routed)           1.228    51.770    UUT/RAM_PHY/RAM_especifica/CA_reg_i_14_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.124    51.894 f  UUT/RAM_PHY/RAM_especifica/CA_reg_i_4/O
                         net (fo=6, routed)           0.738    52.632    UUT/RAM_PHY/RAM_especifica/CA_reg_i_4_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.124    52.756 r  UUT/RAM_PHY/RAM_especifica/CE_reg_i_1/O
                         net (fo=1, routed)           0.817    53.573    UUT_n_9
    SLICE_X1Y69          LDPE (DToQ_ldpe_D_Q)         0.507    54.080 r  CE_reg/Q
                         net (fo=1, routed)           1.724    55.804    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    59.337 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    59.337    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.784ns  (logic 4.383ns (34.287%)  route 8.401ns (65.713%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.818    -0.722    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X22Y46         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.266 f  UUT/RS232_PHY/Transmitter/data_count_reg[1]/Q
                         net (fo=8, routed)           0.848     0.582    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[1]
    SLICE_X21Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.706 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.645     1.352    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.476 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.615     2.091    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.215 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.293     8.507    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.062 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.062    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 5.358ns (57.161%)  route 4.015ns (42.839%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    clk
    SLICE_X14Y44         FDCE                                         r  rgb_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.202 f  rgb_counter_reg[4]/Q
                         net (fo=4, routed)           1.000     0.798    UUT/DMA_PHY/rgb_counter_reg[2]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.124     0.922 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     0.922    UUT/DMA_PHY/LED16_G_OBUF_inst_i_21_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.472 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.472    UUT/DMA_PHY/LED16_G_OBUF_inst_i_12_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.586 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.586    UUT/DMA_PHY/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.700 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.700    UUT/DMA_PHY/LED16_G_OBUF_inst_i_2_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.928 r  UUT/DMA_PHY/LED16_G_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           3.016     4.944    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.710     8.654 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     8.654    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 5.336ns (57.814%)  route 3.894ns (42.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.820    -0.720    clk
    SLICE_X14Y43         FDCE                                         r  rgb_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.202 r  rgb_counter_reg[3]/Q
                         net (fo=7, routed)           0.943     0.741    UUT/DMA_PHY/rgb_counter_reg[1]
    SLICE_X17Y45         LUT3 (Prop_lut3_I1_O)        0.124     0.865 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     0.865    UUT/DMA_PHY/LED16_R_OBUF_inst_i_22_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.397 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.397    UUT/DMA_PHY/LED16_R_OBUF_inst_i_12_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.511    UUT/DMA_PHY/LED16_R_OBUF_inst_i_7_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.625 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.625    UUT/DMA_PHY/LED16_R_OBUF_inst_i_2_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.853 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.951     4.804    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.706     8.511 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     8.511    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Reset_signal_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.309ns  (logic 0.467ns (35.669%)  route 0.842ns (64.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.687    -1.334    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDPE (Prop_fdpe_C_Q)         0.367    -0.967 r  CPU_Reset_signal_reg/Q
                         net (fo=4, routed)           0.538    -0.429    UUT/ALU_PHY/CPU_Reset_signal
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.100    -0.329 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.304    -0.024    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y43         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.394ns (78.984%)  route 0.371ns (21.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.371    -0.047    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.206 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.206    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.048%)  route 0.416ns (22.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.416    -0.002    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.252 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.252    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.410ns (77.115%)  route 0.419ns (22.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X3Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.419     0.000    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.270 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.270    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.412ns (75.981%)  route 0.446ns (24.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.446     0.028    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.299 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.299    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.373ns (69.585%)  route 0.600ns (30.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.600     0.182    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.414 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.414    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.393ns (69.850%)  route 0.601ns (30.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y51          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.601     0.183    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.436 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.436    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.396ns (69.647%)  route 0.608ns (30.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.605    -0.559    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.608     0.190    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.445 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.445    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.430ns (67.346%)  route 0.694ns (32.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.670    -0.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y47          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.128    -0.366 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.694     0.328    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.302     1.630 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.630    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.573ns (57.414%)  route 1.167ns (42.586%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.576    -0.588    clk
    SLICE_X14Y50         FDCE                                         r  rgb_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.424 f  rgb_counter_reg[30]/Q
                         net (fo=5, routed)           0.236    -0.188    UUT/DMA_PHY/rgb_counter_reg[28]
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.143 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000    -0.143    UUT/DMA_PHY/LED16_R_OBUF_inst_i_4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081    -0.062 r  UUT/DMA_PHY/LED16_R_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           0.931     0.869    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.283     2.152 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     2.152    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           876 Endpoints
Min Delay           876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[12][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[12][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[12][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.243ns  (logic 1.606ns (15.677%)  route 8.637ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.370    10.243    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.243ns  (logic 1.606ns (15.677%)  route 8.637ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.370    10.243    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.466ns (31.539%)  route 1.012ns (68.461%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X23Y43         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.343     0.568    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I1_O)        0.044     0.612 r  UUT/ALU_PHY/FlagZ_i_i_15/O
                         net (fo=2, routed)           0.299     0.911    UUT/CPU_PHY/FlagZ_r
    SLICE_X21Y37         LUT6 (Prop_lut6_I1_O)        0.107     1.018 r  UUT/CPU_PHY/FlagZ_i_i_7/O
                         net (fo=1, routed)           0.103     1.121    UUT/CPU_PHY/FlagZ_i_i_7_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.166 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.266     1.433    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X22Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.478 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     1.478    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X22Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X22Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/StartTX_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.305ns (15.117%)  route 1.710ns (84.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.051     1.819 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.195     2.015    UUT/RS232_PHY/StartTX_reg_0[0]
    SLICE_X23Y45         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X23Y45         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.305ns (15.073%)  route 1.716ns (84.927%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.051     1.819 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.201     2.021    UUT/CPU_PHY/INS_reg_reg[0]_7[0]
    SLICE_X26Y41         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/CPU_PHY/clk_out1
    SLICE_X26Y41         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.299ns (14.719%)  route 1.730ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     2.029    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.299ns (14.719%)  route 1.730ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     2.029    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.299ns (14.688%)  route 1.734ns (85.312%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.219     2.033    UUT/DMA_PHY/AR[0]
    SLICE_X22Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.299ns (14.585%)  route 1.749ns (85.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.234     2.047    UUT_n_0
    SLICE_X24Y42         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.299ns (14.366%)  route 1.780ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     2.078    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.299ns (14.366%)  route 1.780ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     2.078    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.299ns (14.366%)  route 1.780ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     2.078    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           876 Endpoints
Min Delay           876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[12][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[12][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[12][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[14][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 1.606ns (15.535%)  route 8.731ns (84.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.464    10.337    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y35          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[9][2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[48][7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.336ns  (logic 1.610ns (15.574%)  route 8.727ns (84.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.877 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         5.460    10.336    UUT/RAM_PHY/RAM_especifica/AR[0]
    SLICE_X9Y52          FDCE                                         f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.525    -1.495    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X9Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.243ns  (logic 1.606ns (15.677%)  route 8.637ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.370    10.243    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[15][3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.243ns  (logic 1.606ns (15.677%)  route 8.637ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           3.267     4.753    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.120     4.873 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         5.370    10.243    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         1.766    -1.255    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y37          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[8][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.466ns (31.539%)  route 1.012ns (68.461%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X23Y43         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.343     0.568    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I1_O)        0.044     0.612 r  UUT/ALU_PHY/FlagZ_i_i_15/O
                         net (fo=2, routed)           0.299     0.911    UUT/CPU_PHY/FlagZ_r
    SLICE_X21Y37         LUT6 (Prop_lut6_I1_O)        0.107     1.018 r  UUT/CPU_PHY/FlagZ_i_i_7/O
                         net (fo=1, routed)           0.103     1.121    UUT/CPU_PHY/FlagZ_i_i_7_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.166 r  UUT/CPU_PHY/FlagZ_i_i_2/O
                         net (fo=1, routed)           0.266     1.433    UUT/CPU_PHY/ALU_PHY/FlagZ_i0
    SLICE_X22Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.478 r  UUT/CPU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     1.478    UUT/ALU_PHY/FlagZ_i_reg_0
    SLICE_X22Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X22Y38         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/StartTX_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.305ns (15.117%)  route 1.710ns (84.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.051     1.819 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.195     2.015    UUT/RS232_PHY/StartTX_reg_0[0]
    SLICE_X23Y45         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X23Y45         FDRE                                         r  UUT/RS232_PHY/StartTX_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.305ns (15.073%)  route 1.716ns (84.927%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.051     1.819 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         0.201     2.021    UUT/CPU_PHY/INS_reg_reg[0]_7[0]
    SLICE_X26Y41         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    UUT/CPU_PHY/clk_out1
    SLICE_X26Y41         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.299ns (14.719%)  route 1.730ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     2.029    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.299ns (14.719%)  route 1.730ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.215     2.029    UUT/DMA_PHY/AR[0]
    SLICE_X23Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X23Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/DMA_PHY/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.299ns (14.688%)  route 1.734ns (85.312%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.219     2.033    UUT/DMA_PHY/AR[0]
    SLICE_X22Y44         FDCE                                         f  UUT/DMA_PHY/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.916    -0.757    UUT/DMA_PHY/clk_out1
    SLICE_X22Y44         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU_Reset_signal_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.299ns (14.585%)  route 1.749ns (85.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.234     2.047    UUT_n_0
    SLICE_X24Y42         FDPE                                         f  CPU_Reset_signal_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.914    -0.759    clk
    SLICE_X24Y42         FDPE                                         r  CPU_Reset_signal_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.299ns (14.366%)  route 1.780ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     2.078    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.299ns (14.366%)  route 1.780ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     2.078    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.299ns (14.366%)  route 1.780ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=4, routed)           1.515     1.768    UUT/RAM_PHY/BTNU_IBUF
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.813 f  UUT/RAM_PHY/FSM_sequential_current_state[1]_i_2/O
                         net (fo=646, routed)         0.265     2.078    UUT/RS232_PHY/Receiver/AR[0]
    SLICE_X24Y35         FDCE                                         f  UUT/RS232_PHY/Receiver/DataCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=881, routed)         0.910    -0.763    UUT/RS232_PHY/Receiver/clk_out1
    SLICE_X24Y35         FDCE                                         r  UUT/RS232_PHY/Receiver/DataCount_reg[2]/C





