Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/school/ise_projs/final-year-project/Encoder/main_test_isim_beh.exe -prj /home/school/ise_projs/final-year-project/Encoder/main_test_beh.prj work.main_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/school/ise_projs/final-year-project/Encoder/globals.vhd" into library work
Parsing VHDL file "/home/school/ise_projs/final-year-project/Encoder/list.vhd" into library work
Parsing VHDL file "/home/school/ise_projs/final-year-project/Encoder/main.vhd" into library work
Parsing VHDL file "/home/school/ise_projs/final-year-project/Encoder/main_test.vhd" into library work
WARNING:HDLCompiler:1369 - "/home/school/ise_projs/final-year-project/Encoder/main_test.vhd" Line 81: Possible infinite loop; process does not have a wait statement
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97392 KB
Fuse CPU Usage: 1260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package globals
Compiling package math_real
Compiling package textio
Compiling architecture behavioral of entity list [list_default]
Compiling architecture my_main of entity main [main_default]
Compiling architecture behavior of entity main_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /home/school/ise_projs/final-year-project/Encoder/main_test_isim_beh.exe
Fuse Memory Usage: 675608 KB
Fuse CPU Usage: 1390 ms
GCC CPU Usage: 580 ms
