--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1181 paths analyzed, 313 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.961ns.
--------------------------------------------------------------------------------
Slack:                  16.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_game_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.782 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_game_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y52.SR       net (fanout=21)       3.039   M_reset_cond_out
    SLICE_X7Y52.CLK      Tsrck                 0.438   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (0.963ns logic, 3.039ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  16.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_game_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.782 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_game_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y52.SR       net (fanout=21)       3.039   M_reset_cond_out
    SLICE_X7Y52.CLK      Tsrck                 0.410   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.935ns logic, 3.039ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  16.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.678 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.BQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X14Y33.A2      net (fanout=2)        0.747   seg/ctr/M_ctr_q[4]
    SLICE_X14Y33.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y34.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y35.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y36.BMUX    Tcinb                 0.277   seg/ctr/Result<18>1
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X14Y37.A1      net (fanout=1)        0.740   seg/ctr/Result<17>1
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.756ns logic, 2.066ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  16.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X14Y32.A2      net (fanout=2)        0.712   seg/ctr/M_ctr_q[0]
    SLICE_X14Y32.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y34.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y35.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y36.BMUX    Tcinb                 0.277   seg/ctr/Result<18>1
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X14Y37.A1      net (fanout=1)        0.740   seg/ctr/Result<17>1
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (1.801ns logic, 2.034ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  16.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.690 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y54.SR       net (fanout=5)        1.265   _n0200
    SLICE_X4Y54.CLK      Tsrck                 0.461   M_delay_q[18]
                                                       M_delay_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.241ns logic, 2.530ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.690 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y54.SR       net (fanout=5)        1.265   _n0200
    SLICE_X4Y54.CLK      Tsrck                 0.450   M_delay_q[18]
                                                       M_delay_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (1.230ns logic, 2.530ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.690 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y54.SR       net (fanout=5)        1.265   _n0200
    SLICE_X4Y54.CLK      Tsrck                 0.428   M_delay_q[18]
                                                       M_delay_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.208ns logic, 2.530ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.678 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X14Y33.C2      net (fanout=2)        0.746   seg/ctr/M_ctr_q[6]
    SLICE_X14Y33.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y34.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y35.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y36.BMUX    Tcinb                 0.277   seg/ctr/Result<18>1
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X14Y37.A1      net (fanout=1)        0.740   seg/ctr/Result<17>1
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (1.609ns logic, 2.065ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1_1 (FF)
  Destination:          M_entry_count_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.317 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1_1 to M_entry_count_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd1_1
    SLICE_X6Y53.D2       net (fanout=2)        0.741   M_game_q_FSM_FFd1_1
    SLICE_X6Y53.DMUX     Tilo                  0.298   N0
                                                       _n0248_inv_SW0
    SLICE_X6Y52.C1       net (fanout=1)        0.929   N2
    SLICE_X6Y52.C        Tilo                  0.235   _n0248_inv1
                                                       _n0248_inv
    SLICE_X9Y53.CE       net (fanout=2)        0.609   _n0248_inv
    SLICE_X9Y53.CLK      Tceck                 0.390   M_entry_count_q[4]
                                                       M_entry_count_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.353ns logic, 2.279ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_game_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.775 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_game_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y52.SR       net (fanout=21)       2.750   M_reset_cond_out
    SLICE_X8Y52.CLK      Tsrck                 0.450   M_game_q_FSM_FFd2
                                                       M_game_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.975ns logic, 2.750ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.678 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X14Y33.B4      net (fanout=2)        0.554   seg/ctr/M_ctr_q[5]
    SLICE_X14Y33.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y34.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y35.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y36.BMUX    Tcinb                 0.277   seg/ctr/Result<18>1
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X14Y37.A1      net (fanout=1)        0.740   seg/ctr/Result<17>1
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.732ns logic, 1.873ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  16.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1_1 (FF)
  Destination:          M_entry_count_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.317 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1_1 to M_entry_count_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd1_1
    SLICE_X6Y53.D2       net (fanout=2)        0.741   M_game_q_FSM_FFd1_1
    SLICE_X6Y53.DMUX     Tilo                  0.298   N0
                                                       _n0248_inv_SW0
    SLICE_X6Y52.C1       net (fanout=1)        0.929   N2
    SLICE_X6Y52.C        Tilo                  0.235   _n0248_inv1
                                                       _n0248_inv
    SLICE_X9Y53.CE       net (fanout=2)        0.609   _n0248_inv
    SLICE_X9Y53.CLK      Tceck                 0.365   M_entry_count_q[4]
                                                       M_entry_count_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (1.328ns logic, 2.279ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  16.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_game_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.775 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_game_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y52.SR       net (fanout=21)       2.750   M_reset_cond_out
    SLICE_X8Y52.CLK      Tsrck                 0.428   M_game_q_FSM_FFd2
                                                       M_game_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (0.953ns logic, 2.750ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.695 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y52.SR       net (fanout=5)        1.114   _n0200
    SLICE_X4Y52.CLK      Tsrck                 0.470   M_delay_q[11]
                                                       M_delay_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.250ns logic, 2.379ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X13Y32.A2      net (fanout=2)        0.756   seg/ctr/M_ctr_q[2]
    SLICE_X13Y32.A       Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X14Y37.A3      net (fanout=19)       1.225   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.038ns logic, 2.551ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.695 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y52.SR       net (fanout=5)        1.114   _n0200
    SLICE_X4Y52.CLK      Tsrck                 0.461   M_delay_q[11]
                                                       M_delay_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.241ns logic, 2.379ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.185 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X13Y32.A1      net (fanout=2)        0.753   seg/ctr/M_ctr_q[0]
    SLICE_X13Y32.A       Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X14Y37.A3      net (fanout=19)       1.225   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (1.038ns logic, 2.548ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.678 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X14Y32.D3      net (fanout=2)        0.576   seg/ctr/M_ctr_q[3]
    SLICE_X14Y32.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y34.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y35.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y36.BMUX    Tcinb                 0.277   seg/ctr/Result<18>1
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X14Y37.A1      net (fanout=1)        0.740   seg/ctr/Result<17>1
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (1.665ns logic, 1.898ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  16.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.695 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y52.SR       net (fanout=5)        1.114   _n0200
    SLICE_X4Y52.CLK      Tsrck                 0.450   M_delay_q[11]
                                                       M_delay_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (1.230ns logic, 2.379ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1_1 (FF)
  Destination:          M_entry_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1_1 to M_entry_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd1_1
    SLICE_X6Y53.D2       net (fanout=2)        0.741   M_game_q_FSM_FFd1_1
    SLICE_X6Y53.DMUX     Tilo                  0.298   N0
                                                       _n0248_inv_SW0
    SLICE_X6Y52.C1       net (fanout=1)        0.929   N2
    SLICE_X6Y52.C        Tilo                  0.235   _n0248_inv1
                                                       _n0248_inv
    SLICE_X7Y53.CE       net (fanout=2)        0.538   _n0248_inv
    SLICE_X7Y53.CLK      Tceck                 0.408   M_entry_count_q[2]
                                                       M_entry_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.371ns logic, 2.208ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.692 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y53.SR       net (fanout=5)        1.078   _n0200
    SLICE_X4Y53.CLK      Tsrck                 0.470   M_delay_q[15]
                                                       M_delay_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.250ns logic, 2.343ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.697 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y51.SR       net (fanout=5)        1.078   _n0200
    SLICE_X4Y51.CLK      Tsrck                 0.470   M_delay_q[7]
                                                       M_delay_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.250ns logic, 2.343ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.476   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_16
    SLICE_X15Y32.B1      net (fanout=11)       1.247   M_ctr_q_16
    SLICE_X15Y32.B       Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y37.A5      net (fanout=19)       0.676   seg/ctr/GND_7_o_GND_7_o_equal_2_o_01
    SLICE_X14Y37.A       Tilo                  0.235   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.BX      net (fanout=1)        0.570   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X14Y38.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.084ns logic, 2.493ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.692 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y53.SR       net (fanout=5)        1.078   _n0200
    SLICE_X4Y53.CLK      Tsrck                 0.461   M_delay_q[15]
                                                       M_delay_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.241ns logic, 2.343ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.695 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y52.SR       net (fanout=5)        1.114   _n0200
    SLICE_X4Y52.CLK      Tsrck                 0.428   M_delay_q[11]
                                                       M_delay_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (1.208ns logic, 2.379ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.697 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y51.SR       net (fanout=5)        1.078   _n0200
    SLICE_X4Y51.CLK      Tsrck                 0.461   M_delay_q[7]
                                                       M_delay_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.241ns logic, 2.343ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1_1 (FF)
  Destination:          M_entry_count_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1_1 to M_entry_count_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd1_1
    SLICE_X6Y53.D2       net (fanout=2)        0.741   M_game_q_FSM_FFd1_1
    SLICE_X6Y53.DMUX     Tilo                  0.298   N0
                                                       _n0248_inv_SW0
    SLICE_X6Y52.C1       net (fanout=1)        0.929   N2
    SLICE_X6Y52.C        Tilo                  0.235   _n0248_inv1
                                                       _n0248_inv
    SLICE_X7Y53.CE       net (fanout=2)        0.538   _n0248_inv
    SLICE_X7Y53.CLK      Tceck                 0.382   M_entry_count_q[2]
                                                       M_entry_count_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.345ns logic, 2.208ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  16.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.692 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y53.SR       net (fanout=5)        1.078   _n0200
    SLICE_X4Y53.CLK      Tsrck                 0.450   M_delay_q[15]
                                                       M_delay_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.230ns logic, 2.343ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_occupied_q_0 (FF)
  Destination:          M_delay_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.697 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_occupied_q_0 to M_delay_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_occupied_q_0
                                                       M_occupied_q_0
    SLICE_X8Y52.C2       net (fanout=5)        1.265   M_occupied_q_0
    SLICE_X8Y52.C        Tilo                  0.255   M_game_q_FSM_FFd2
                                                       _n02001
    SLICE_X4Y51.SR       net (fanout=5)        1.078   _n0200
    SLICE_X4Y51.CLK      Tsrck                 0.450   M_delay_q[7]
                                                       M_delay_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.230ns logic, 2.343ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1_1 (FF)
  Destination:          M_entry_count_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1_1 to M_entry_count_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_game_q_FSM_FFd2_1
                                                       M_game_q_FSM_FFd1_1
    SLICE_X6Y53.D2       net (fanout=2)        0.741   M_game_q_FSM_FFd1_1
    SLICE_X6Y53.DMUX     Tilo                  0.298   N0
                                                       _n0248_inv_SW0
    SLICE_X6Y52.C1       net (fanout=1)        0.929   N2
    SLICE_X6Y52.C        Tilo                  0.235   _n0248_inv1
                                                       _n0248_inv
    SLICE_X7Y53.CE       net (fanout=2)        0.538   _n0248_inv
    SLICE_X7Y53.CLK      Tceck                 0.365   M_entry_count_q[2]
                                                       M_entry_count_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.328ns logic, 2.208ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_0/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_1/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_2/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_3/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_4/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_5/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_6/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_7/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_8/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_9/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_10/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_11/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_12/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_13/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_14/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_15/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[18]/CLK
  Logical resource: M_delay_q_16/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[18]/CLK
  Logical resource: M_delay_q_17/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[18]/CLK
  Logical resource: M_delay_q_18/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/read_data_4/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/read_data_3/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/read_data_0/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/read_data_1/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/read_data_2/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1181 paths, 0 nets, and 300 connections

Design statistics:
   Minimum period:   3.961ns{1}   (Maximum frequency: 252.462MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 19:45:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



