 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 01:44:07 2020
****************************************

 * Some/all delay information is back-annotated.

  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (900.31,283.33)               1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (fd2qd1_hd)   0.1629        0.9250    0.4234     1.1734 f    (909.44,282.82)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0091              0.9250    0.0000     1.1734 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U73/A (or2d1_hd)   0.0000    0.1629    0.0000     0.9250    0.0001 *   1.1734 f    (917.05,286.40)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U73/Y (or2d1_hd)             0.1000               0.9250    0.2027     1.3761 f    (918.65,286.50)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n145 (net)     1   0.0037                         0.9250    0.0000     1.3761 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.3761 f (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0037          0.9250    0.0000     1.3761 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/EN (cglpd1_hd)   0.0000   0.1000   0.0000   0.9250   0.0000 *   1.3761 f (914.28,286.32) u so  1.05
  data arrival time                                                                                                   1.3761                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0918     1.0168                                            
  data required time                                                                                                  1.0168                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0168                                            
  data arrival time                                                                                                  -1.3761                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3593                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (453.05,603.22)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)   0.1953              0.9250    0.4151     1.1651 f    (453.60,603.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK (net)     3   0.0148                     0.9250    0.0000     1.1651 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U145/B (nd2d1_hd)   0.0000   0.1953    0.0000     0.9250    0.0002 *   1.1652 f    (443.48,592.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U145/Y (nd2d1_hd)            0.1409               0.9250    0.1107     1.2759 r    (442.89,593.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n669 (net)     1   0.0029                         0.9250    0.0000     1.2759 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U148/A (nr2d1_hd)   0.0000   0.1409    0.0000     0.9250    0.0000 *   1.2759 r    (440.80,592.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U148/Y (nr2d1_hd)            0.2154               0.9250    0.1468     1.4227 f    (440.55,592.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n10 (net)     3   0.0210                          0.9250    0.0000     1.4227 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0)   0.9250   0.0000   1.4227 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/EN (net)   0.0210                  0.9250    0.0000     1.4227 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.2154   0.0000   0.9250   0.0001 *   1.4227 f (426.76,592.92) u so       1.05
  data arrival time                                                                                                   1.4227                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0721     0.9971                                            
  data required time                                                                                                  0.9971                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9971                                            
  data arrival time                                                                                                  -1.4227                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4257                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (807.03,628.82)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/Q (fd1eqd1_hd)   0.1515               0.9250    0.3877     1.1377 f    (806.48,628.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY (net)     3   0.0097                      0.9250    0.0000     1.1377 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U16/B (nd2d1_hd)          0.0000    0.1515    0.0000     0.9250    0.0000 *   1.1378 f    (802.97,632.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U16/Y (nd2d1_hd)                    0.3342               0.9250    0.1957     1.3335 r    (803.55,631.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n4 (net)     3   0.0157                                  0.9250    0.0000     1.3335 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U48/A (ivd1_hd)           0.0000    0.3342    0.0000     0.9250    0.0002 *   1.3337 r    (822.32,617.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U48/Y (ivd1_hd)                     0.1533               0.9250    0.1339     1.4676 f    (821.89,617.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n270 (net)     2   0.0087                                0.9250    0.0000     1.4676 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_hpf_0)   0.9250   0.0000   1.4676 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/EN (net)   0.0087                  0.9250    0.0000     1.4676 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch/EN (cglpd1_hd)   0.0000   0.1533   0.0000   0.9250   0.0000 *   1.4677 f (821.00,628.92) u so       1.05
  data arrival time                                                                                                   1.4677                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0827     1.0077                                            
  data required time                                                                                                  1.0077                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0077                                            
  data arrival time                                                                                                  -1.4677                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4600                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (759.29,452.02)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1eqd1_hd)    0.2432               0.9250    0.4446     1.1946 f    (759.84,452.26)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0203                       0.9250    0.0000     1.1946 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U219/A (oa21d1_hd)   0.0000   0.2432    0.0000     0.9250    0.0001 *   1.1947 f    (745.78,455.79)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U219/Y (oa21d1_hd)            0.2209               0.9250    0.2006     1.3953 r    (745.18,455.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n81 (net)     1   0.0064                           0.9250    0.0000     1.3953 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.3953 r (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0064                 0.9250    0.0000     1.3953 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/EN (cglpd1_hd)   0.0000   0.2209   0.0000   0.9250   0.0000 *   1.3954 r (729.04,456.12) u so      1.05
  data arrival time                                                                                                   1.3954                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.3954                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4604                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (919.89,1161.62)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/Q (fd1eqd1_hd)   0.3786            0.9250    0.5175     1.2675 f    (920.43,1161.38)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[0] (net)     8   0.0362                   0.9250    0.0000     1.2675 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U208/A (nr2d1_hd)   0.0000   0.3786   0.0000    0.9250    0.0008 *   1.2683 f    (912.04,1154.39)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U208/Y (nr2d1_hd)          0.1891               0.9250    0.1504     1.4187 r    (911.79,1154.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n881 (net)     1   0.0033                       0.9250    0.0000     1.4187 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U209/B (oa21d1_hd)   0.0000   0.1891   0.0000   0.9250    0.0000 *   1.4187 r    (909.70,1154.04)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U209/Y (oa21d1_hd)         0.1196               0.9250    0.1135     1.5322 f    (908.42,1154.37)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1149 (net)     1   0.0044                      0.9250    0.0000     1.5322 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9)   0.9250   0.0000   1.5322 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/EN (net)   0.0044              0.9250    0.0000     1.5322 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1196   0.0000   0.9250   0.0000 *   1.5322 f (908.56,1161.72) u so  1.05
  data arrival time                                                                                                   1.5322                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0885     1.0135                                            
  data required time                                                                                                  1.0135                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0135                                            
  data arrival time                                                                                                  -1.5322                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5187                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1088.85,636.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_/Q (fd1eqd1_hd)     0.2180               0.9250    0.4292     1.1792 f    (1089.40,635.78)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[1] (net)     4   0.0174                        0.9250    0.0000     1.1792 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U236/A (nd2d1_hd)     0.0000    0.2180    0.0000     0.9250    0.0000 *   1.1792 f    (1094.29,639.18)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U236/Y (nd2d1_hd)               0.1935               0.9250    0.1347     1.3140 r    (1094.53,639.00)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1016 (net)     2   0.0066                           0.9250    0.0000     1.3140 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U368/B (oa211d1_hd)   0.0000    0.1935    0.0000     0.9250    0.0000 *   1.3140 r    (1101.83,639.20)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U368/Y (oa211d1_hd)             0.2691               0.9250    0.1976     1.5116 f    (1103.57,639.45)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1373 (net)     3   0.0116                           0.9250    0.0000     1.5116 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_7)   0.9250   0.0000   1.5116 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/EN (net)   0.0116                 0.9250    0.0000     1.5116 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2691   0.0000   0.9250   0.0001 *   1.5117 f (1111.84,636.12) u so     1.05
  data arrival time                                                                                                   1.5117                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0673     0.9923                                            
  data required time                                                                                                  0.9923                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9923                                            
  data arrival time                                                                                                  -1.5117                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5194                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1074.11,232.93)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3437               0.9250    0.5342     1.2842 f    (1083.24,232.42)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[2] (net)     9   0.0306                       0.9250    0.0000     1.2842 f    [0.01,0.03]                           
  khu_sensor_top/uart_controller/uart_rx/U91/C (oa21d1_hd)        0.0000    0.3437    0.0000     0.9250    0.0001 *   1.2844 f    (1085.46,229.07)                      1.05
  khu_sensor_top/uart_controller/uart_rx/U91/Y (oa21d1_hd)                  0.2666               0.9250    0.1704     1.4548 r    (1085.74,228.87)                      1.05
  khu_sensor_top/uart_controller/uart_rx/n90 (net)     1   0.0065                                0.9250    0.0000     1.4548 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)   0.9250   0.0000   1.4548 r (netlink)                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0065              0.9250    0.0000     1.4548 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/EN (cglpd1_hd)   0.0000   0.2666   0.0000   0.9250   0.0001 *   1.4548 r (1070.04,232.93) u so  1.05
  data arrival time                                                                                                   1.4548                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5198                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (929.13,1053.62)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK_reg/Q (fd1eqd1_hd)   0.2124            0.9250    0.4257     1.1757 f    (929.67,1053.38)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK (net)     3   0.0167                   0.9250    0.0000     1.1757 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U176/B (nd2d1_hd)   0.0000   0.2124   0.0000    0.9250    0.0001 *   1.1759 f    (926.16,1020.83)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U176/Y (nd2d1_hd)          0.2029               0.9250    0.1438     1.3197 r    (925.57,1020.60)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n863 (net)     1   0.0066                       0.9250    0.0000     1.3197 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U180/A (nr2d1_hd)   0.0000   0.2029   0.0000    0.9250    0.0001 *   1.3197 r    (926.12,1042.45)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U180/Y (nr2d1_hd)          0.2857               0.9250    0.1958     1.5156 f    (925.87,1042.80)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n700 (net)     3   0.0284                       0.9250    0.0000     1.5156 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0)   0.9250   0.0000   1.5156 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/EN (net)   0.0284                 0.9250    0.0000     1.5156 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/latch/EN (cglpd1_hd)   0.0000   0.2857   0.0000   0.9250   0.0002 *   1.5158 f (913.84,1039.32) u so     1.05
  data arrival time                                                                                                   1.5158                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0665     0.9915                                            
  data required time                                                                                                  0.9915                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9915                                            
  data arrival time                                                                                                  -1.5158                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5243                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (416.97,456.02)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/Q (fd1eqd1_hd)   0.3347              0.9250    0.4939     1.2439 f    (417.52,455.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[0] (net)     8   0.0311                     0.9250    0.0000     1.2439 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/A (nr2d1_hd)   0.0000   0.3347    0.0000     0.9250    0.0005 *   1.2444 f    (414.40,437.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/Y (nr2d1_hd)            0.1965               0.9250    0.1453     1.3897 r    (414.15,438.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n880 (net)     1   0.0034                         0.9250    0.0000     1.3897 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/B (oa21d1_hd)   0.0000   0.1965   0.0000     0.9250    0.0000 *   1.3897 r    (411.55,438.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/Y (oa21d1_hd)           0.1724               0.9250    0.1424     1.5321 f    (412.82,437.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1133 (net)     1   0.0092                        0.9250    0.0000     1.5321 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9)   0.9250   0.0000   1.5321 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (net)   0.0092                0.9250    0.0000     1.5321 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1724   0.0000   0.9250   0.0001 *   1.5322 f (388.92,427.33) u so     1.05
  data arrival time                                                                                                   1.5322                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0794     1.0044                                            
  data required time                                                                                                  1.0044                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0044                                            
  data arrival time                                                                                                  -1.5322                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5278                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (907.79,297.73)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2209               0.9250    0.4625     1.2125 f    (916.92,297.22)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0159                      0.9250    0.0000     1.2125 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2125 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0159                          0.9250    0.0000     1.2125 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2209    0.0000     0.9250    0.0002 *   1.2127 f    (959.60,297.61)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.2602               0.9250    0.1652     1.3779 r    (960.03,297.47)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0117                                   0.9250    0.0000     1.3779 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U194/C (nr4d1_hd)             0.0000    0.2602    0.0000     0.9250    0.0001 *   1.3780 r    (960.62,293.58)                       1.05
  khu_sensor_top/ads1292_controller/U194/Y (nr4d1_hd)                       0.1286               0.9250    0.1625     1.5405 f    (961.50,293.40)                       1.05
  khu_sensor_top/ads1292_controller/n164 (net)     1    0.0096                                   0.9250    0.0000     1.5405 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_6)   0.9250   0.0000   1.5405 f (netlink)         
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0096      0.9250    0.0000     1.5405 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1286   0.0000   0.9250   0.0001 *   1.5406 f (961.80,329.52) u so  1.05
  data arrival time                                                                                                   1.5406                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0869     1.0119                                            
  data required time                                                                                                  1.0119                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0119                                            
  data arrival time                                                                                                  -1.5406                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5286                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (907.79,297.73)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2209               0.9250    0.4625     1.2125 f    (916.92,297.22)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0159                      0.9250    0.0000     1.2125 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2125 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0159                          0.9250    0.0000     1.2125 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2209    0.0000     0.9250    0.0002 *   1.2127 f    (959.60,297.61)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.2602               0.9250    0.1652     1.3779 r    (960.03,297.47)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0117                                   0.9250    0.0000     1.3779 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U264/B (nr2d1_hd)             0.0000    0.2602    0.0000     0.9250    0.0000 *   1.3779 r    (957.40,294.02)                       1.05
  khu_sensor_top/ads1292_controller/U264/Y (nr2d1_hd)                       0.1950               0.9250    0.1607     1.5387 f    (956.81,294.00)                       1.05
  khu_sensor_top/ads1292_controller/n118 (net)     3    0.0147                                   0.9250    0.0000     1.5387 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_1)   0.9250   0.0000   1.5387 f (netlink)                 
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (net)   0.0147              0.9250    0.0000     1.5387 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1950   0.0000   0.9250   0.0001 *   1.5387 f (956.08,322.32) u so   1.05
  data arrival time                                                                                                   1.5387                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0756     1.0006                                            
  data required time                                                                                                  1.0006                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0006                                            
  data arrival time                                                                                                  -1.5387                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5382                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1152.87,235.91)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3912               0.9250    0.5606     1.3106 f    (1162.00,236.42)                      1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)    11   0.0363                       0.9250    0.0000     1.3106 f    [0.01,0.04]                           
  khu_sensor_top/uart_controller/uart_tx/U116/A (nd2d1_hd)        0.0000    0.3912    0.0000     0.9250    0.0006 *   1.3112 f    (1165.13,214.38)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U116/Y (nd2d1_hd)                  0.1846               0.9250    0.1727     1.4839 r    (1165.37,214.20)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n140 (net)     1   0.0064                               0.9250    0.0000     1.4839 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)   0.9250   0.0000   1.4839 r (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0064              0.9250    0.0000     1.4839 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/EN (cglpd1_hd)   0.0000   0.1846   0.0000   0.9250   0.0001 *   1.4840 r (1147.92,218.52) u so  1.05
  data arrival time                                                                                                   1.4840                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4840                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5490                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1192.69,801.62)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fd1eqd1_hd)    0.1781               0.9250    0.4044     1.1544 f    (1193.23,801.38)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0128                       0.9250    0.0000     1.1544 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U313/B (nd2d1_hd)   0.0000   0.1781   0.0000     0.9250    0.0001 *   1.1545 f    (1189.29,812.03)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U313/Y (nd2d1_hd)           0.3719               0.9250    0.2122     1.3667 r    (1189.87,811.80)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n975 (net)     4   0.0170                        0.9250    0.0000     1.3667 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U359/B (oa21d1_hd)   0.0000   0.3719   0.0000    0.9250    0.0000 *   1.3667 r    (1186.90,812.41)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U359/Y (oa21d1_hd)          0.2023               0.9250    0.1825     1.5492 f    (1185.62,812.07)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1359 (net)     3   0.0098                       0.9250    0.0000     1.5492 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_6)   0.9250   0.0000   1.5492 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/EN (net)   0.0098            0.9250    0.0000     1.5492 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2023   0.0000   0.9250   0.0001 *   1.5493 f (1193.68,811.91) u so  1.05
  data arrival time                                                                                                   1.5493                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0743     0.9993                                            
  data required time                                                                                                  0.9993                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9993                                            
  data arrival time                                                                                                  -1.5493                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5500                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (952.67,437.62)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/Q (fd1eqd1_hd)   0.2983               0.9250    0.4743     1.2243 f    (952.12,437.86)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state[2] (net)     6   0.0268                      0.9250    0.0000     1.2243 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U66/C (nd3d1_hd)    0.0000    0.2983    0.0000     0.9250    0.0004 *   1.2248 f    (964.88,423.23)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U66/Y (nd3d1_hd)              0.3414               0.9250    0.2433     1.4680 r    (966.20,423.52)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n344 (net)     3   0.0141                          0.9250    0.0000     1.4680 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U153/A (ivd1_hd)    0.0000    0.3414    0.0000     0.9250    0.0001 *   1.4681 r    (975.00,427.21)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U153/Y (ivd1_hd)              0.1177               0.9250    0.0977     1.5658 f    (975.43,427.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n5 (net)     1   0.0038                            0.9250    0.0000     1.5658 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_3)   0.9250   0.0000   1.5658 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (net)   0.0038               0.9250    0.0000     1.5658 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1177   0.0000   0.9250   0.0000 *   1.5658 f (979.84,427.33) u so    1.05
  data arrival time                                                                                                   1.5658                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0888     1.0138                                            
  data required time                                                                                                  1.0138                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0138                                            
  data arrival time                                                                                                  -1.5658                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5520                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1151.99,247.32)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/Q (fd2qd1_hd)        0.3729               0.9250    0.5504     1.3004 f    (1161.12,246.82)                      1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (net)     5   0.0341                          0.9250    0.0000     1.3004 f    [0.02,0.03]                           
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (uart_tx)                                     0.9250    0.0000     1.3004 f    (netlink)                             
  khu_sensor_top/uart_controller/w_uart_data_tx_done (net)   0.0341                              0.9250    0.0000     1.3004 f    [0.02,0.03]                           
  khu_sensor_top/uart_controller/U145/A (scg16d1_hd)              0.0000    0.3729    0.0000     0.9250    0.0011 *   1.3015 f    (1187.96,336.71)                      1.05
  khu_sensor_top/uart_controller/U145/Y (scg16d1_hd)                        0.1321               0.9250    0.2658     1.5673 f    (1189.65,336.93)                      1.05
  khu_sensor_top/uart_controller/n43 (net)      2       0.0065                                   0.9250    0.0000     1.5673 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_controller_0)   0.9250   0.0000   1.5673 f (netlink)                 
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (net)   0.0065           0.9250    0.0000     1.5673 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1321   0.0000   0.9250   0.0001 *   1.5674 f (1197.64,336.71) u so  1.05
  data arrival time                                                                                                   1.5674                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/CK (cglpd1_hd)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0863     1.0113                                            
  data required time                                                                                                  1.0113                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0113                                            
  data arrival time                                                                                                  -1.5674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5560                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (785.03,581.52)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/Q (fd2qd1_hd)               0.3935               0.9250    0.5619     1.3119 f    (794.16,582.02)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate[0] (net)     8   0.0366                                 0.9250    0.0000     1.3119 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/U55/C (oa21d1_hd)                 0.0000    0.3935    0.0000     0.9250    0.0005 *   1.3124 f    (776.15,625.08)                       1.05
  khu_sensor_top/ads1292_filter/U55/Y (oa21d1_hd)                           0.2773               0.9250    0.1798     1.4922 r    (776.42,624.87)                       1.05
  khu_sensor_top/ads1292_filter/n109 (net)      1       0.0064                                   0.9250    0.0000     1.4922 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.4922 r (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0064             0.9250    0.0000     1.4922 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/EN (cglpd1_hd)   0.0000   0.2773   0.0000   0.9250   0.0001 *   1.4922 r (763.80,631.91) u so  1.05
  data arrival time                                                                                                   1.4922                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4922                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5572                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (920.47,588.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/Q (fds2eqd1_hd)    0.2241               0.9250    0.4511     1.2011 f    (919.56,588.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK (net)     2   0.0167                        0.9250    0.0000     1.2011 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U287/B (nd2d1_hd)     0.0000    0.2241    0.0000     0.9250    0.0002 *   1.2013 f    (908.99,581.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U287/Y (nd2d1_hd)               0.2581               0.9250    0.1751     1.3764 r    (908.41,581.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n321 (net)     2   0.0103                            0.9250    0.0000     1.3764 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U289/A (nr2d1_hd)     0.0000    0.2581    0.0000     0.9250    0.0001 *   1.3765 r    (932.35,592.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U289/Y (nr2d1_hd)               0.2229               0.9250    0.1764     1.5529 f    (932.61,592.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n14 (net)     2   0.0199                             0.9250    0.0000     1.5529 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_0)   0.9250   0.0000   1.5529 f (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/EN (net)   0.0199                     0.9250    0.0000     1.5529 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.2229   0.0000   0.9250   0.0001 *   1.5531 f (940.24,595.91) u so          1.05
  data arrival time                                                                                                   1.5531                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/latch/CK (cglpd1_hd)                            0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0708     0.9958                                            
  data required time                                                                                                  0.9958                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9958                                            
  data arrival time                                                                                                  -1.5531                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5573                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1125.37,643.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/Q (fd1eqd1_hd)        0.1888               0.9250    0.4110     1.1610 f    (1125.92,642.98)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard (net)     3   0.0140                           0.9250    0.0000     1.1610 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/B (nd2d1_hd)     0.0000    0.1888    0.0000     0.9250    0.0002 *   1.1612 f    (1103.05,653.63)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/Y (nd2d1_hd)               0.3563               0.9250    0.2077     1.3689 r    (1103.63,653.40)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1019 (net)     4   0.0160                           0.9250    0.0000     1.3689 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U371/B (oa21d1_hd)    0.0000    0.3563    0.0000     0.9250    0.0001 *   1.3690 r    (1113.42,661.21)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U371/Y (oa21d1_hd)              0.2206               0.9250    0.1909     1.5599 f    (1112.14,660.87)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1398 (net)     3   0.0118                           0.9250    0.0000     1.5599 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_6)   0.9250   0.0000   1.5599 f (netlink)                        
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/EN (net)   0.0118                0.9250    0.0000     1.5599 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2206   0.0000   0.9250   0.0000 *   1.5599 f (1118.44,660.72) u so    1.05
  data arrival time                                                                                                   1.5599                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0712     0.9962                                            
  data required time                                                                                                  0.9962                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9962                                            
  data arrival time                                                                                                  -1.5599                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5637                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (771.17,686.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fd1eqd1_hd)        0.1791               0.9250    0.4050     1.1550 f    (771.72,686.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0129                           0.9250    0.0000     1.1550 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U339/B (nd2d1_hd)     0.0000    0.1791    0.0000     0.9250    0.0001 *   1.1551 f    (758.96,700.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U339/Y (nd2d1_hd)               0.3406               0.9250    0.1989     1.3541 r    (758.37,701.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1032 (net)     4   0.0151                           0.9250    0.0000     1.3541 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U389/B (oa21d1_hd)    0.0000    0.3406    0.0000     0.9250    0.0001 *   1.3541 r    (752.10,700.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U389/Y (oa21d1_hd)              0.2574               0.9250    0.2078     1.5619 f    (753.38,700.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1421 (net)     3   0.0153                           0.9250    0.0000     1.5619 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_6)   0.9250   0.0000   1.5619 f (netlink)                        
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/EN (net)   0.0153                0.9250    0.0000     1.5619 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2574   0.0000   0.9250   0.0001 *   1.5620 f (765.56,722.53) u so     1.05
  data arrival time                                                                                                   1.5620                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0678     0.9928                                            
  data required time                                                                                                  0.9928                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9928                                            
  data arrival time                                                                                                  -1.5620                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5692                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (770.73,603.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/Q (fd1eqd1_hd)     0.2511               0.9250    0.4489     1.1989 f    (771.28,603.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[1] (net)     5   0.0212                        0.9250    0.0000     1.1989 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U245/A (nd2d1_hd)     0.0000    0.2511    0.0000     0.9250    0.0002 *   1.1991 f    (760.67,621.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U245/Y (nd2d1_hd)               0.1832               0.9250    0.1359     1.3350 r    (760.43,621.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1029 (net)     2   0.0058                           0.9250    0.0000     1.3350 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U386/B (oa211d1_hd)   0.0000    0.1832    0.0000     0.9250    0.0000 *   1.3350 r    (757.31,621.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U386/Y (oa211d1_hd)             0.3266               0.9250    0.2260     1.5610 f    (759.05,621.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1396 (net)     3   0.0158                           0.9250    0.0000     1.5610 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_7)   0.9250   0.0000   1.5610 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (net)   0.0158                 0.9250    0.0000     1.5610 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3266   0.0000   0.9250   0.0002 *   1.5612 f (766.88,595.91) u so      1.05
  data arrival time                                                                                                   1.5612                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0646     0.9896                                            
  data required time                                                                                                  0.9896                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9896                                            
  data arrival time                                                                                                  -1.5612                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5716                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_stop_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_stop_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/CK (fd2qd2_hd)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1170.82,726.11)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/Q (fd2qd2_hd)             0.1158               0.9250    0.3702     1.1202 f    (1169.69,725.72)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop (net)     3   0.0103                               0.9250    0.0000     1.1202 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U11/A (scg16d1_hd)             0.0000    0.1158    0.0000     0.9250    0.0000 *   1.1203 f    (1166.84,718.32)                      1.05
  khu_sensor_top/mpr121_controller/U11/Y (scg16d1_hd)                       0.0951               0.9250    0.1801     1.3004 f    (1168.53,718.53)                      1.05
  khu_sensor_top/mpr121_controller/n105 (net)     1     0.0034                                   0.9250    0.0000     1.3004 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/D (fd2qd2_hd)   0.0000    0.0951    0.0000     0.9250    0.0000 *   1.3004 f    (1168.58,726.04)                      1.05
  data arrival time                                                                                                   1.3004                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/CK (fd2qd2_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0390     1.0290                                            
  data required time                                                                                                  1.0290                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0290                                            
  data arrival time                                                                                                  -1.3004                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2714                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_stop_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/mode_stop_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/CK (fd2qd2_hd)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1170.82,726.11)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop_reg/Q (fd2qd2_hd)             0.1158               0.9250    0.3702     1.1202 f    (1169.69,725.72)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_stop (net)     3   0.0103                               0.9250    0.0000     1.1202 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/cmd_stop (i2c_master)                              0.9250    0.0000     1.1202 f    (netlink)                             
  khu_sensor_top/mpr121_controller/i2c_master/cmd_stop (net)   0.0103                            0.9250    0.0000     1.1202 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U125/AN (nr2bd1_hd)   0.0000   0.1158   0.0000     0.9250    0.0001 *   1.1203 f    (1161.15,736.95)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U125/Y (nr2bd1_hd)            0.0946               0.9250    0.1654     1.2857 f    (1160.19,736.64)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n610 (net)     1   0.0046                          0.9250    0.0000     1.2857 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/mode_stop_reg_reg/D (fd1eqd1_hd)   0.0000   0.0946   0.0000   0.9250   0.0000 *   1.2857 f (1157.10,750.91)               1.05
  data arrival time                                                                                                   1.2857                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/mode_stop_reg_reg/CK (fd1eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2857                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2857                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1211.61,722.42)             1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/Q (fd1eqd1_hd)   0.1977       0.9250    0.4166     1.1666 f    (1212.16,722.18)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg[2] (net)     4   0.0150              0.9250    0.0000     1.1666 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U78/A (nr2d1_hd)    0.0000    0.1977    0.0000     0.9250    0.0001 *   1.1667 f    (1202.01,729.59)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U78/Y (nr2d1_hd)              0.1787               0.9250    0.1191     1.2858 r    (1201.75,729.24)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n594 (net)     1   0.0034                          0.9250    0.0000     1.2858 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/D (fd1eqd1_hd)   0.0000   0.1787   0.0000   0.9250   0.0000 *   1.2858 r (1204.18,722.10)            1.05
  data arrival time                                                                                                   1.2858                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/CK (fd1eqd1_hd)                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2858                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2858                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1211.17,715.22)             1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/Q (fd1eqd1_hd)   0.2096       0.9250    0.4240     1.1740 f    (1211.71,714.98)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg[1] (net)     4   0.0164              0.9250    0.0000     1.1740 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U39/A (nr2d1_hd)    0.0000    0.2096    0.0000     0.9250    0.0001 *   1.1741 f    (1202.01,722.39)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U39/Y (nr2d1_hd)              0.1741               0.9250    0.1191     1.2932 r    (1201.75,722.04)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n592 (net)     1   0.0032                          0.9250    0.0000     1.2932 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/D (fd1eqd1_hd)   0.0000   0.1741   0.0000   0.9250   0.0000 *   1.2932 r (1203.74,714.91)            1.05
  data arrival time                                                                                                   1.2932                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/CK (fd1eqd1_hd)                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2932                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2932                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (706.27,862.32)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/Q (fd2qd1_hd)   0.1456              0.9250    0.4102     1.1602 f    (715.40,862.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK (net)     2   0.0073                    0.9250    0.0000     1.1602 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U58/A (scg14d1_hd)      0.0000    0.1456    0.0000     0.9250    0.0000 *   1.1602 f    (716.41,863.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U58/Y (scg14d1_hd)                0.1103               0.9250    0.1943     1.3545 f    (717.34,862.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n1131 (net)     1   0.0035                             0.9250    0.0000     1.3545 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/D (fd2qd1_hd)   0.0000   0.1103   0.0000   0.9250   0.0000 *   1.3545 f (707.85,862.30)                    1.05
  data arrival time                                                                                                   1.3545                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/CK (fd2qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0618     1.0518                                            
  data required time                                                                                                  1.0518                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0518                                            
  data arrival time                                                                                                  -1.3545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3028                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1159.91,715.33)                     1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/Q (fd2qd1_hd)   0.1605               0.9250    0.4215     1.1715 f    (1169.04,714.82)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready (net)     2   0.0089                     0.9250    0.0000     1.1715 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U10/A (scg16d1_hd)             0.0000    0.1605    0.0000     0.9250    0.0000 *   1.1715 f    (1169.04,708.12)                      1.05
  khu_sensor_top/mpr121_controller/U10/Y (scg16d1_hd)                       0.1033               0.9250    0.1970     1.3686 f    (1167.35,707.91)                      1.05
  khu_sensor_top/mpr121_controller/n104 (net)     1     0.0041                                   0.9250    0.0000     1.3686 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/D (fd2qd1_hd)   0.0000   0.1033   0.0000   0.9250   0.0000 *   1.3686 f (1161.49,715.34)                    1.05
  data arrival time                                                                                                   1.3686                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (fd2qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0632     1.0532                                            
  data required time                                                                                                  1.0532                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0532                                            
  data arrival time                                                                                                  -1.3686                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3154                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (708.47,869.52)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/Q (fd2qd1_hd)   0.1520              0.9250    0.4151     1.1651 f    (717.60,870.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK (net)     2   0.0080                    0.9250    0.0000     1.1651 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U57/A (scg14d1_hd)      0.0000    0.1520    0.0000     0.9250    0.0000 *   1.1651 f    (717.72,872.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U57/Y (scg14d1_hd)                0.1184               0.9250    0.2014     1.3665 f    (718.66,873.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n1130 (net)     1   0.0043                             0.9250    0.0000     1.3665 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/D (fd2qd1_hd)   0.0000   0.1184   0.0000   0.9250   0.0000 *   1.3665 f (710.05,869.50)                    1.05
  data arrival time                                                                                                   1.3665                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/CK (fd2qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.3665                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3164                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1198.17,1172.07)                    1.05
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (fd3qd1_hd)   0.4682               0.9250    0.5893     1.3393 f    (1205.94,1171.68)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg (net)     4   0.0453                     0.9250    0.0000     1.3393 f    [0.04,0.05]                           
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (fd3qd1_hd)   0.0000   0.4682   0.0000   0.9250   0.0018 *   1.3410 f (1201.09,1020.53)              1.05
  data arrival time                                                                                                   1.3410                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0273     1.0173                                            
  data required time                                                                                                  1.0173                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0173                                            
  data arrival time                                                                                                  -1.3410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3237                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (807.03,628.82)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/Q (fd1eqd1_hd)   0.1515               0.9250    0.3877     1.1377 f    (806.48,628.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY (net)     3   0.0097                      0.9250    0.0000     1.1377 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U16/B (nd2d1_hd)          0.0000    0.1515    0.0000     0.9250    0.0000 *   1.1378 f    (802.97,632.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U16/Y (nd2d1_hd)                    0.3342               0.9250    0.1957     1.3335 r    (803.55,631.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n4 (net)     3   0.0157                                  0.9250    0.0000     1.3335 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/D (fd1eqd1_hd)   0.0000   0.3342   0.0000   0.9250   0.0001 *   1.3336 r (814.46,628.51)                     1.05
  data arrival time                                                                                                   1.3336                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/o_X_DATA_READY_reg/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3336                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3336                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (600.23,621.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/Q (fd2qd1_hd)       0.1399               0.9250    0.4058     1.1558 f    (609.36,621.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK (net)     2   0.0067                         0.9250    0.0000     1.1558 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U45/D0 (mx2d1_hd)         0.0000    0.1399    0.0000     0.9250    0.0001 *   1.1559 f    (599.23,614.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U45/Y (mx2d1_hd)                    0.1157               0.9250    0.2356     1.3915 f    (601.85,614.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n634 (net)     1   0.0029                                0.9250    0.0000     1.3915 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/D (fd2qd1_hd)   0.0000   0.1157   0.0000   0.9250   0.0000 *   1.3915 f   (601.81,621.74)                       1.05
  data arrival time                                                                                                   1.3915                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_Z_ACK_reg/CK (fd2qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0607     1.0507                                            
  data required time                                                                                                  1.0507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0507                                            
  data arrival time                                                                                                  -1.3915                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3408                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (865.33,333.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK_reg/Q (fd1eqd1_hd)    0.0789               0.9250    0.3371     1.0871 f    (865.88,333.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK (net)     1   0.0023                       0.9250    0.0000     1.0871 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK (float_multiplier_0)                       0.9250    0.0000     1.0871 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/w_mult_AB_ACK (net)   0.0023                             0.9250    0.0000     1.0871 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/icc_place22/A (ivd1_hd)   0.0000    0.0789    0.0000     0.9250    0.0000 *   1.0871 f    (866.76,333.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/icc_place22/Y (ivd1_hd)             0.2465               0.9250    0.1297     1.2168 r    (867.20,333.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n318 (net)     2   0.0120                                0.9250    0.0000     1.2168 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/IN0 (float_multiplier_0)                            0.9250    0.0000     1.2168 r    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/IN0 (net)   0.0120                                  0.9250    0.0000     1.2168 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U196/A (ao211d1_hd)   0.0000   0.2465    0.0000     0.9250    0.0001 *   1.2169 r    (851.48,333.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U196/Y (ao211d1_hd)            0.0719               0.9250    0.1275     1.3444 f    (852.71,333.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1120 (net)     1   0.0026                          0.9250    0.0000     1.3444 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK_reg/D (fd1eqd1_hd)   0.0000   0.0719   0.0000   0.9250   0.0000 *   1.3444 f (857.90,333.30)                      1.05
  data arrival time                                                                                                   1.3444                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_AB_ACK_reg/CK (fd1eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3444                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3444                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (fd2qd2_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (965.30,344.51)                       1.05
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/Q (fd2qd2_hd)           0.1372               0.9250    0.3854     1.1354 f    (966.43,344.12)                       1.05
  khu_sensor_top/ads1292_controller/n460 (net)     2    0.0147                                   0.9250    0.0000     1.1354 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U59/D0 (mx2d1_hd)             0.0000    0.1372    0.0000     0.9250    0.0000 *   1.1354 f    (969.72,351.09)                       1.05
  khu_sensor_top/ads1292_controller/U59/Y (mx2d1_hd)                        0.1201               0.9250    0.2389     1.3742 f    (967.11,351.31)                       1.05
  khu_sensor_top/ads1292_controller/n501 (net)     1    0.0033                                   0.9250    0.0000     1.3742 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/D (fd2qd2_hd)   0.0000   0.1201   0.0000     0.9250    0.0000 *   1.3742 f    (967.54,344.44)                       1.05
  data arrival time                                                                                                   1.3742                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (fd2qd2_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0342     1.0242                                            
  data required time                                                                                                  1.0242                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0242                                            
  data arrival time                                                                                                  -1.3742                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3500                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (706.27,862.32)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/Q (fd2qd1_hd)   0.1456              0.9250    0.4102     1.1602 f    (715.40,862.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK (net)     2   0.0073                    0.9250    0.0000     1.1602 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_Z_ACK (float_multiplier_2)                    0.9250    0.0000     1.1602 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_Z_ACK (net)   0.0073                          0.9250    0.0000     1.1602 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U181/A (nd2d1_hd)   0.0000   0.1456   0.0000    0.9250    0.0000 *   1.1602 f    (703.03,859.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U181/Y (nd2d1_hd)          0.3478               0.9250    0.1900     1.3502 r    (702.79,859.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n688 (net)     2   0.0165                       0.9250    0.0000     1.3502 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_STB_reg/D (fds2eqd1_hd)   0.0000   0.3478   0.0000   0.9250   0.0002 *   1.3505 r (659.07,855.66)                  1.05
  data arrival time                                                                                                   1.3505                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_Z_STB_reg/CK (fds2eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3505                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd2qd2_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (978.98,366.11)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/Q (fd2qd2_hd)           0.1334               0.9250    0.3827     1.1327 f    (977.85,365.72)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode (net)     3   0.0140                             0.9250    0.0000     1.1327 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U57/D0 (mx2d1_hd)             0.0000    0.1334    0.0000     0.9250    0.0001 *   1.1328 f    (981.60,358.29)                       1.05
  khu_sensor_top/ads1292_controller/U57/Y (mx2d1_hd)                        0.1243               0.9250    0.2417     1.3745 f    (978.99,358.51)                       1.05
  khu_sensor_top/ads1292_controller/n499 (net)     1    0.0037                                   0.9250    0.0000     1.3745 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/D (fd2qd2_hd)   0.0000   0.1243   0.0000     0.9250    0.0000 *   1.3745 f    (976.74,366.04)                       1.05
  data arrival time                                                                                                   1.3745                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd2qd2_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0334     1.0234                                            
  data required time                                                                                                  1.0234                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0234                                            
  data arrival time                                                                                                  -1.3745                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3511                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1199.49,1020.88)               1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/Q (fd3qd1_hd)   0.1560          0.9250    0.4121     1.1621 f    (1207.26,1020.47)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg (net)     3   0.0091                0.9250    0.0000     1.1621 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U83/A (ad2d1_hd)    0.0000    0.1560    0.0000     0.9250    0.0000 *   1.1621 f    (1206.89,1010.05)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/U83/Y (ad2d1_hd)              0.0873               0.9250    0.1919     1.3540 f    (1208.44,1010.28)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/n597 (net)     1   0.0029                          0.9250    0.0000     1.3540 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/D (fd1eqd1_hd)   0.0000   0.0873   0.0000   0.9250   0.0000 *   1.3540 f (1208.26,1002.91)             1.05
  data arrival time                                                                                                   1.3540                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/CK (fd1eqd1_hd)                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3540                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1137.47,643.33)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/Q (fd2qd1_hd)            0.1440               0.9250    0.4090     1.1590 f    (1146.60,642.82)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_1_ (net)     2   0.0071                              0.9250    0.0000     1.1590 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U7/C (scg2d2_hd)               0.0000    0.1440    0.0000     0.9250    0.0001 *   1.1590 f    (1141.99,650.91)                      1.05
  khu_sensor_top/mpr121_controller/U7/Y (scg2d2_hd)                         0.0872               0.9250    0.2531     1.4122 f    (1139.99,650.39)                      1.05
  khu_sensor_top/mpr121_controller/n101 (net)     1     0.0030                                   0.9250    0.0000     1.4122 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/D (fd2qd1_hd)   0.0000   0.0872    0.0000     0.9250    0.0000 *   1.4122 f    (1139.05,643.34)                      1.05
  data arrival time                                                                                                   1.4122                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd2qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.4122                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3557                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (906.25,1143.22)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/Q (fd1eqd1_hd)   0.1779            0.9250    0.4042     1.1542 f    (906.79,1143.46)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[1] (net)     4   0.0127                   0.9250    0.0000     1.1542 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U204/C (oa211d1_hd)   0.0000   0.1779   0.0000   0.9250   0.0002 *   1.1544 f    (913.40,1136.31)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U204/Y (oa211d1_hd)        0.2023               0.9250    0.1171     1.2715 r    (913.31,1136.25)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n878 (net)     1   0.0040                       0.9250    0.0000     1.2715 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U205/B (nr2d1_hd)   0.0000   0.2023   0.0000    0.9250    0.0000 *   1.2715 r    (913.40,1129.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U205/Y (nr2d1_hd)          0.0885               0.9250    0.0857     1.3572 f    (912.81,1129.20)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1145 (net)     1   0.0024                      0.9250    0.0000     1.3572 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.0885   0.0000   0.9250   0.0000 *   1.3572 f (908.58,1129.26)                1.05
  data arrival time                                                                                                   1.3572                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3572                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3572                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (fd2qd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (978.54,337.31)                       1.05
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/Q (fd2qd2_hd)         0.1423               0.9250    0.3890     1.1390 f    (977.41,336.92)                       1.05
  khu_sensor_top/ads1292_controller/r_rdatac_mode (net)     4   0.0158                           0.9250    0.0000     1.1390 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U58/D0 (mx2d1_hd)             0.0000    0.1423    0.0000     0.9250    0.0001 *   1.1391 f    (983.80,340.95)                       1.05
  khu_sensor_top/ads1292_controller/U58/Y (mx2d1_hd)                        0.1220               0.9250    0.2420     1.3810 f    (981.19,340.73)                       1.05
  khu_sensor_top/ads1292_controller/n500 (net)     1    0.0035                                   0.9250    0.0000     1.3810 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/D (fd2qd2_hd)   0.0000   0.1220   0.0000   0.9250    0.0000 *   1.3811 f    (976.30,337.24)                       1.05
  data arrival time                                                                                                   1.3811                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (fd2qd2_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0338     1.0238                                            
  data required time                                                                                                  1.0238                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0238                                            
  data arrival time                                                                                                  -1.3811                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3572                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1174.43,708.12)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/Q (fd2qd1_hd)     0.1562               0.9250    0.4183     1.1683 f    (1183.56,707.62)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last (net)     2   0.0084                       0.9250    0.0000     1.1683 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U22/D0 (mx2d1_hd)              0.0000    0.1562    0.0000     0.9250    0.0000 *   1.1683 f    (1177.84,700.95)                      1.05
  khu_sensor_top/mpr121_controller/U22/Y (mx2d1_hd)                         0.1193               0.9250    0.2433     1.4116 f    (1175.23,700.73)                      1.05
  khu_sensor_top/mpr121_controller/n114 (net)     1     0.0032                                   0.9250    0.0000     1.4116 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/D (fd2qd1_hd)   0.0000   0.1193   0.0000   0.9250   0.0000 *   1.4116 f (1176.01,708.14)                      1.05
  data arrival time                                                                                                   1.4116                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_last_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0599     1.0499                                            
  data required time                                                                                                  1.0499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0499                                            
  data arrival time                                                                                                  -1.4116                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3617                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_syscmd_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_syscmd_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1000.85,329.52)                      1.05
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/Q (fd2qd1_hd)         0.1393               0.9250    0.4054     1.1554 f    (991.72,330.02)                       1.05
  khu_sensor_top/ads1292_controller/n461 (net)     2    0.0066                                   0.9250    0.0000     1.1554 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U55/A (ivd1_hd)               0.0000    0.1393    0.0000     0.9250    0.0000 *   1.1554 f    (986.44,329.63)                       1.05
  khu_sensor_top/ads1292_controller/U55/Y (ivd1_hd)                         0.2150               0.9250    0.1298     1.2852 r    (986.01,329.77)                       1.05
  khu_sensor_top/ads1292_controller/n4 (net)     3      0.0098                                   0.9250    0.0000     1.2852 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U54/A (oa22ad1_hd)            0.0000    0.2150    0.0000     0.9250    0.0000 *   1.2853 r    (984.21,337.05)                       1.05
  khu_sensor_top/ads1292_controller/U54/Y (oa22ad1_hd)                      0.1355               0.9250    0.1246     1.4099 f    (983.72,336.90)                       1.05
  khu_sensor_top/ads1292_controller/n497 (net)     1    0.0058                                   0.9250    0.0000     1.4099 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/D (fd2qd1_hd)   0.0000   0.1355   0.0000   0.9250    0.0000 *   1.4099 f    (999.27,329.50)                       1.05
  data arrival time                                                                                                   1.4099                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0566     1.0466                                            
  data required time                                                                                                  1.0466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0466                                            
  data arrival time                                                                                                  -1.4099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3633                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (1150.91,243.27)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.0990               0.9250    0.3712     1.1212 f    (1143.14,242.88)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0032                        0.9250    0.0000     1.1212 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.0990   0.0000   0.9250   0.0000 *   1.1212 f    (1140.07,235.73)                      1.05
  data arrival time                                                                                                   1.1212                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0599     1.0499                                            
  data required time                                                                                                  1.0499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0499                                            
  data arrival time                                                                                                  -1.1212                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0713                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1006.59,340.77)       i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1610               0.9250    0.4155     1.1655 f    (998.82,341.17)                       1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0096                                0.9250    0.0000     1.1655 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U16/AN (nr2bd1_hd)                   0.0000    0.1610    0.0000     0.9250    0.0000 *   1.1655 f    (1002.69,333.75)                      1.05
  khu_sensor_top/sensor_core/U16/Y (nr2bd1_hd)                              0.0823               0.9250    0.1689     1.3345 f    (1003.65,333.44)                      1.05
  khu_sensor_top/sensor_core/n377 (net)         1       0.0031                                   0.9250    0.0000     1.3345 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0823    0.0000     0.9250    0.0000 *   1.3345 f    (1004.99,341.11)                      1.05
  data arrival time                                                                                                   1.3345                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0635     1.0535                                            
  data required time                                                                                                  1.0535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0535                                            
  data arrival time                                                                                                  -1.3345                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2810                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1005.01,347.96)       i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.1800               0.9250    0.4276     1.1776 f    (1012.78,348.36)                      1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     3   0.0118                                0.9250    0.0000     1.1776 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U15/AN (nr2bd1_hd)                   0.0000    0.1800    0.0000     0.9250    0.0001 *   1.1777 f    (1016.83,343.89)                      1.05
  khu_sensor_top/sensor_core/U15/Y (nr2bd1_hd)                              0.0880               0.9250    0.1779     1.3556 f    (1015.87,344.20)                      1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0037                                   0.9250    0.0000     1.3556 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.0880    0.0000     0.9250    0.0000 *   1.3557 f    (1006.61,348.31)                      1.05
  data arrival time                                                                                                   1.3557                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0623     1.0523                                            
  data required time                                                                                                  1.0523                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0523                                            
  data arrival time                                                                                                  -1.3557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3034                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fj2d1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (1054.04,380.02)       i              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/QN (fj2d1_hd)          0.2161               0.9250    0.5198     1.2698 r    (1062.06,380.06)                      1.05
  khu_sensor_top/sensor_core/n370 (net)         2       0.0092                                   0.9250    0.0000     1.2698 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U628/B (nr2d1_hd)                    0.0000    0.2161    0.0000     0.9250    0.0000 *   1.2698 r    (1070.48,387.62)                      1.05
  khu_sensor_top/sensor_core/U628/Y (nr2d1_hd)                              0.0952               0.9250    0.0907     1.3605 f    (1071.07,387.60)                      1.05
  khu_sensor_top/sensor_core/N251 (net)         1       0.0028                                   0.9250    0.0000     1.3605 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_chip_set_reg/D (fd2qd1_hd)         0.0000    0.0952    0.0000     0.9250    0.0000 *   1.3606 f    (1074.81,384.14)                      1.05
  data arrival time                                                                                                   1.3606                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd2qd1_hd)                                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.3606                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3057                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1067.51,394.32)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/Q (fd2qd1_hd)               0.1446               0.9250    0.4094     1.1594 f    (1076.64,394.82)                      1.05
  khu_sensor_top/sensor_core/n364 (net)         2       0.0072                                   0.9250    0.0000     1.1594 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U18/C (scg2d2_hd)                    0.0000    0.1446    0.0000     0.9250    0.0000 *   1.1594 f    (1079.51,391.71)                      1.05
  khu_sensor_top/sensor_core/U18/Y (scg2d2_hd)                              0.0918               0.9250    0.2580     1.4175 f    (1077.52,391.19)                      1.05
  khu_sensor_top/sensor_core/n379 (net)         1       0.0039                                   0.9250    0.0000     1.4175 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (fd2qd1_hd)     0.0000    0.0918    0.0000     0.9250    0.0000 *   1.4175 f    (1069.09,394.30)                      1.05
  data arrival time                                                                                                   1.4175                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.4175                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3619                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1082.25,365.52)       i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)               0.1541               0.9250    0.4167     1.1667 f    (1073.12,366.02)                      1.05
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0082                                 0.9250    0.0000     1.1667 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U37/D0 (mx2d1_hd)                    0.0000    0.1541    0.0000     0.9250    0.0001 *   1.1668 f    (1086.77,372.69)                      1.05
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)                               0.1236               0.9250    0.2466     1.4134 f    (1084.15,372.91)                      1.05
  khu_sensor_top/sensor_core/n397 (net)         1       0.0037                                   0.9250    0.0000     1.4134 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)     0.0000    0.1236    0.0000     0.9250    0.0000 *   1.4134 f    (1080.67,365.50)                      1.05
  data arrival time                                                                                                   1.4134                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0590     1.0490                                            
  data required time                                                                                                  1.0490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0490                                            
  data arrival time                                                                                                  -1.4134                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3644                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1151.99,319.33)       i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)         0.1645               0.9250    0.4246     1.1746 f    (1161.12,318.82)                      1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID (net)     2   0.0093                           0.9250    0.0000     1.1746 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U43/D0 (mx2d1_hd)                    0.0000    0.1645    0.0000     0.9250    0.0001 *   1.1747 f    (1146.59,315.09)                      1.05
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)                               0.1182               0.9250    0.2445     1.4192 f    (1149.21,315.31)                      1.05
  khu_sensor_top/sensor_core/n402 (net)         1       0.0031                                   0.9250    0.0000     1.4192 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)   0.0000   0.1182   0.0000   0.9250    0.0000 *   1.4192 f    (1153.57,319.34)                      1.05
  data arrival time                                                                                                   1.4192                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.4192                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3691                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1161.45,307.92)       i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/Q (fd2qd1_hd)     0.1874               0.9250    0.4404     1.1904 f    (1152.32,308.42)                      1.05
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY (net)     2   0.0120                       0.9250    0.0000     1.1904 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U17/D0 (mx2d1_hd)                0.0000    0.1874    0.0000     0.9250    0.0001 *   1.1904 f    (1166.41,312.15)                      1.05
  khu_sensor_top/uart_controller/U17/Y (mx2d1_hd)                           0.1186               0.9250    0.2506     1.4410 f    (1163.79,311.93)                      1.05
  khu_sensor_top/uart_controller/n188 (net)     1       0.0032                                   0.9250    0.0000     1.4410 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/D (fd2qd1_hd)   0.0000   0.1186   0.0000   0.9250   0.0000 *   1.4410 f (1159.87,307.90)                      1.05
  data arrival time                                                                                                   1.4410                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_TX_READY_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.4410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3909                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1192.91,329.52)       i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/Q (fd2qd1_hd)        0.1818               0.9250    0.4367     1.1867 f    (1202.04,330.02)                      1.05
  khu_sensor_top/uart_controller/n76 (net)      3       0.0113                                   0.9250    0.0000     1.1867 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U14/D0 (mx2d1_hd)                0.0000    0.1818    0.0000     0.9250    0.0001 *   1.1868 f    (1206.01,319.35)                      1.05
  khu_sensor_top/uart_controller/U14/Y (mx2d1_hd)                           0.1360               0.9250    0.2653     1.4520 f    (1203.39,319.13)                      1.05
  khu_sensor_top/uart_controller/n186 (net)     1       0.0049                                   0.9250    0.0000     1.4520 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd2qd1_hd)   0.0000   0.1360   0.0000   0.9250   0.0000 *   1.4521 f    (1194.49,329.50)                      1.05
  data arrival time                                                                                                   1.4521                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0565     1.0465                                            
  data required time                                                                                                  1.0465                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0465                                            
  data arrival time                                                                                                  -1.4521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4056                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1161.01,290.52)       i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/Q (fd2qd1_hd)     0.2089               0.9250    0.4545     1.2045 f    (1151.88,290.02)                      1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (net)     3   0.0145                       0.9250    0.0000     1.2045 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U18/D0 (mx2d1_hd)                0.0000    0.2089    0.0000     0.9250    0.0000 *   1.2045 f    (1154.07,286.29)                      1.05
  khu_sensor_top/uart_controller/U18/Y (mx2d1_hd)                           0.1155               0.9250    0.2531     1.4577 f    (1156.69,286.51)                      1.05
  khu_sensor_top/uart_controller/n189 (net)     1       0.0029                                   0.9250    0.0000     1.4577 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/D (fd2qd1_hd)   0.0000   0.1155   0.0000   0.9250   0.0000 *   1.4577 f (1159.43,290.54)                      1.05
  data arrival time                                                                                                   1.4577                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0607     1.0507                                            
  data required time                                                                                                  1.0507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0507                                            
  data arrival time                                                                                                  -1.4577                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4070                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1203.03,326.52)       i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd2qd1_hd)        0.2098               0.9250    0.4551     1.2051 f    (1212.16,326.02)                      1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0146                          0.9250    0.0000     1.2051 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U16/D0 (mx2d1_hd)                0.0000    0.2098    0.0000     0.9250    0.0001 *   1.2052 f    (1210.84,319.35)                      1.05
  khu_sensor_top/uart_controller/U16/Y (mx2d1_hd)                           0.1231               0.9250    0.2603     1.4655 f    (1208.23,319.13)                      1.05
  khu_sensor_top/uart_controller/n187 (net)     1       0.0036                                   0.9250    0.0000     1.4655 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd2qd1_hd)   0.0000   0.1231   0.0000   0.9250   0.0000 *   1.4655 f    (1204.61,326.54)                      1.05
  data arrival time                                                                                                   1.4655                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0591     1.0491                                            
  data required time                                                                                                  1.0491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0491                                            
  data arrival time                                                                                                  -1.4655                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4164                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_run_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_run_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_run_set_reg/CK (fd2qd1_hd)     0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1073.01,376.92)       i              1.05
  khu_sensor_top/sensor_core/r_ads_run_set_reg/Q (fd2qd1_hd)                0.2290               0.9250    0.4678     1.2178 f    (1063.88,376.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_run_set (net)     4   0.0169                                  0.9250    0.0000     1.2178 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U36/D0 (mx2d1_hd)                    0.0000    0.2290    0.0000     0.9250    0.0000 *   1.2178 f    (1075.31,376.95)                      1.05
  khu_sensor_top/sensor_core/U36/Y (mx2d1_hd)                               0.1168               0.9250    0.2591     1.4769 f    (1077.93,376.73)                      1.05
  khu_sensor_top/sensor_core/n396 (net)         1       0.0030                                   0.9250    0.0000     1.4769 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_run_set_reg/D (fd2qd1_hd)      0.0000    0.1168    0.0000     0.9250    0.0000 *   1.4770 f    (1071.43,376.94)                      1.05
  data arrival time                                                                                                   1.4770                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_run_set_reg/CK (fd2qd1_hd)                                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.4770                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4265                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1065.09,391.33)       i              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/Q (fd2qd1_hd)               0.2251               0.9250    0.4652     1.2152 f    (1055.96,390.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_chip_set (net)     3   0.0164                                 0.9250    0.0000     1.2152 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U17/C (scg2d2_hd)                    0.0000    0.2251    0.0000     0.9250    0.0001 *   1.2154 f    (1068.51,386.73)                      1.05
  khu_sensor_top/sensor_core/U17/Y (scg2d2_hd)                              0.0863               0.9250    0.2687     1.4841 f    (1066.52,387.25)                      1.05
  khu_sensor_top/sensor_core/n378 (net)         1       0.0029                                   0.9250    0.0000     1.4841 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd2qd1_hd)     0.0000    0.0863    0.0000     0.9250    0.0000 *   1.4841 f    (1063.51,391.34)                      1.05
  data arrival time                                                                                                   1.4841                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0667     1.0567                                            
  data required time                                                                                                  1.0567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0567                                            
  data arrival time                                                                                                  -1.4841                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4274                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1087.75,326.52)       i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/Q (fd2qd1_hd)          0.2308               0.9250    0.4690     1.2190 f    (1096.88,326.02)                      1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_mode (net)     3   0.0171                            0.9250    0.0000     1.2190 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U39/D0 (mx2d1_hd)                    0.0000    0.2308    0.0000     0.9250    0.0000 *   1.2190 f    (1100.84,326.55)                      1.05
  khu_sensor_top/sensor_core/U39/Y (mx2d1_hd)                               0.1203               0.9250    0.2627     1.4817 f    (1098.23,326.33)                      1.05
  khu_sensor_top/sensor_core/n398 (net)         1       0.0033                                   0.9250    0.0000     1.4817 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/D (fd2qd1_hd)   0.0000   0.1203   0.0000    0.9250    0.0000 *   1.4817 f    (1089.33,326.54)                      1.05
  data arrival time                                                                                                   1.4817                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0597     1.0497                                            
  data required time                                                                                                  1.0497                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0497                                            
  data arrival time                                                                                                  -1.4817                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4320                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1131.53,340.92)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/Q (fd2qd1_hd)          0.2447               0.9250    0.4782     1.2282 f    (1122.40,340.42)                      1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode (net)     3   0.0187                            0.9250    0.0000     1.2282 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U29/D0 (mx2d1_hd)                    0.0000    0.2447    0.0000     0.9250    0.0000 *   1.2282 f    (1135.60,336.69)                      1.05
  khu_sensor_top/sensor_core/U29/Y (mx2d1_hd)                               0.1156               0.9250    0.2619     1.4901 f    (1132.99,336.91)                      1.05
  khu_sensor_top/sensor_core/n389 (net)         1       0.0029                                   0.9250    0.0000     1.4901 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/D (fd2qd1_hd)   0.0000   0.1156   0.0000    0.9250    0.0000 *   1.4901 f    (1129.95,340.94)                      1.05
  data arrival time                                                                                                   1.4901                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0607     1.0507                                            
  data required time                                                                                                  1.0507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0507                                            
  data arrival time                                                                                                  -1.4901                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4395                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd2qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1167.39,276.12)       i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd2qd1_hd)              0.2362               0.9250    0.4726     1.2226 f    (1176.52,275.62)                      1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     4   0.0177                                0.9250    0.0000     1.2226 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U9/C (scg2d2_hd)                 0.0000    0.2362    0.0000     0.9250    0.0001 *   1.2227 f    (1181.15,278.73)                      1.05
  khu_sensor_top/uart_controller/U9/Y (scg2d2_hd)                           0.0955               0.9250    0.2793     1.5020 f    (1179.16,279.25)                      1.05
  khu_sensor_top/uart_controller/n181 (net)     1       0.0046                                   0.9250    0.0000     1.5020 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (fd2qd1_hd)    0.0000    0.0955    0.0000     0.9250    0.0000 *   1.5021 f    (1168.97,276.14)                      1.05
  data arrival time                                                                                                   1.5021                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd2qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.5021                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4473                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1142.75,235.91)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/Q (fd2qd1_hd)     0.1108               0.9250    0.3834     1.1334 f    (1151.88,236.42)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n88 (net)     1   0.0038                                0.9250    0.0000     1.1334 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U32/A (ivd1_hd)          0.0000    0.1108    0.0000     0.9250    0.0000 *   1.1334 f    (1153.64,228.83)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U32/Y (ivd1_hd)                    0.4539               0.9250    0.2239     1.3573 r    (1154.07,228.97)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n53 (net)     7   0.0236                                0.9250    0.0000     1.3573 r    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/U31/A (oa22ad1_hd)       0.0000    0.4539    0.0000     0.9250    0.0000 *   1.3573 r    (1156.31,229.04)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U31/Y (oa22ad1_hd)                 0.1416               0.9250    0.1529     1.5102 f    (1156.80,228.90)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n89 (net)     1   0.0050                                0.9250    0.0000     1.5102 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/D (fd2qd1_hd)   0.0000   0.1416   0.0000   0.9250   0.0000 *   1.5102 f (1144.33,235.90)                      1.05
  data arrival time                                                                                                   1.5102                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0554     1.0454                                            
  data required time                                                                                                  1.0454                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0454                                            
  data arrival time                                                                                                  -1.5102                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4649                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1161.01,290.52)       i              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID_reg/Q (fd2qd1_hd)     0.2089               0.9250    0.4545     1.2045 f    (1151.88,290.02)                      1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (net)     3   0.0145                       0.9250    0.0000     1.2045 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_VALID (uart_controller)                          0.9250    0.0000     1.2045 f    (netlink)                             
  khu_sensor_top/w_uart_data_rx_valid (net)             0.0145                                   0.9250    0.0000     1.2045 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/i_UART_DATA_RX_VALID (sensor_core)                                  0.9250    0.0000     1.2045 f    (netlink)                             
  khu_sensor_top/sensor_core/i_UART_DATA_RX_VALID (net)   0.0145                                 0.9250    0.0000     1.2045 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U636/A (ivd1_hd)                     0.0000    0.2089    0.0000     0.9250    0.0001 *   1.2047 f    (1140.44,315.23)                      1.05
  khu_sensor_top/sensor_core/U636/Y (ivd1_hd)                               0.2903               0.9250    0.1764     1.3811 r    (1140.01,315.37)                      1.05
  khu_sensor_top/sensor_core/n287 (net)         4       0.0136                                   0.9250    0.0000     1.3811 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U631/B (nr2d1_hd)                    0.0000    0.2903    0.0000     0.9250    0.0001 *   1.3812 r    (1138.68,322.82)                      1.05
  khu_sensor_top/sensor_core/U631/Y (nr2d1_hd)                              0.1439               0.9250    0.1348     1.5160 f    (1139.27,322.80)                      1.05
  khu_sensor_top/sensor_core/N244 (net)         2       0.0077                                   0.9250    0.0000     1.5160 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/D (fd2qd1_hd)   0.0000    0.1439    0.0000     0.9250    0.0000 *   1.5160 f    (1149.75,326.54)                      1.05
  data arrival time                                                                                                   1.5160                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_pstate_reg_1_/CK (fd2qd1_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0549     1.0449                                            
  data required time                                                                                                  1.0449                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0449                                            
  data arrival time                                                                                                  -1.5160                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4711                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1094.13,387.11)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/Q (fd2qd1_hd)               0.1211               0.9250    0.3914     1.1414 f    (1085.00,387.62)                      1.05
  khu_sensor_top/sensor_core/n387 (net)         1       0.0047                                   0.9250    0.0000     1.1414 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U28/A (ivd1_hd)                      0.0000    0.1211    0.0000     0.9250    0.0000 *   1.1415 f    (1094.24,391.21)                      1.05
  khu_sensor_top/sensor_core/U28/Y (ivd1_hd)                                0.5039               0.9250    0.2472     1.3887 r    (1094.68,391.07)                      1.05
  khu_sensor_top/sensor_core/n273 (net)         4       0.0264                                   0.9250    0.0000     1.3887 r    [0.01,0.03]                           
  khu_sensor_top/sensor_core/U27/A (oa22ad1_hd)                   0.0000    0.5039    0.0000     0.9250    0.0001 *   1.3887 r    (1096.91,383.80)                      1.05
  khu_sensor_top/sensor_core/U27/Y (oa22ad1_hd)                             0.1211               0.9250    0.1408     1.5295 f    (1097.40,383.94)                      1.05
  khu_sensor_top/sensor_core/n388 (net)         1       0.0032                                   0.9250    0.0000     1.5295 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2qd1_hd)     0.0000    0.1211    0.0000     0.9250    0.0000 *   1.5295 f    (1092.55,387.10)                      1.05
  data arrival time                                                                                                   1.5295                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0596     1.0496                                            
  data required time                                                                                                  1.0496                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0496                                            
  data arrival time                                                                                                  -1.5295                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4800                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1151.55,218.52)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/Q (fd2qd1_hd)     0.2702               0.9250    0.4935     1.2435 f    (1160.68,218.02)                      1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[0] (net)     7   0.0218                       0.9250    0.0000     1.2435 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/uart_tx/U33/D0 (mx2d1_hd)        0.0000    0.2702    0.0000     0.9250    0.0005 *   1.2439 f    (1164.20,225.75)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U33/Y (mx2d1_hd)                   0.1323               0.9250    0.2833     1.5273 f    (1161.59,225.53)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n90 (net)     1   0.0045                                0.9250    0.0000     1.5273 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/D (fd2qd1_hd)   0.0000   0.1323   0.0000   0.9250   0.0000 *   1.5273 f (1153.13,218.54)                      1.05
  data arrival time                                                                                                   1.5273                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0573     1.0473                                            
  data required time                                                                                                  1.0473                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0473                                            
  data arrival time                                                                                                  -1.5273                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4800                                            


1
