
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -13.58

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -0.24

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.24

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.29    0.29 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.29 ^ _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.29   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                 -4.71   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.03    0.10    0.40    0.40 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[4]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         cs_registers_i.pc_if_i[5] (net)
                  0.10    0.00    0.40 v _21031_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.46 ^ _21031_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05238_ (net)
                  0.08    0.00    0.46 ^ _21036_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.05    0.05    0.51 v _21036_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _01636_ (net)
                  0.05    0.00    0.51 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          3.29    3.29   time given to startpoint
                  0.08    0.00    3.29 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    3.69 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    3.69 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[1023]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     3    0.10    0.20    0.45    0.45 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.20    0.00    0.45 ^ _11889_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.18    0.13    0.19    0.65 ^ _11889_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _06416_ (net)
                  0.13    0.00    0.65 ^ _11917_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.27    0.12    0.18    0.82 ^ _11917_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _06442_ (net)
                  0.12    0.00    0.82 ^ _12038_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.16    0.09    0.15    0.97 ^ _12038_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _06557_ (net)
                  0.09    0.00    0.97 ^ _12867_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.14    0.08    0.14    1.11 ^ _12867_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07315_ (net)
                  0.08    0.00    1.11 ^ _12868_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.18    0.09    0.15    1.26 ^ _12868_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07316_ (net)
                  0.09    0.00    1.26 ^ _12869_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.21    0.10    0.16    1.41 ^ _12869_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07317_ (net)
                  0.10    0.00    1.41 ^ _12939_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    1.54 ^ _12939_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07382_ (net)
                  0.06    0.00    1.54 ^ _12940_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.76 v _12940_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07383_ (net)
                  0.08    0.00    1.76 v _12942_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    1.97 v _12942_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07385_ (net)
                  0.07    0.00    1.97 v _12945_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.11    0.27    2.24 v _12945_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07388_ (net)
                  0.11    0.00    2.24 v _12946_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     8    0.08    0.18    0.36    2.60 v _12946_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _07389_ (net)
                  0.18    0.00    2.60 v _14299_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     8    0.07    0.17    0.36    2.96 v _14299_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _08558_ (net)
                  0.17    0.00    2.96 v _14300_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.08    0.09    0.17    3.13 v _14300_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _08559_ (net)
                  0.09    0.00    3.13 v _14313_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.06    0.15    3.28 v _14313_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _10116_[0] (net)
                  0.06    0.00    3.28 v _22448_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    3.76 ^ _22448_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10120_[0] (net)
                  0.14    0.00    3.76 ^ _14776_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    3.83 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10121_[0] (net)
                  0.07    0.00    3.83 v _22449_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    4.31 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10123_[0] (net)
                  0.14    0.00    4.31 ^ _15076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    4.38 v _15076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10125_[0] (net)
                  0.07    0.00    4.38 v _22450_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    4.86 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10128_[0] (net)
                  0.14    0.00    4.86 ^ _14763_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    4.93 v _14763_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10129_[0] (net)
                  0.07    0.00    4.93 v _22451_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.37    5.30 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10131_[0] (net)
                  0.18    0.00    5.30 v _22452_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.51    5.81 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10134_[0] (net)
                  0.14    0.00    5.81 ^ _15143_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.89 v _15143_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10137_[0] (net)
                  0.09    0.00    5.89 v _22453_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    6.40 ^ _22453_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10139_[0] (net)
                  0.15    0.00    6.40 ^ _22790_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.15    0.35    6.75 v _22790_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11279_[0] (net)
                  0.15    0.00    6.75 v _18190_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.04    0.08    0.17    6.93 v _18190_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _03513_ (net)
                  0.08    0.00    6.93 v _18196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.02    0.09    0.22    7.15 v _18196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _03519_ (net)
                  0.09    0.00    7.15 v _18197_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.03    0.20    0.15    7.30 ^ _18197_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03520_ (net)
                  0.20    0.00    7.30 ^ _18198_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     4    0.05    0.21    0.14    7.43 v _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03521_ (net)
                  0.21    0.00    7.43 v _18383_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.25    0.17    7.60 ^ _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03699_ (net)
                  0.25    0.00    7.60 ^ _18431_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.18    0.30    7.90 ^ _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _03745_ (net)
                  0.18    0.00    7.90 ^ _18537_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.02    0.19    0.10    8.00 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03847_ (net)
                  0.19    0.00    8.00 v _18599_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.36    0.24    8.24 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _03906_ (net)
                  0.36    0.00    8.24 ^ _18600_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.11    8.36 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03907_ (net)
                  0.17    0.00    8.36 v _18671_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.02    0.08    0.21    8.57 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _03976_ (net)
                  0.08    0.00    8.57 v _18672_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.03    0.31    0.22    8.79 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03977_ (net)
                  0.31    0.00    8.79 ^ _18673_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    9.03 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03978_ (net)
                  0.09    0.00    9.03 v _18677_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.03    0.30    0.15    9.18 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03982_ (net)
                  0.30    0.00    9.18 ^ _18679_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.17    0.08    9.27 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03984_ (net)
                  0.17    0.00    9.27 v _18680_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.21    9.47 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _03985_ (net)
                  0.10    0.00    9.47 v _18681_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.04    0.36    0.25    9.72 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03986_ (net)
                  0.36    0.00    9.72 ^ _18682_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.06    0.14    0.22    9.95 ^ _18682_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _03987_ (net)
                  0.14    0.00    9.95 ^ _18683_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.16   10.11 ^ _18683_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00538_ (net)
                  0.06    0.00   10.11 ^ gen_regfile_ff.register_file_i.rf_reg[1023]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gen_regfile_ff.register_file_i.rf_reg[1023]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                -10.11   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          3.29    3.29   time given to startpoint
                  0.08    0.00    3.29 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    3.69 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    3.69 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.69   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[1023]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     3    0.10    0.20    0.45    0.45 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.20    0.00    0.45 ^ _11889_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.18    0.13    0.19    0.65 ^ _11889_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _06416_ (net)
                  0.13    0.00    0.65 ^ _11917_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.27    0.12    0.18    0.82 ^ _11917_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _06442_ (net)
                  0.12    0.00    0.82 ^ _12038_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.16    0.09    0.15    0.97 ^ _12038_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _06557_ (net)
                  0.09    0.00    0.97 ^ _12867_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.14    0.08    0.14    1.11 ^ _12867_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07315_ (net)
                  0.08    0.00    1.11 ^ _12868_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.18    0.09    0.15    1.26 ^ _12868_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07316_ (net)
                  0.09    0.00    1.26 ^ _12869_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.21    0.10    0.16    1.41 ^ _12869_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07317_ (net)
                  0.10    0.00    1.41 ^ _12939_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    1.54 ^ _12939_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _07382_ (net)
                  0.06    0.00    1.54 ^ _12940_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.76 v _12940_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07383_ (net)
                  0.08    0.00    1.76 v _12942_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    1.97 v _12942_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _07385_ (net)
                  0.07    0.00    1.97 v _12945_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.11    0.27    2.24 v _12945_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _07388_ (net)
                  0.11    0.00    2.24 v _12946_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     8    0.08    0.18    0.36    2.60 v _12946_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _07389_ (net)
                  0.18    0.00    2.60 v _14299_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     8    0.07    0.17    0.36    2.96 v _14299_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _08558_ (net)
                  0.17    0.00    2.96 v _14300_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.08    0.09    0.17    3.13 v _14300_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _08559_ (net)
                  0.09    0.00    3.13 v _14313_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.01    0.06    0.15    3.28 v _14313_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _10116_[0] (net)
                  0.06    0.00    3.28 v _22448_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    3.76 ^ _22448_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10120_[0] (net)
                  0.14    0.00    3.76 ^ _14776_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    3.83 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10121_[0] (net)
                  0.07    0.00    3.83 v _22449_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    4.31 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10123_[0] (net)
                  0.14    0.00    4.31 ^ _15076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    4.38 v _15076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10125_[0] (net)
                  0.07    0.00    4.38 v _22450_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.48    4.86 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10128_[0] (net)
                  0.14    0.00    4.86 ^ _14763_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    4.93 v _14763_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10129_[0] (net)
                  0.07    0.00    4.93 v _22451_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.37    5.30 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10131_[0] (net)
                  0.18    0.00    5.30 v _22452_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.51    5.81 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10134_[0] (net)
                  0.14    0.00    5.81 ^ _15143_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.89 v _15143_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10137_[0] (net)
                  0.09    0.00    5.89 v _22453_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    6.40 ^ _22453_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _10139_[0] (net)
                  0.15    0.00    6.40 ^ _22790_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.15    0.35    6.75 v _22790_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11279_[0] (net)
                  0.15    0.00    6.75 v _18190_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.04    0.08    0.17    6.93 v _18190_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _03513_ (net)
                  0.08    0.00    6.93 v _18196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.02    0.09    0.22    7.15 v _18196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _03519_ (net)
                  0.09    0.00    7.15 v _18197_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.03    0.20    0.15    7.30 ^ _18197_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03520_ (net)
                  0.20    0.00    7.30 ^ _18198_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     4    0.05    0.21    0.14    7.43 v _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03521_ (net)
                  0.21    0.00    7.43 v _18383_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.25    0.17    7.60 ^ _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03699_ (net)
                  0.25    0.00    7.60 ^ _18431_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.18    0.30    7.90 ^ _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _03745_ (net)
                  0.18    0.00    7.90 ^ _18537_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.02    0.19    0.10    8.00 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03847_ (net)
                  0.19    0.00    8.00 v _18599_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.36    0.24    8.24 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _03906_ (net)
                  0.36    0.00    8.24 ^ _18600_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.11    8.36 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03907_ (net)
                  0.17    0.00    8.36 v _18671_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.02    0.08    0.21    8.57 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _03976_ (net)
                  0.08    0.00    8.57 v _18672_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.03    0.31    0.22    8.79 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03977_ (net)
                  0.31    0.00    8.79 ^ _18673_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    9.03 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03978_ (net)
                  0.09    0.00    9.03 v _18677_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.03    0.30    0.15    9.18 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03982_ (net)
                  0.30    0.00    9.18 ^ _18679_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.17    0.08    9.27 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03984_ (net)
                  0.17    0.00    9.27 v _18680_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.21    9.47 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _03985_ (net)
                  0.10    0.00    9.47 v _18681_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.04    0.36    0.25    9.72 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03986_ (net)
                  0.36    0.00    9.72 ^ _18682_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.06    0.14    0.22    9.95 ^ _18682_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _03987_ (net)
                  0.14    0.00    9.95 ^ _18683_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.16   10.11 ^ _18683_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00538_ (net)
                  0.06    0.00   10.11 ^ gen_regfile_ff.register_file_i.rf_reg[1023]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 10.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gen_regfile_ff.register_file_i.rf_reg[1023]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                -10.11   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.79e-01   4.70e-02   1.12e-06   3.26e-01  15.8%
Combinational          1.15e+00   5.92e-01   2.77e-06   1.74e+00  84.0%
Clock                  3.13e-05   5.20e-03   1.71e-10   5.23e-03   0.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.43e+00   6.44e-01   3.88e-06   2.07e+00 100.0%
                          68.9%      31.1%       0.0%
