[10/15 23:05:35      0s] 
[10/15 23:05:35      0s] Cadence Innovus(TM) Implementation System.
[10/15 23:05:35      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/15 23:05:35      0s] 
[10/15 23:05:35      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[10/15 23:05:35      0s] Options:	
[10/15 23:05:35      0s] Date:		Tue Oct 15 23:05:35 2024
[10/15 23:05:35      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (10cores*10cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[10/15 23:05:35      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[10/15 23:05:35      0s] 
[10/15 23:05:35      0s] License:
[10/15 23:05:36      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[10/15 23:05:36      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/15 23:06:20     37s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/15 23:06:20     37s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[10/15 23:06:20     37s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/15 23:06:20     37s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[10/15 23:06:20     37s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[10/15 23:06:20     37s] @(#)CDS: CPE v20.11-s013
[10/15 23:06:20     37s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/15 23:06:20     37s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[10/15 23:06:20     37s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/15 23:06:20     37s] @(#)CDS: RCDB 11.15.0
[10/15 23:06:20     37s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[10/15 23:06:20     37s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv.

[10/15 23:06:20     37s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[10/15 23:06:22     39s] 
[10/15 23:06:22     39s] **INFO:  MMMC transition support version v31-84 
[10/15 23:06:22     39s] 
[10/15 23:06:22     39s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/15 23:06:22     39s] <CMD> suppressMessage ENCEXT-2799
[10/15 23:06:23     40s] <CMD> win
[10/15 23:06:41     46s] <CMD> set defHierChar /
[10/15 23:06:41     46s] Set Default Input Pin Transition as 0.1 ps.
[10/15 23:06:41     46s] <CMD> set delaycal_input_transition_delay 0.1ps
[10/15 23:06:41     46s] <CMD> set fpIsMaxIoHeight 0
[10/15 23:06:41     46s] <CMD> set init_gnd_net gnd
[10/15 23:06:41     46s] <CMD> set init_mmmc_file Default.view
[10/15 23:06:41     46s] <CMD> set init_oa_search_lib {}
[10/15 23:06:41     46s] <CMD> set init_pwr_net vdd
[10/15 23:06:41     46s] <CMD> set init_verilog dlx.v
[10/15 23:06:41     46s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[10/15 23:06:45     47s] <CMD> init_design
[10/15 23:06:45     47s] #% Begin Load MMMC data ... (date=10/15 23:06:45, mem=598.3M)
[10/15 23:06:45     47s] #% End Load MMMC data ... (date=10/15 23:06:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=598.5M, current mem=598.5M)
[10/15 23:06:45     47s] 
[10/15 23:06:45     47s] Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[10/15 23:06:45     47s] Set DBUPerIGU to M2 pitch 380.
[10/15 23:06:45     47s] 
[10/15 23:06:45     47s] viaInitial starts at Tue Oct 15 23:06:45 2024
viaInitial ends at Tue Oct 15 23:06:45 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[10/15 23:06:45     47s] Loading view definition file from Default.view
[10/15 23:06:45     47s] Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[10/15 23:06:47     49s] **ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
[10/15 23:06:48     50s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=693.1M, current mem=631.9M)
[10/15 23:06:48     50s] *** End library_loading (cpu=0.04min, real=0.05min, mem=46.0M, fe_cpu=0.84min, fe_real=1.22min, fe_mem=756.6M) ***
[10/15 23:06:48     50s] #% Begin Load netlist data ... (date=10/15 23:06:48, mem=631.9M)
[10/15 23:06:48     50s] *** Begin netlist parsing (mem=756.6M) ***
[10/15 23:06:48     50s] Created 134 new cells from 1 timing libraries.
[10/15 23:06:48     50s] Reading netlist ...
[10/15 23:06:48     50s] Backslashed names will retain backslash and a trailing blank character.
[10/15 23:06:48     50s] Reading verilog netlist 'dlx.v'
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_0' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_0 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_0 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_14' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_14 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_14 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_13' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_13 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_13 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_12' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_12 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_12 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_11' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_11 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_11 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_10' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_10 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_10 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_0' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_0 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_0 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_0 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_9' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_9 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_9 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_7' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_7 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_7 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_7 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_8' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_8 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_8 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_6' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_6 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_6 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_6 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_5' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_5 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_5 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_5 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_4' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_4 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_4 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_4 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_7' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_7 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_7 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_6' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_6 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_6 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_5' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_5 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_5 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_4' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_4 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_4 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_3' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_3 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_3 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_2 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_2 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (IMPVL-346):	Module 'reg_N32_1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:06:48     50s] Type 'man IMPVL-346' for more detail.
[10/15 23:06:48     50s] Undeclared bus A in module reg_N32_1 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus Y in module reg_N32_1 ... created as [31:0].
[10/15 23:06:48     50s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[10/15 23:06:48     50s] To increase the message display limit, refer to the product command reference manual.
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_3 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_3 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_3 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_2 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_2 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_2 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus A in module mux21_NBIT32_1 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus B in module mux21_NBIT32_1 ... created as [31:0].
[10/15 23:06:48     50s] Undeclared bus muxout in module mux21_NBIT32_1 ... created as [31:0].
[10/15 23:06:48     50s] 
[10/15 23:06:48     50s] *** Memory Usage v#2 (Current mem = 757.629M, initial mem = 272.285M) ***
[10/15 23:06:48     50s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=757.6M) ***
[10/15 23:06:48     50s] #% End Load netlist data ... (date=10/15 23:06:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=638.2M, current mem=638.2M)
[10/15 23:06:48     50s] Top level cell is DLX.
[10/15 23:06:48     51s] Hooked 134 DB cells to tlib cells.
[10/15 23:06:48     51s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=641.6M, current mem=641.6M)
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_0' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_3' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_3' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_4' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_5' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_6' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_7' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_4' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_5' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_6' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_8' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_7' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_9' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_0' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_10' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (IMPDB-2504):	Cell 'reg_N32_11' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:06:48     51s] Type 'man IMPDB-2504' for more detail.
[10/15 23:06:48     51s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[10/15 23:06:48     51s] To increase the message display limit, refer to the product command reference manual.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_0' as output for net 'to_IRAM[31]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_0' as output for net 'to_IRAM[30]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_0' as output for net 'to_IRAM[29]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_0' as output for net 'to_IRAM[28]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_0' as output for net 'to_IRAM[27]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_0' as output for net 'to_IRAM[26]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_0' as output for net 'to_IRAM[25]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_0' as output for net 'to_IRAM[24]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_0' as output for net 'to_IRAM[23]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_0' as output for net 'to_IRAM[22]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_0' as output for net 'to_IRAM[21]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_0' as output for net 'to_IRAM[20]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_0' as output for net 'to_IRAM[19]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_0' as output for net 'to_IRAM[18]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_0' as output for net 'to_IRAM[17]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_0' as output for net 'to_IRAM[16]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_0' as output for net 'to_IRAM[15]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_0' as output for net 'to_IRAM[14]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_0' as output for net 'to_IRAM[13]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_0' as output for net 'to_IRAM[12]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_0' as output for net 'to_IRAM[11]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_0' as output for net 'to_IRAM[10]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_0' as output for net 'to_IRAM[9]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_0' as output for net 'to_IRAM[8]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_0' as output for net 'to_IRAM[7]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_0' as output for net 'to_IRAM[6]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_0' as output for net 'to_IRAM[5]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_0' as output for net 'to_IRAM[4]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_0' as output for net 'to_IRAM[3]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_0' as output for net 'to_IRAM[2]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_0' as output for net 'to_IRAM[1]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_0' as output for net 'to_IRAM[0]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_13' as output for net 'IREG_out[31]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_13' as output for net 'IREG_out[30]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_13' as output for net 'IREG_out[29]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_13' as output for net 'IREG_out[28]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_13' as output for net 'IREG_out[27]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_13' as output for net 'IREG_out[26]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_13' as output for net 'IREG_out[25]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_13' as output for net 'IREG_out[24]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_13' as output for net 'IREG_out[23]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_13' as output for net 'IREG_out[22]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_13' as output for net 'IREG_out[21]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_13' as output for net 'IREG_out[20]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_13' as output for net 'IREG_out[19]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_13' as output for net 'IREG_out[18]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_13' as output for net 'IREG_out[17]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_13' as output for net 'IREG_out[16]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_13' as output for net 'IREG_out[15]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_13' as output for net 'IREG_out[14]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_13' as output for net 'IREG_out[13]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_13' as output for net 'IREG_out[12]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_13' as output for net 'IREG_out[11]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_13' as output for net 'IREG_out[10]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_13' as output for net 'IREG_out[9]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_13' as output for net 'IREG_out[8]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_13' as output for net 'IREG_out[7]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_13' as output for net 'IREG_out[6]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_13' as output for net 'IREG_out[5]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_13' as output for net 'IREG_out[4]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_13' as output for net 'IREG_out[3]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_13' as output for net 'IREG_out[2]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_13' as output for net 'IREG_out[1]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_13' as output for net 'IREG_out[0]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_14' as output for net 'NPC_out[31]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_14' as output for net 'NPC_out[30]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_14' as output for net 'NPC_out[29]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_14' as output for net 'NPC_out[28]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_14' as output for net 'NPC_out[27]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_14' as output for net 'NPC_out[26]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_14' as output for net 'NPC_out[25]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_14' as output for net 'NPC_out[24]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_14' as output for net 'NPC_out[23]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_14' as output for net 'NPC_out[22]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_14' as output for net 'NPC_out[21]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_14' as output for net 'NPC_out[20]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_14' as output for net 'NPC_out[19]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_14' as output for net 'NPC_out[18]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_14' as output for net 'NPC_out[17]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_14' as output for net 'NPC_out[16]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_14' as output for net 'NPC_out[15]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_14' as output for net 'NPC_out[14]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_14' as output for net 'NPC_out[13]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_14' as output for net 'NPC_out[12]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_14' as output for net 'NPC_out[11]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_14' as output for net 'NPC_out[10]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_14' as output for net 'NPC_out[9]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_14' as output for net 'NPC_out[8]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_14' as output for net 'NPC_out[7]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_14' as output for net 'NPC_out[6]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_14' as output for net 'NPC_out[5]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_14' as output for net 'NPC_out[4]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_14' as output for net 'NPC_out[3]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_14' as output for net 'NPC_out[2]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_14' as output for net 'NPC_out[1]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_14' as output for net 'NPC_out[0]' in module 'FU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_12' as output for net 'A[31]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_12' as output for net 'A[30]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_12' as output for net 'A[29]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_12' as output for net 'A[28]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_12' as output for net 'A[27]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_12' as output for net 'A[26]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_12' as output for net 'A[25]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_12' as output for net 'A[24]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_12' as output for net 'A[23]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_12' as output for net 'A[22]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_12' as output for net 'A[21]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_12' as output for net 'A[20]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_12' as output for net 'A[19]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_12' as output for net 'A[18]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_12' as output for net 'A[17]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_12' as output for net 'A[16]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_12' as output for net 'A[15]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_12' as output for net 'A[14]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_12' as output for net 'A[13]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_12' as output for net 'A[12]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_12' as output for net 'A[11]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_12' as output for net 'A[10]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_12' as output for net 'A[9]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_12' as output for net 'A[8]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_12' as output for net 'A[7]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_12' as output for net 'A[6]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_12' as output for net 'A[5]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_12' as output for net 'A[4]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_12' as output for net 'A[3]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_12' as output for net 'A[2]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_12' as output for net 'A[1]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_12' as output for net 'A[0]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_11' as output for net 'B[31]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_11' as output for net 'B[30]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_11' as output for net 'B[29]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_11' as output for net 'B[28]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_11' as output for net 'B[27]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_11' as output for net 'B[26]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_11' as output for net 'B[25]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_11' as output for net 'B[24]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_11' as output for net 'B[23]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_11' as output for net 'B[22]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_11' as output for net 'B[21]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_11' as output for net 'B[20]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_11' as output for net 'B[19]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_11' as output for net 'B[18]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_11' as output for net 'B[17]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_11' as output for net 'B[16]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_11' as output for net 'B[15]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_11' as output for net 'B[14]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_11' as output for net 'B[13]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_11' as output for net 'B[12]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_11' as output for net 'B[11]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_11' as output for net 'B[10]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_11' as output for net 'B[9]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_11' as output for net 'B[8]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_11' as output for net 'B[7]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_11' as output for net 'B[6]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_11' as output for net 'B[5]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_11' as output for net 'B[4]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_11' as output for net 'B[3]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_11' as output for net 'B[2]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_11' as output for net 'B[1]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_11' as output for net 'B[0]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_10' as output for net 'IMM[31]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_10' as output for net 'IMM[30]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_10' as output for net 'IMM[29]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_10' as output for net 'IMM[28]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_10' as output for net 'IMM[27]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_10' as output for net 'IMM[26]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_10' as output for net 'IMM[25]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_10' as output for net 'IMM[24]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_10' as output for net 'IMM[23]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_10' as output for net 'IMM[22]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_10' as output for net 'IMM[21]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_10' as output for net 'IMM[20]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_10' as output for net 'IMM[19]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_10' as output for net 'IMM[18]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_10' as output for net 'IMM[17]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_10' as output for net 'IMM[16]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_10' as output for net 'IMM[15]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_10' as output for net 'IMM[14]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_10' as output for net 'IMM[13]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_10' as output for net 'IMM[12]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_10' as output for net 'IMM[11]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_10' as output for net 'IMM[10]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_10' as output for net 'IMM[9]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_10' as output for net 'IMM[8]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_10' as output for net 'IMM[7]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_10' as output for net 'IMM[6]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_10' as output for net 'IMM[5]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_10' as output for net 'IMM[4]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_10' as output for net 'IMM[3]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_10' as output for net 'IMM[2]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_10' as output for net 'IMM[1]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_10' as output for net 'IMM[0]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_9' as output for net 'RT_OUT[31]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_9' as output for net 'RT_OUT[30]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_9' as output for net 'RT_OUT[29]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_9' as output for net 'RT_OUT[28]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_9' as output for net 'RT_OUT[27]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_9' as output for net 'RT_OUT[26]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_9' as output for net 'RT_OUT[25]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_9' as output for net 'RT_OUT[24]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_9' as output for net 'RT_OUT[23]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_9' as output for net 'RT_OUT[22]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_9' as output for net 'RT_OUT[21]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_9' as output for net 'RT_OUT[20]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_9' as output for net 'RT_OUT[19]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_9' as output for net 'RT_OUT[18]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_9' as output for net 'RT_OUT[17]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_9' as output for net 'RT_OUT[16]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_9' as output for net 'RT_OUT[15]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_9' as output for net 'RT_OUT[14]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_9' as output for net 'RT_OUT[13]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_9' as output for net 'RT_OUT[12]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_9' as output for net 'RT_OUT[11]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_9' as output for net 'RT_OUT[10]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_9' as output for net 'RT_OUT[9]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_9' as output for net 'RT_OUT[8]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_9' as output for net 'RT_OUT[7]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_9' as output for net 'RT_OUT[6]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_9' as output for net 'RT_OUT[5]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_9' as output for net 'RT_OUT[4]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_9' as output for net 'RT_OUT[3]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_9' as output for net 'RT_OUT[2]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_9' as output for net 'RT_OUT[1]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_9' as output for net 'RT_OUT[0]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_8' as output for net 'NPC_OUT[31]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_8' as output for net 'NPC_OUT[30]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_8' as output for net 'NPC_OUT[29]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_8' as output for net 'NPC_OUT[28]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_8' as output for net 'NPC_OUT[27]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_8' as output for net 'NPC_OUT[26]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_8' as output for net 'NPC_OUT[25]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_8' as output for net 'NPC_OUT[24]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_8' as output for net 'NPC_OUT[23]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_8' as output for net 'NPC_OUT[22]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_8' as output for net 'NPC_OUT[21]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_8' as output for net 'NPC_OUT[20]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_8' as output for net 'NPC_OUT[19]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_8' as output for net 'NPC_OUT[18]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_8' as output for net 'NPC_OUT[17]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_8' as output for net 'NPC_OUT[16]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_8' as output for net 'NPC_OUT[15]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_8' as output for net 'NPC_OUT[14]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_8' as output for net 'NPC_OUT[13]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_8' as output for net 'NPC_OUT[12]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_8' as output for net 'NPC_OUT[11]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_8' as output for net 'NPC_OUT[10]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_8' as output for net 'NPC_OUT[9]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_8' as output for net 'NPC_OUT[8]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_8' as output for net 'NPC_OUT[7]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_8' as output for net 'NPC_OUT[6]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_8' as output for net 'NPC_OUT[5]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_8' as output for net 'NPC_OUT[4]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_8' as output for net 'NPC_OUT[3]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_8' as output for net 'NPC_OUT[2]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_8' as output for net 'NPC_OUT[1]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_8' as output for net 'NPC_OUT[0]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[31]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[30]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[29]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[28]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[27]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[26]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[25]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[24]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[23]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[22]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[21]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[20]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[19]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[18]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[17]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[16]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[15]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[14]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[13]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[12]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[11]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[10]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[9]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[8]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[7]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[6]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[5]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[4]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[3]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[2]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[1]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[0]' in module 'DU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[31]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[30]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[29]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[28]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[27]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[26]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[25]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[24]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[23]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[22]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[21]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[20]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[19]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[18]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[17]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[16]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[15]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[14]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[13]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[12]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[11]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[10]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[9]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[8]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[7]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[6]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[5]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[4]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[3]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[2]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[1]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[0]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_6' as output for net 'ALU_OUT[31]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_6' as output for net 'ALU_OUT[30]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_6' as output for net 'ALU_OUT[29]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_6' as output for net 'ALU_OUT[28]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_6' as output for net 'ALU_OUT[27]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_6' as output for net 'ALU_OUT[26]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_6' as output for net 'ALU_OUT[25]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_6' as output for net 'ALU_OUT[24]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_6' as output for net 'ALU_OUT[23]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_6' as output for net 'ALU_OUT[22]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_6' as output for net 'ALU_OUT[21]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_6' as output for net 'ALU_OUT[20]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_6' as output for net 'ALU_OUT[19]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_6' as output for net 'ALU_OUT[18]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_6' as output for net 'ALU_OUT[17]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_6' as output for net 'ALU_OUT[16]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_6' as output for net 'ALU_OUT[15]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_6' as output for net 'ALU_OUT[14]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_6' as output for net 'ALU_OUT[13]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_6' as output for net 'ALU_OUT[12]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_6' as output for net 'ALU_OUT[11]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_6' as output for net 'ALU_OUT[10]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_6' as output for net 'ALU_OUT[9]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_6' as output for net 'ALU_OUT[8]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_6' as output for net 'ALU_OUT[7]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_6' as output for net 'ALU_OUT[6]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_6' as output for net 'ALU_OUT[5]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_6' as output for net 'ALU_OUT[4]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_6' as output for net 'ALU_OUT[3]' in module 'EXU_N32'.
[10/15 23:06:48     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_6' as output for net 'ALU_OUT[2]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_6' as output for net 'ALU_OUT[1]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_6' as output for net 'ALU_OUT[0]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[31]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[30]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[29]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[28]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[27]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[26]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[25]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[24]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[23]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[22]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[21]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[20]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[19]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[18]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[17]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[16]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[15]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[14]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[13]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[12]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[11]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[10]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[9]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[8]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[7]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[6]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[5]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[4]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[3]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[2]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[1]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[0]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_7' as output for net 'NPC_OUT[31]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_7' as output for net 'NPC_OUT[30]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_7' as output for net 'NPC_OUT[29]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_7' as output for net 'NPC_OUT[28]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_7' as output for net 'NPC_OUT[27]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_7' as output for net 'NPC_OUT[26]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_7' as output for net 'NPC_OUT[25]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_7' as output for net 'NPC_OUT[24]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_7' as output for net 'NPC_OUT[23]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_7' as output for net 'NPC_OUT[22]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_7' as output for net 'NPC_OUT[21]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_7' as output for net 'NPC_OUT[20]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_7' as output for net 'NPC_OUT[19]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_7' as output for net 'NPC_OUT[18]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_7' as output for net 'NPC_OUT[17]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_7' as output for net 'NPC_OUT[16]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_7' as output for net 'NPC_OUT[15]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_7' as output for net 'NPC_OUT[14]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_7' as output for net 'NPC_OUT[13]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_7' as output for net 'NPC_OUT[12]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_7' as output for net 'NPC_OUT[11]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_7' as output for net 'NPC_OUT[10]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_7' as output for net 'NPC_OUT[9]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_7' as output for net 'NPC_OUT[8]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_7' as output for net 'NPC_OUT[7]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_7' as output for net 'NPC_OUT[6]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_7' as output for net 'NPC_OUT[5]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_7' as output for net 'NPC_OUT[4]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_7' as output for net 'NPC_OUT[3]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_7' as output for net 'NPC_OUT[2]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_7' as output for net 'NPC_OUT[1]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_7' as output for net 'NPC_OUT[0]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[31]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[30]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[29]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[28]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[27]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[26]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[25]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[24]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[23]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[22]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[21]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[20]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[19]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[18]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[17]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[16]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[15]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[14]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[13]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[12]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[11]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[10]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[9]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[8]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[7]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[6]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[5]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[4]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[3]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[2]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[1]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[0]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[31]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[30]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[29]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[28]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[27]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[26]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[25]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[24]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[23]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[22]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[21]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[20]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[19]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[18]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[17]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[16]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[15]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[14]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[13]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[12]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[11]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[10]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[9]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[8]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[7]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[6]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[5]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[4]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[3]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[2]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[1]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[0]' in module 'EXU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[31]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[30]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[29]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[28]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[27]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[26]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[25]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[24]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[23]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[22]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[21]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[20]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[19]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[18]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[17]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[16]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[15]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[14]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[13]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[12]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[11]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[10]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[9]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[8]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[7]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[6]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[5]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[4]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[3]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[2]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[1]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[0]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[31]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[30]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[29]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[28]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[27]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[26]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[25]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[24]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[23]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[22]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[21]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[20]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[19]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[18]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[17]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[16]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[15]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[14]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[13]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[12]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[11]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[10]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[9]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[8]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[7]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[6]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[5]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[4]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[3]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[2]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[1]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[0]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_2' as output for net 'RT_REG_out[31]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_2' as output for net 'RT_REG_out[30]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_2' as output for net 'RT_REG_out[29]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_2' as output for net 'RT_REG_out[28]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_2' as output for net 'RT_REG_out[27]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_2' as output for net 'RT_REG_out[26]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_2' as output for net 'RT_REG_out[25]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_2' as output for net 'RT_REG_out[24]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_2' as output for net 'RT_REG_out[23]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_2' as output for net 'RT_REG_out[22]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_2' as output for net 'RT_REG_out[21]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_2' as output for net 'RT_REG_out[20]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_2' as output for net 'RT_REG_out[19]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_2' as output for net 'RT_REG_out[18]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_2' as output for net 'RT_REG_out[17]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_2' as output for net 'RT_REG_out[16]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_2' as output for net 'RT_REG_out[15]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_2' as output for net 'RT_REG_out[14]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_2' as output for net 'RT_REG_out[13]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_2' as output for net 'RT_REG_out[12]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_2' as output for net 'RT_REG_out[11]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_2' as output for net 'RT_REG_out[10]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_2' as output for net 'RT_REG_out[9]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_2' as output for net 'RT_REG_out[8]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_2' as output for net 'RT_REG_out[7]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_2' as output for net 'RT_REG_out[6]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_2' as output for net 'RT_REG_out[5]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_2' as output for net 'RT_REG_out[4]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_2' as output for net 'RT_REG_out[3]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_2' as output for net 'RT_REG_out[2]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_2' as output for net 'RT_REG_out[1]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_2' as output for net 'RT_REG_out[0]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[31]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[30]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[29]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[28]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[27]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[26]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[25]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[24]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[23]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[22]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[21]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[20]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[19]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[18]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[17]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[16]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[15]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[14]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[13]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[12]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[11]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[10]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[9]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[8]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[7]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[6]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[5]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[4]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[3]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[2]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[1]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[0]' in module 'MU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[31]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[30]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[29]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[28]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[27]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[26]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[25]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[24]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[23]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[22]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[21]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[20]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[19]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[18]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[17]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[16]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[15]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[14]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[13]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[12]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[11]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[10]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[9]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[8]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[7]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[6]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[5]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[4]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[3]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[2]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[1]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[0]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[31]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[30]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[29]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[28]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[27]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[26]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[25]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[24]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[23]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[22]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[21]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[20]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[19]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[18]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[17]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[16]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[15]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[14]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[13]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[12]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[11]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[10]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[9]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[8]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[7]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[6]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[5]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[4]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[3]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[2]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[1]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[0]' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[9] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[8] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[7] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[6] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[5] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[4] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[3] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[31] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[30] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[2] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[29] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[28] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[27] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[26] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[25] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[24] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[23] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[22] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[21] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[20] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[1] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[19] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[18] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[17] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[16] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[15] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[14] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[13] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[12] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[11] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[10] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[0] ' in module 'DU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[9] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[8] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[7] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[6] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[5] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[4] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[3] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[31] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[30] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[2] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[29] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[28] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[27] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[26] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[25] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[24] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[23] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[22] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[21] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[20] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[1] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[19] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[18] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[17] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[16] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[15] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[14] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[13] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[12] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[11] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[10] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[0] ' in module 'WBU_N32'.
[10/15 23:06:49     51s] 23 empty module found.
[10/15 23:06:49     51s] Starting recursive module instantiation check.
[10/15 23:06:49     51s] No recursion found.
[10/15 23:06:49     51s] Term dir updated for 0 vinsts of 23 cells.
[10/15 23:06:49     51s] Building hierarchical netlist for Cell DLX ...
[10/15 23:06:49     51s] *** Netlist is unique.
[10/15 23:06:49     51s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[10/15 23:06:49     51s] ** info: there are 182 modules.
[10/15 23:06:49     51s] ** info: there are 6772 stdCell insts.
[10/15 23:06:49     51s] 
[10/15 23:06:49     51s] *** Memory Usage v#2 (Current mem = 803.055M, initial mem = 272.285M) ***
[10/15 23:06:49     51s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/15 23:06:49     51s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/15 23:06:49     51s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/15 23:06:49     51s] Set Default Net Delay as 1000 ps.
[10/15 23:06:49     51s] Set Default Net Load as 0.5 pF. 
[10/15 23:06:49     51s] Set Default Input Pin Transition as 0.1 ps.
[10/15 23:06:49     52s] Extraction setup Started 
[10/15 23:06:49     52s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/15 23:06:49     52s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[10/15 23:06:49     52s] Cap table was created using Encounter 08.10-p004_1.
[10/15 23:06:49     52s] Process name: master_techFreePDK45.
[10/15 23:06:50     52s] Importing multi-corner RC tables ... 
[10/15 23:06:50     52s] Summary of Active RC-Corners : 
[10/15 23:06:50     52s]  
[10/15 23:06:50     52s]  Analysis View: default
[10/15 23:06:50     52s]     RC-Corner Name        : standard
[10/15 23:06:50     52s]     RC-Corner Index       : 0
[10/15 23:06:50     52s]     RC-Corner Temperature : 300 Celsius
[10/15 23:06:50     52s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[10/15 23:06:50     52s]     RC-Corner PreRoute Res Factor         : 1
[10/15 23:06:50     52s]     RC-Corner PreRoute Cap Factor         : 1
[10/15 23:06:50     52s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/15 23:06:50     52s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/15 23:06:50     52s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/15 23:06:50     52s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/15 23:06:50     52s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/15 23:06:50     52s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/15 23:06:50     52s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/15 23:06:50     52s] LayerId::1 widthSet size::4
[10/15 23:06:50     52s] LayerId::2 widthSet size::4
[10/15 23:06:50     52s] LayerId::3 widthSet size::4
[10/15 23:06:50     52s] LayerId::4 widthSet size::4
[10/15 23:06:50     52s] LayerId::5 widthSet size::4
[10/15 23:06:50     52s] LayerId::6 widthSet size::4
[10/15 23:06:50     52s] LayerId::7 widthSet size::4
[10/15 23:06:50     52s] LayerId::8 widthSet size::4
[10/15 23:06:50     52s] LayerId::9 widthSet size::4
[10/15 23:06:50     52s] LayerId::10 widthSet size::3
[10/15 23:06:50     52s] Updating RC grid for preRoute extraction ...
[10/15 23:06:50     52s] Initializing multi-corner capacitance tables ... 
[10/15 23:06:50     52s] Initializing multi-corner resistance tables ...
[10/15 23:06:50     52s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:06:50     52s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:06:50     52s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[10/15 23:06:50     52s] *Info: initialize multi-corner CTS.
[10/15 23:06:50     52s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=859.8M, current mem=669.1M)
[10/15 23:06:50     52s] Reading timing constraints file 'DLX.sdc' ...
[10/15 23:06:50     52s] Current (total cpu=0:00:52.7, real=0:01:15, peak res=869.0M, current mem=869.0M)
[10/15 23:06:50     52s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File DLX.sdc, Line 8).
[10/15 23:06:50     52s] 
[10/15 23:06:50     52s] INFO (CTE): Reading of timing constraints file DLX.sdc completed, with 1 WARNING
[10/15 23:06:50     52s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=901.0M, current mem=901.0M)
[10/15 23:06:50     52s] Current (total cpu=0:00:53.0, real=0:01:15, peak res=901.0M, current mem=901.0M)
[10/15 23:06:50     52s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:06:50     52s] Creating Cell Server ...(0, 1, 1, 1)
[10/15 23:06:50     53s] Summary for sequential cells identification: 
[10/15 23:06:50     53s]   Identified SBFF number: 16
[10/15 23:06:50     53s]   Identified MBFF number: 0
[10/15 23:06:50     53s]   Identified SB Latch number: 0
[10/15 23:06:50     53s]   Identified MB Latch number: 0
[10/15 23:06:50     53s]   Not identified SBFF number: 0
[10/15 23:06:50     53s]   Not identified MBFF number: 0
[10/15 23:06:50     53s]   Not identified SB Latch number: 0
[10/15 23:06:50     53s]   Not identified MB Latch number: 0
[10/15 23:06:50     53s]   Number of sequential cells which are not FFs: 13
[10/15 23:06:50     53s] Total number of combinational cells: 99
[10/15 23:06:50     53s] Total number of sequential cells: 29
[10/15 23:06:50     53s] Total number of tristate cells: 6
[10/15 23:06:50     53s] Total number of level shifter cells: 0
[10/15 23:06:50     53s] Total number of power gating cells: 0
[10/15 23:06:50     53s] Total number of isolation cells: 0
[10/15 23:06:50     53s] Total number of power switch cells: 0
[10/15 23:06:50     53s] Total number of pulse generator cells: 0
[10/15 23:06:50     53s] Total number of always on buffers: 0
[10/15 23:06:50     53s] Total number of retention cells: 0
[10/15 23:06:50     53s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[10/15 23:06:50     53s] Total number of usable buffers: 9
[10/15 23:06:50     53s] List of unusable buffers:
[10/15 23:06:50     53s] Total number of unusable buffers: 0
[10/15 23:06:50     53s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[10/15 23:06:50     53s] Total number of usable inverters: 6
[10/15 23:06:50     53s] List of unusable inverters:
[10/15 23:06:50     53s] Total number of unusable inverters: 0
[10/15 23:06:50     53s] List of identified usable delay cells:
[10/15 23:06:50     53s] Total number of identified usable delay cells: 0
[10/15 23:06:50     53s] List of identified unusable delay cells:
[10/15 23:06:50     53s] Total number of identified unusable delay cells: 0
[10/15 23:06:50     53s] Creating Cell Server, finished. 
[10/15 23:06:50     53s] 
[10/15 23:06:50     53s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[10/15 23:06:50     53s] Deleting Cell Server ...
[10/15 23:06:50     53s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=910.6M, current mem=910.6M)
[10/15 23:06:50     53s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:06:50     53s] Summary for sequential cells identification: 
[10/15 23:06:50     53s]   Identified SBFF number: 16
[10/15 23:06:50     53s]   Identified MBFF number: 0
[10/15 23:06:50     53s]   Identified SB Latch number: 0
[10/15 23:06:50     53s]   Identified MB Latch number: 0
[10/15 23:06:50     53s]   Not identified SBFF number: 0
[10/15 23:06:50     53s]   Not identified MBFF number: 0
[10/15 23:06:50     53s]   Not identified SB Latch number: 0
[10/15 23:06:50     53s]   Not identified MB Latch number: 0
[10/15 23:06:50     53s]   Number of sequential cells which are not FFs: 13
[10/15 23:06:50     53s]  Visiting view : default
[10/15 23:06:50     53s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:06:50     53s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:06:50     53s]  Visiting view : default
[10/15 23:06:50     53s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:06:50     53s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:06:50     53s]  Setting StdDelay to 10.10
[10/15 23:06:50     53s] Creating Cell Server, finished. 
[10/15 23:06:50     53s] 
[10/15 23:06:50     53s] 
[10/15 23:06:50     53s] *** Summary of all messages that are not suppressed in this session:
[10/15 23:06:50     53s] Severity  ID               Count  Summary                                  
[10/15 23:06:50     53s] WARNING   IMPVL-346           23  Module '%s' is instantiated in the netli...
[10/15 23:06:50     53s] WARNING   IMPDB-2504          23  Cell '%s' is instantiated in the Verilog...
[10/15 23:06:50     53s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[10/15 23:06:50     53s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[10/15 23:06:50     53s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[10/15 23:06:50     53s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[10/15 23:06:50     53s] *** Message Summary: 47 warning(s), 6 error(s)
[10/15 23:06:50     53s] 
[10/15 23:06:55     54s] <CMD> getIoFlowFlag
[10/15 23:08:09     81s] <CMD> setIoFlowFlag 0
[10/15 23:08:09     81s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5.0 5.0 5.0 5.0
[10/15 23:08:09     81s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/15 23:08:09     81s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/15 23:08:09     81s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/15 23:08:09     81s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/15 23:08:09     81s] <CMD> uiSetTool select
[10/15 23:08:09     81s] <CMD> getIoFlowFlag
[10/15 23:08:09     81s] <CMD> fit
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingOffset 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingThreshold 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingLayers {}
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingOffset 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingThreshold 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingLayers {}
[10/15 23:08:31     89s] <CMD> set sprCreateIeStripeWidth 10.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeStripeWidth 10.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingOffset 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingThreshold 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeRingLayers {}
[10/15 23:08:31     89s] <CMD> set sprCreateIeStripeWidth 10.0
[10/15 23:08:31     89s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/15 23:10:00    121s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/15 23:10:00    121s] The ring targets are set to core/block ring wires.
[10/15 23:10:00    121s] addRing command will consider rows while creating rings.
[10/15 23:10:00    121s] addRing command will disallow rings to go over rows.
[10/15 23:10:00    121s] addRing command will ignore shorts while creating rings.
[10/15 23:10:00    121s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/15 23:10:00    121s] 
[10/15 23:10:00    121s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1096.4M)
[10/15 23:10:00    121s] Ring generation is complete.
[10/15 23:10:00    121s] vias are now being generated.
[10/15 23:10:00    121s] addRing created 8 wires.
[10/15 23:10:00    121s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/15 23:10:00    121s] +--------+----------------+----------------+
[10/15 23:10:00    121s] |  Layer |     Created    |     Deleted    |
[10/15 23:10:00    121s] +--------+----------------+----------------+
[10/15 23:10:00    121s] | metal9 |        4       |       NA       |
[10/15 23:10:00    121s] |  via9  |        8       |        0       |
[10/15 23:10:00    121s] | metal10|        4       |       NA       |
[10/15 23:10:00    121s] +--------+----------------+----------------+
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingOffset 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingThreshold 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingLayers {}
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingOffset 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingThreshold 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeRingLayers {}
[10/15 23:10:08    124s] <CMD> set sprCreateIeStripeWidth 10.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeStripeWidth 10.0
[10/15 23:10:08    124s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/15 23:10:08    125s] <CMD> set sprCreateIeRingOffset 1.0
[10/15 23:10:08    125s] <CMD> set sprCreateIeRingThreshold 1.0
[10/15 23:10:08    125s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/15 23:10:08    125s] <CMD> set sprCreateIeRingLayers {}
[10/15 23:10:08    125s] <CMD> set sprCreateIeStripeWidth 10.0
[10/15 23:10:08    125s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/15 23:11:25    152s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/15 23:11:25    152s] addStripe will allow jog to connect padcore ring and block ring.
[10/15 23:11:25    152s] 
[10/15 23:11:25    152s] Stripes will stop at the boundary of the specified area.
[10/15 23:11:25    152s] When breaking rings, the power planner will consider the existence of blocks.
[10/15 23:11:25    152s] Stripes will not extend to closest target.
[10/15 23:11:25    152s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/15 23:11:25    152s] Stripes will not be created over regions without power planning wires.
[10/15 23:11:25    152s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/15 23:11:25    152s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/15 23:11:25    152s] Offset for stripe breaking is set to 0.
[10/15 23:11:25    152s] <CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/15 23:11:25    152s] 
[10/15 23:11:25    152s] Initialize fgc environment(mem: 1099.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
[10/15 23:11:25    152s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
[10/15 23:11:25    152s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
[10/15 23:11:25    152s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.0M)
[10/15 23:11:25    152s] Starting stripe generation ...
[10/15 23:11:25    152s] Non-Default Mode Option Settings :
[10/15 23:11:25    152s]   NONE
[10/15 23:11:25    152s] Stripe generation is complete.
[10/15 23:11:25    152s] vias are now being generated.
[10/15 23:11:25    152s] addStripe created 14 wires.
[10/15 23:11:25    152s] ViaGen created 28 vias, deleted 0 via to avoid violation.
[10/15 23:11:25    152s] +--------+----------------+----------------+
[10/15 23:11:25    152s] |  Layer |     Created    |     Deleted    |
[10/15 23:11:25    152s] +--------+----------------+----------------+
[10/15 23:11:25    152s] |  via9  |       28       |        0       |
[10/15 23:11:25    152s] | metal10|       14       |       NA       |
[10/15 23:11:25    152s] +--------+----------------+----------------+
[10/15 23:12:07    167s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/15 23:12:07    167s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[10/15 23:12:07    167s] *** Begin SPECIAL ROUTE on Tue Oct 15 23:12:07 2024 ***
[10/15 23:12:07    167s] SPECIAL ROUTE ran on directory: /home/ms24.11/Desktop/DLX/syn2/sim
[10/15 23:12:07    167s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 2.00Ghz)
[10/15 23:12:07    167s] 
[10/15 23:12:07    167s] Begin option processing ...
[10/15 23:12:07    167s] srouteConnectPowerBump set to false
[10/15 23:12:07    167s] routeSelectNet set to "gnd vdd"
[10/15 23:12:07    167s] routeSpecial set to true
[10/15 23:12:07    167s] srouteBlockPin set to "useLef"
[10/15 23:12:07    167s] srouteBottomLayerLimit set to 1
[10/15 23:12:07    167s] srouteBottomTargetLayerLimit set to 1
[10/15 23:12:07    167s] srouteConnectConverterPin set to false
[10/15 23:12:07    167s] srouteCrossoverViaBottomLayer set to 1
[10/15 23:12:07    167s] srouteCrossoverViaTopLayer set to 10
[10/15 23:12:07    167s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/15 23:12:07    167s] srouteFollowCorePinEnd set to 3
[10/15 23:12:07    167s] srouteJogControl set to "preferWithChanges differentLayer"
[10/15 23:12:07    167s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/15 23:12:07    167s] sroutePadPinAllPorts set to true
[10/15 23:12:07    167s] sroutePreserveExistingRoutes set to true
[10/15 23:12:07    167s] srouteRoutePowerBarPortOnBothDir set to true
[10/15 23:12:07    167s] srouteStopBlockPin set to "nearestTarget"
[10/15 23:12:07    167s] srouteTopLayerLimit set to 10
[10/15 23:12:07    167s] srouteTopTargetLayerLimit set to 10
[10/15 23:12:07    167s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2118.00 megs.
[10/15 23:12:07    167s] 
[10/15 23:12:07    167s] Reading DB technology information...
[10/15 23:12:07    168s] Finished reading DB technology information.
[10/15 23:12:07    168s] Reading floorplan and netlist information...
[10/15 23:12:07    168s] Finished reading floorplan and netlist information.
[10/15 23:12:07    168s] Read in 20 layers, 10 routing layers, 1 overlap layer
[10/15 23:12:07    168s] Read in 134 macros, 34 used
[10/15 23:12:07    168s] Read in 34 components
[10/15 23:12:07    168s]   34 core components: 34 unplaced, 0 placed, 0 fixed
[10/15 23:12:07    168s] Read in 162 logical pins
[10/15 23:12:07    168s] Read in 162 nets
[10/15 23:12:07    168s] Read in 2 special nets, 2 routed
[10/15 23:12:07    168s] 2 nets selected.
[10/15 23:12:07    168s] 
[10/15 23:12:07    168s] Begin power routing ...
[10/15 23:12:07    168s] #create default rule from bind_ndr_rule rule=0x7fac8684f660 0x7fac6bd2c018
[10/15 23:12:07    168s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[10/15 23:12:07    168s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[10/15 23:12:07    168s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[10/15 23:12:07    168s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/15 23:12:07    168s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/15 23:12:07    168s] Type 'man IMPSR-1256' for more detail.
[10/15 23:12:07    168s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/15 23:12:07    168s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
[10/15 23:12:07    168s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[10/15 23:12:07    168s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/15 23:12:07    168s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/15 23:12:07    168s] Type 'man IMPSR-1256' for more detail.
[10/15 23:12:07    168s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] CPU time for FollowPin 0 seconds
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[10/15 23:12:07    168s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/15 23:12:07    168s] CPU time for FollowPin 0 seconds
[10/15 23:12:08    168s]   Number of IO ports routed: 0
[10/15 23:12:08    168s]   Number of Block ports routed: 0
[10/15 23:12:08    168s]   Number of Stripe ports routed: 0
[10/15 23:12:08    168s]   Number of Core ports routed: 218
[10/15 23:12:08    168s]   Number of Pad ports routed: 0
[10/15 23:12:08    168s]   Number of Power Bump ports routed: 0
[10/15 23:12:08    168s]   Number of Followpin connections: 109
[10/15 23:12:08    168s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2146.00 megs.
[10/15 23:12:08    168s] 
[10/15 23:12:08    168s] 
[10/15 23:12:08    168s] 
[10/15 23:12:08    168s]  Begin updating DB with routing results ...
[10/15 23:12:08    168s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[10/15 23:12:08    168s] Pin and blockage extraction finished
[10/15 23:12:08    168s] 
[10/15 23:12:08    168s] sroute created 327 wires.
[10/15 23:12:08    168s] ViaGen created 1962 vias, deleted 0 via to avoid violation.
[10/15 23:12:08    168s] +--------+----------------+----------------+
[10/15 23:12:08    168s] |  Layer |     Created    |     Deleted    |
[10/15 23:12:08    168s] +--------+----------------+----------------+
[10/15 23:12:08    168s] | metal1 |       327      |       NA       |
[10/15 23:12:08    168s] |  via1  |       218      |        0       |
[10/15 23:12:08    168s] |  via2  |       218      |        0       |
[10/15 23:12:08    168s] |  via3  |       218      |        0       |
[10/15 23:12:08    168s] |  via4  |       218      |        0       |
[10/15 23:12:08    168s] |  via5  |       218      |        0       |
[10/15 23:12:08    168s] |  via6  |       218      |        0       |
[10/15 23:12:08    168s] |  via7  |       218      |        0       |
[10/15 23:12:08    168s] |  via8  |       218      |        0       |
[10/15 23:12:08    168s] |  via9  |       218      |        0       |
[10/15 23:12:08    168s] +--------+----------------+----------------+
[10/15 23:12:55    186s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[10/15 23:13:46    204s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/15 23:13:46    204s] <CMD> setEndCapMode -reset
[10/15 23:13:46    204s] <CMD> setEndCapMode -boundary_tap false
[10/15 23:13:46    204s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/15 23:13:46    204s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/15 23:13:46    204s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
[10/15 23:13:46    204s] <CMD> setPlaceMode -reset
[10/15 23:13:46    204s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/15 23:13:46    204s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[10/15 23:13:49    205s] <CMD> setPlaceMode -fp false
[10/15 23:13:49    205s] <CMD> place_design
[10/15 23:13:49    205s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[10/15 23:13:49    205s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/15 23:13:49    205s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2094, percentage of missing scan cell = 0.00% (0 / 2094)
[10/15 23:13:49    205s] 
[10/15 23:13:49    205s] pdi colorize_geometry "" ""
[10/15 23:13:49    205s] 
[10/15 23:13:49    205s] ### Time Record (colorize_geometry) is installed.
[10/15 23:13:49    205s] #Start colorize_geometry on Tue Oct 15 23:13:49 2024
[10/15 23:13:49    205s] #
[10/15 23:13:49    205s] ### Time Record (Pre Callback) is installed.
[10/15 23:13:49    205s] ### Time Record (Pre Callback) is uninstalled.
[10/15 23:13:49    205s] ### Time Record (DB Import) is installed.
[10/15 23:13:49    205s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[10/15 23:13:49    205s] ### Time Record (DB Import) is uninstalled.
[10/15 23:13:49    205s] ### Time Record (DB Export) is installed.
[10/15 23:13:49    205s] Extracting standard cell pins and blockage ...... 
[10/15 23:13:49    205s] Pin and blockage extraction finished
[10/15 23:13:49    205s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[10/15 23:13:49    205s] ### Time Record (DB Export) is uninstalled.
[10/15 23:13:49    205s] ### Time Record (Post Callback) is installed.
[10/15 23:13:49    205s] ### Time Record (Post Callback) is uninstalled.
[10/15 23:13:49    205s] #
[10/15 23:13:49    205s] #colorize_geometry statistics:
[10/15 23:13:49    205s] #Cpu time = 00:00:00
[10/15 23:13:49    205s] #Elapsed time = 00:00:00
[10/15 23:13:49    205s] #Increased memory = -7.29 (MB)
[10/15 23:13:49    205s] #Total memory = 987.26 (MB)
[10/15 23:13:49    205s] #Peak memory = 994.60 (MB)
[10/15 23:13:49    205s] #Number of warnings = 0
[10/15 23:13:49    205s] #Total number of warnings = 0
[10/15 23:13:49    205s] #Number of fails = 0
[10/15 23:13:49    205s] #Total number of fails = 0
[10/15 23:13:49    205s] #Complete colorize_geometry on Tue Oct 15 23:13:49 2024
[10/15 23:13:49    205s] #
[10/15 23:13:49    205s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[10/15 23:13:49    205s] ### Time Record (colorize_geometry) is uninstalled.
[10/15 23:13:49    205s] ### 
[10/15 23:13:49    205s] ###   Scalability Statistics
[10/15 23:13:49    205s] ### 
[10/15 23:13:49    205s] ### ------------------------+----------------+----------------+----------------+
[10/15 23:13:49    205s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/15 23:13:49    205s] ### ------------------------+----------------+----------------+----------------+
[10/15 23:13:49    205s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/15 23:13:49    205s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/15 23:13:49    205s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/15 23:13:49    205s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/15 23:13:49    205s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[10/15 23:13:49    205s] ### ------------------------+----------------+----------------+----------------+
[10/15 23:13:49    205s] ### 
[10/15 23:13:49    205s] *** Starting placeDesign default flow ***
[10/15 23:13:49    205s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:13:49    205s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=1121.6M
[10/15 23:13:49    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1121.6M
[10/15 23:13:49    205s] *** Start deleteBufferTree ***
[10/15 23:13:51    207s] Info: Detect buffers to remove automatically.
[10/15 23:13:51    207s] Analyzing netlist ...
[10/15 23:13:51    207s] Updating netlist
[10/15 23:13:52    208s] AAE DB initialization (MEM=1140.95 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/15 23:13:52    208s] siFlow : Timing analysis mode is single, using late cdB files
[10/15 23:13:52    208s] Start AAE Lib Loading. (MEM=1140.95)
[10/15 23:13:52    208s] End AAE Lib Loading. (MEM=1150.49 CPU=0:00:00.0 Real=0:00:00.0)
[10/15 23:13:52    208s] 
[10/15 23:13:52    208s] *summary: 607 instances (buffers/inverters) removed
[10/15 23:13:52    208s] *** Finish deleteBufferTree (0:00:02.8) ***
[10/15 23:13:52    208s] Deleting Cell Server ...
[10/15 23:13:52    208s] **INFO: Enable pre-place timing setting for timing analysis
[10/15 23:13:52    208s] Set Using Default Delay Limit as 101.
[10/15 23:13:52    208s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/15 23:13:52    208s] Set Default Net Delay as 0 ps.
[10/15 23:13:52    208s] Set Default Net Load as 0 pF. 
[10/15 23:13:52    208s] **INFO: Analyzing IO path groups for slack adjustment
[10/15 23:13:53    209s] Effort level <high> specified for reg2reg_tmp.15210 path_group
[10/15 23:13:53    209s] #################################################################################
[10/15 23:13:53    209s] # Design Stage: PreRoute
[10/15 23:13:53    209s] # Design Name: DLX
[10/15 23:13:53    209s] # Design Mode: 90nm
[10/15 23:13:53    209s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:13:53    209s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:13:53    209s] # Signoff Settings: SI Off 
[10/15 23:13:53    209s] #################################################################################
[10/15 23:13:53    209s] Calculate delays in Single mode...
[10/15 23:13:53    209s] Topological Sorting (REAL = 0:00:00.0, MEM = 1150.5M, InitMEM = 1150.5M)
[10/15 23:13:53    209s] Start delay calculation (fullDC) (1 T). (MEM=1150.49)
[10/15 23:13:53    210s] End AAE Lib Interpolated Model. (MEM=1162 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:13:53    210s] First Iteration Infinite Tw... 
[10/15 23:13:59    215s] Total number of fetched objects 7559
[10/15 23:13:59    215s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[10/15 23:13:59    215s] End delay calculation. (MEM=1189.08 CPU=0:00:05.1 REAL=0:00:05.0)
[10/15 23:13:59    215s] End delay calculation (fullDC). (MEM=1170 CPU=0:00:05.8 REAL=0:00:06.0)
[10/15 23:13:59    215s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1170.0M) ***
[10/15 23:14:01    217s] **INFO: Disable pre-place timing setting for timing analysis
[10/15 23:14:01    217s] Set Using Default Delay Limit as 1000.
[10/15 23:14:01    217s] Set Default Net Delay as 1000 ps.
[10/15 23:14:01    217s] Set Default Net Load as 0.5 pF. 
[10/15 23:14:01    217s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/15 23:14:01    217s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1152.5M
[10/15 23:14:01    217s] Deleted 0 physical inst  (cell - / prefix -).
[10/15 23:14:01    217s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1152.5M
[10/15 23:14:01    217s] INFO: #ExclusiveGroups=0
[10/15 23:14:01    217s] INFO: There are no Exclusive Groups.
[10/15 23:14:01    217s] *** Starting "NanoPlace(TM) placement v#15 (mem=1152.5M)" ...
[10/15 23:14:01    217s] Wait...
[10/15 23:14:02    218s] *** Build Buffered Sizing Timing Model
[10/15 23:14:02    218s] (cpu=0:00:00.9 mem=1160.5M) ***
[10/15 23:14:02    218s] *** Build Virtual Sizing Timing Model
[10/15 23:14:02    218s] (cpu=0:00:01.1 mem=1160.5M) ***
[10/15 23:14:02    218s] No user-set net weight.
[10/15 23:14:02    218s] Net fanout histogram:
[10/15 23:14:02    218s] 2		: 5429 (78.8%) nets
[10/15 23:14:02    218s] 3		: 1036 (15.0%) nets
[10/15 23:14:02    218s] 4     -	14	: 224 (3.3%) nets
[10/15 23:14:02    218s] 15    -	39	: 193 (2.8%) nets
[10/15 23:14:02    218s] 40    -	79	: 2 (0.0%) nets
[10/15 23:14:02    218s] 80    -	159	: 0 (0.0%) nets
[10/15 23:14:02    218s] 160   -	319	: 0 (0.0%) nets
[10/15 23:14:02    218s] 320   -	639	: 0 (0.0%) nets
[10/15 23:14:02    218s] 640   -	1279	: 2 (0.0%) nets
[10/15 23:14:02    218s] 1280  -	2559	: 0 (0.0%) nets
[10/15 23:14:02    218s] 2560  -	5119	: 0 (0.0%) nets
[10/15 23:14:02    218s] 5120+		: 0 (0.0%) nets
[10/15 23:14:02    218s] no activity file in design. spp won't run.
[10/15 23:14:02    218s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/15 23:14:02    218s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/15 23:14:02    218s] Define the scan chains before using this option.
[10/15 23:14:02    218s] Type 'man IMPSP-9042' for more detail.
[10/15 23:14:02    218s] z: 2, totalTracks: 1
[10/15 23:14:02    218s] z: 4, totalTracks: 1
[10/15 23:14:02    218s] z: 6, totalTracks: 1
[10/15 23:14:02    218s] z: 8, totalTracks: 1
[10/15 23:14:02    218s] # Building DLX llgBox search-tree.
[10/15 23:14:02    218s] #std cell=6165 (0 fixed + 6165 movable) #buf cell=14 #inv cell=283 #block=0 (0 floating + 0 preplaced)
[10/15 23:14:02    218s] #ioInst=0 #net=6886 #term=22936 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=49
[10/15 23:14:02    218s] stdCell: 6165 single + 0 double + 0 multi
[10/15 23:14:02    218s] Total standard cell length = 9.5380 (mm), area = 0.0134 (mm^2)
[10/15 23:14:02    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1160.5M
[10/15 23:14:02    218s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1160.5M
[10/15 23:14:02    218s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:14:02    218s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1160.5M
[10/15 23:14:02    218s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.016, MEM:1192.5M
[10/15 23:14:02    218s] Use non-trimmed site array because memory saving is not enough.
[10/15 23:14:02    218s] SiteArray: non-trimmed site array dimensions = 108 x 803
[10/15 23:14:02    218s] SiteArray: use 442,368 bytes
[10/15 23:14:02    218s] SiteArray: current memory after site array memory allocation 1192.9M
[10/15 23:14:02    218s] SiteArray: FP blocked sites are writable
[10/15 23:14:02    218s] Estimated cell power/ground rail width = 0.197 um
[10/15 23:14:02    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:14:02    218s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.063, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF: Starting pre-place ADS at level 1, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.002, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.003, MEM:1192.9M
[10/15 23:14:02    218s] ADSU 0.579 -> 0.579. GS 11.200
[10/15 23:14:02    218s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.027, MEM:1192.9M
[10/15 23:14:02    218s] Average module density = 0.579.
[10/15 23:14:02    218s] Density for the design = 0.579.
[10/15 23:14:02    218s]        = stdcell_area 50200 sites (13353 um^2) / alloc_area 86724 sites (23069 um^2).
[10/15 23:14:02    218s] Pin Density = 0.2645.
[10/15 23:14:02    218s]             = total # of pins 22936 / total area 86724.
[10/15 23:14:02    218s] OPERPROF: Starting spMPad at level 1, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:   Starting spContextMPad at level 2, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1192.9M
[10/15 23:14:02    218s] Initial padding reaches pin density 0.459 for top
[10/15 23:14:02    218s] InitPadU 0.579 -> 0.825 for top
[10/15 23:14:02    218s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1192.9M
[10/15 23:14:02    218s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.003, MEM:1192.9M
[10/15 23:14:02    218s] === lastAutoLevel = 8 
[10/15 23:14:02    218s] OPERPROF: Starting spInitNetWt at level 1, MEM:1192.9M
[10/15 23:14:02    219s] 0 delay mode for cte enabled initNetWt.
[10/15 23:14:02    219s] no activity file in design. spp won't run.
[10/15 23:14:02    219s] [spp] 0
[10/15 23:14:02    219s] [adp] 0:1:1:3
[10/15 23:14:04    220s] 0 delay mode for cte disabled initNetWt.
[10/15 23:14:04    220s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.490, REAL:1.489, MEM:1190.9M
[10/15 23:14:04    220s] Clock gating cells determined by native netlist tracing.
[10/15 23:14:04    220s] no activity file in design. spp won't run.
[10/15 23:14:04    220s] no activity file in design. spp won't run.
[10/15 23:14:04    220s] OPERPROF: Starting npMain at level 1, MEM:1190.9M
[10/15 23:14:05    220s] OPERPROF:   Starting npPlace at level 2, MEM:1190.9M
[10/15 23:14:05    220s] Iteration  1: Total net bbox = 4.074e-09 (2.40e-09 1.68e-09)
[10/15 23:14:05    220s]               Est.  stn bbox = 4.182e-09 (2.45e-09 1.73e-09)
[10/15 23:14:05    220s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.9M
[10/15 23:14:05    220s] Iteration  2: Total net bbox = 4.074e-09 (2.40e-09 1.68e-09)
[10/15 23:14:05    220s]               Est.  stn bbox = 4.182e-09 (2.45e-09 1.73e-09)
[10/15 23:14:05    220s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.9M
[10/15 23:14:05    220s] exp_mt_sequential is set from setPlaceMode option to 1
[10/15 23:14:05    220s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/15 23:14:05    220s] place_exp_mt_interval set to default 32
[10/15 23:14:05    220s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/15 23:14:06    221s] Iteration  3: Total net bbox = 4.732e+02 (2.58e+02 2.15e+02)
[10/15 23:14:06    221s]               Est.  stn bbox = 6.722e+02 (3.69e+02 3.03e+02)
[10/15 23:14:06    221s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1176.4M
[10/15 23:14:06    221s] Total number of setup views is 1.
[10/15 23:14:06    221s] Total number of active setup views is 1.
[10/15 23:14:06    221s] Active setup views:
[10/15 23:14:06    221s]     default
[10/15 23:14:14    227s] Iteration  4: Total net bbox = 3.218e+04 (1.66e+04 1.56e+04)
[10/15 23:14:14    227s]               Est.  stn bbox = 4.980e+04 (2.72e+04 2.26e+04)
[10/15 23:14:14    227s]               cpu = 0:00:05.6 real = 0:00:08.0 mem = 1176.4M
[10/15 23:14:22    234s] Iteration  5: Total net bbox = 3.801e+04 (2.47e+04 1.33e+04)
[10/15 23:14:22    234s]               Est.  stn bbox = 5.959e+04 (3.94e+04 2.02e+04)
[10/15 23:14:22    234s]               cpu = 0:00:06.6 real = 0:00:08.0 mem = 1176.4M
[10/15 23:14:22    234s] OPERPROF:   Finished npPlace at level 2, CPU:13.520, REAL:17.179, MEM:1176.4M
[10/15 23:14:22    234s] OPERPROF: Finished npMain at level 1, CPU:13.580, REAL:18.248, MEM:1176.4M
[10/15 23:14:22    234s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1176.4M
[10/15 23:14:22    234s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:14:22    234s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.005, MEM:1176.4M
[10/15 23:14:22    234s] OPERPROF: Starting npMain at level 1, MEM:1176.4M
[10/15 23:14:22    234s] OPERPROF:   Starting npPlace at level 2, MEM:1176.4M
[10/15 23:14:31    242s] Iteration  6: Total net bbox = 4.809e+04 (2.75e+04 2.06e+04)
[10/15 23:14:31    242s]               Est.  stn bbox = 7.199e+04 (4.31e+04 2.89e+04)
[10/15 23:14:31    242s]               cpu = 0:00:08.7 real = 0:00:09.0 mem = 1177.4M
[10/15 23:14:31    242s] OPERPROF:   Finished npPlace at level 2, CPU:8.720, REAL:8.733, MEM:1177.4M
[10/15 23:14:31    242s] OPERPROF: Finished npMain at level 1, CPU:8.860, REAL:8.879, MEM:1177.4M
[10/15 23:14:31    242s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1177.4M
[10/15 23:14:31    242s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:14:31    242s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:1177.4M
[10/15 23:14:31    242s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1177.4M
[10/15 23:14:31    242s] Starting Early Global Route rough congestion estimation: mem = 1177.4M
[10/15 23:14:31    242s] (I)       Started Import and model ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    242s] (I)       Started Create place DB ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    242s] (I)       Started Import place data ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    242s] (I)       Started Read instances and placement ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    242s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    242s] (I)       Started Read nets ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Create route DB ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       == Non-default Options ==
[10/15 23:14:31    243s] (I)       Print mode                                         : 2
[10/15 23:14:31    243s] (I)       Stop if highly congested                           : false
[10/15 23:14:31    243s] (I)       Maximum routing layer                              : 6
[10/15 23:14:31    243s] (I)       Assign partition pins                              : false
[10/15 23:14:31    243s] (I)       Support large GCell                                : true
[10/15 23:14:31    243s] (I)       Number of threads                                  : 1
[10/15 23:14:31    243s] (I)       Number of rows per GCell                           : 7
[10/15 23:14:31    243s] (I)       Max num rows per GCell                             : 32
[10/15 23:14:31    243s] (I)       Method to set GCell size                           : row
[10/15 23:14:31    243s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:14:31    243s] (I)       Started Import route data ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Use row-based GCell size
[10/15 23:14:31    243s] (I)       Use row-based GCell align
[10/15 23:14:31    243s] (I)       GCell unit size   : 2800
[10/15 23:14:31    243s] (I)       GCell multiplier  : 7
[10/15 23:14:31    243s] (I)       GCell row height  : 2800
[10/15 23:14:31    243s] (I)       Actual row height : 2800
[10/15 23:14:31    243s] (I)       GCell align ref   : 10260 10080
[10/15 23:14:31    243s] [NR-eGR] Track table information for default rule: 
[10/15 23:14:31    243s] [NR-eGR] metal1 has no routable track
[10/15 23:14:31    243s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:14:31    243s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:14:31    243s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:14:31    243s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:14:31    243s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:14:31    243s] (I)       ===========================================================================
[10/15 23:14:31    243s] (I)       == Report All Rule Vias ==
[10/15 23:14:31    243s] (I)       ===========================================================================
[10/15 23:14:31    243s] (I)        Via Rule : (Default)
[10/15 23:14:31    243s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:14:31    243s] (I)       ---------------------------------------------------------------------------
[10/15 23:14:31    243s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/15 23:14:31    243s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/15 23:14:31    243s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:14:31    243s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:14:31    243s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:14:31    243s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:14:31    243s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:14:31    243s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:14:31    243s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:14:31    243s] (I)       ===========================================================================
[10/15 23:14:31    243s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read routing blockages ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read instance blockages ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read PG blockages ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] [NR-eGR] Read 2180 PG shapes
[10/15 23:14:31    243s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read boundary cut boxes ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:14:31    243s] [NR-eGR] #Instance Blockages : 0
[10/15 23:14:31    243s] [NR-eGR] #PG Blockages       : 2180
[10/15 23:14:31    243s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:14:31    243s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:14:31    243s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read blackboxes ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:14:31    243s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read prerouted ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:14:31    243s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read unlegalized nets ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read nets ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] [NR-eGR] Read numTotalNets=6884  numIgnoredNets=0
[10/15 23:14:31    243s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Set up via pillars ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       early_global_route_priority property id does not exist.
[10/15 23:14:31    243s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Model blockages into capacity
[10/15 23:14:31    243s] (I)       Read Num Blocks=2180  Num Prerouted Wires=0  Num CS=0
[10/15 23:14:31    243s] (I)       Started Initialize 3D capacity ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:14:31    243s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:14:31    243s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:14:31    243s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:14:31    243s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:14:31    243s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       -- layer congestion ratio --
[10/15 23:14:31    243s] (I)       Layer 1 : 0.100000
[10/15 23:14:31    243s] (I)       Layer 2 : 0.700000
[10/15 23:14:31    243s] (I)       Layer 3 : 0.700000
[10/15 23:14:31    243s] (I)       Layer 4 : 0.700000
[10/15 23:14:31    243s] (I)       Layer 5 : 0.700000
[10/15 23:14:31    243s] (I)       Layer 6 : 0.700000
[10/15 23:14:31    243s] (I)       ----------------------------
[10/15 23:14:31    243s] (I)       Number of ignored nets                =      0
[10/15 23:14:31    243s] (I)       Number of connected nets              =      0
[10/15 23:14:31    243s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:14:31    243s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:14:31    243s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:14:31    243s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Read aux data ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Others data preparation ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:14:31    243s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Create route kernel ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Ndr track 0 does not exist
[10/15 23:14:31    243s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:14:31    243s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:14:31    243s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:14:31    243s] (I)       Site width          :   380  (dbu)
[10/15 23:14:31    243s] (I)       Row height          :  2800  (dbu)
[10/15 23:14:31    243s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:14:31    243s] (I)       GCell width         : 19600  (dbu)
[10/15 23:14:31    243s] (I)       GCell height        : 19600  (dbu)
[10/15 23:14:31    243s] (I)       Grid                :    17    17     6
[10/15 23:14:31    243s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/15 23:14:31    243s] (I)       Vertical capacity   :     0 19600     0 19600     0 19600
[10/15 23:14:31    243s] (I)       Horizontal capacity :     0     0 19600     0 19600     0
[10/15 23:14:31    243s] (I)       Default wire width  :   140   140   140   280   280   280
[10/15 23:14:31    243s] (I)       Default wire space  :   130   140   140   280   280   280
[10/15 23:14:31    243s] (I)       Default wire pitch  :   270   280   280   560   560   560
[10/15 23:14:31    243s] (I)       Default pitch size  :   270   380   280   560   560   560
[10/15 23:14:31    243s] (I)       First track coord   :     0   190   140   370   700   370
[10/15 23:14:31    243s] (I)       Num tracks per GCell: 72.59 51.58 70.00 35.00 35.00 35.00
[10/15 23:14:31    243s] (I)       Total num of tracks :     0   857  1152   581   575   581
[10/15 23:14:31    243s] (I)       Num of masks        :     1     1     1     1     1     1
[10/15 23:14:31    243s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/15 23:14:31    243s] (I)       --------------------------------------------------------
[10/15 23:14:31    243s] 
[10/15 23:14:31    243s] [NR-eGR] ============ Routing rule table ============
[10/15 23:14:31    243s] [NR-eGR] Rule id: 0  Nets: 6884 
[10/15 23:14:31    243s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:14:31    243s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560
[10/15 23:14:31    243s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/15 23:14:31    243s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/15 23:14:31    243s] [NR-eGR] ========================================
[10/15 23:14:31    243s] [NR-eGR] 
[10/15 23:14:31    243s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:14:31    243s] (I)       blocked tracks on layer2 : = 320 / 14569 (2.20%)
[10/15 23:14:31    243s] (I)       blocked tracks on layer3 : = 436 / 19584 (2.23%)
[10/15 23:14:31    243s] (I)       blocked tracks on layer4 : = 272 / 9877 (2.75%)
[10/15 23:14:31    243s] (I)       blocked tracks on layer5 : = 436 / 9775 (4.46%)
[10/15 23:14:31    243s] (I)       blocked tracks on layer6 : = 272 / 9877 (2.75%)
[10/15 23:14:31    243s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Reset routing kernel
[10/15 23:14:31    243s] (I)       Started Initialization ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       numLocalWires=21331  numGlobalNetBranches=5408  numLocalNetBranches=5344
[10/15 23:14:31    243s] (I)       totalPins=22885  totalGlobalPin=7536 (32.93%)
[10/15 23:14:31    243s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Generate topology ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       total 2D Cap : 63185 = (29143 H, 34042 V)
[10/15 23:14:31    243s] (I)       
[10/15 23:14:31    243s] (I)       ============  Phase 1a Route ============
[10/15 23:14:31    243s] (I)       Started Phase 1a ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Pattern routing ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/15 23:14:31    243s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Usage: 6883 = (3990 H, 2893 V) = (13.69% H, 8.50% V) = (3.910e+04um H, 2.835e+04um V)
[10/15 23:14:31    243s] (I)       Started Add via demand to 2D ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       
[10/15 23:14:31    243s] (I)       ============  Phase 1b Route ============
[10/15 23:14:31    243s] (I)       Started Phase 1b ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Usage: 6883 = (3990 H, 2893 V) = (13.69% H, 8.50% V) = (3.910e+04um H, 2.835e+04um V)
[10/15 23:14:31    243s] (I)       eGR overflow: 0.00% H + 0.00% V
[10/15 23:14:31    243s] 
[10/15 23:14:31    243s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] (I)       Started Export 2D cong map ( Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:14:31    243s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1177.37 MB )
[10/15 23:14:31    243s] Finished Early Global Route rough congestion estimation: mem = 1177.4M
[10/15 23:14:31    243s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.150, REAL:0.151, MEM:1177.4M
[10/15 23:14:31    243s] earlyGlobalRoute rough estimation gcell size 7 row height
[10/15 23:14:31    243s] OPERPROF: Starting CDPad at level 1, MEM:1177.4M
[10/15 23:14:31    243s] CDPadU 0.825 -> 0.825. R=0.579, N=6165, GS=9.800
[10/15 23:14:31    243s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.054, MEM:1177.4M
[10/15 23:14:31    243s] OPERPROF: Starting npMain at level 1, MEM:1177.4M
[10/15 23:14:31    243s] OPERPROF:   Starting npPlace at level 2, MEM:1177.4M
[10/15 23:14:31    243s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.057, MEM:1177.4M
[10/15 23:14:31    243s] OPERPROF: Finished npMain at level 1, CPU:0.180, REAL:0.183, MEM:1177.4M
[10/15 23:14:31    243s] Global placement CDP skipped at cutLevel 7.
[10/15 23:14:31    243s] Iteration  7: Total net bbox = 5.152e+04 (3.04e+04 2.12e+04)
[10/15 23:14:31    243s]               Est.  stn bbox = 7.549e+04 (4.59e+04 2.96e+04)
[10/15 23:14:31    243s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1177.4M
[10/15 23:14:36    247s] nrCritNet: 0.00% ( 0 / 6886 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/15 23:14:39    251s] nrCritNet: 0.00% ( 0 / 6886 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/15 23:14:39    251s] Iteration  8: Total net bbox = 5.152e+04 (3.04e+04 2.12e+04)
[10/15 23:14:39    251s]               Est.  stn bbox = 7.549e+04 (4.59e+04 2.96e+04)
[10/15 23:14:39    251s]               cpu = 0:00:07.8 real = 0:00:08.0 mem = 1194.6M
[10/15 23:14:39    251s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1194.6M
[10/15 23:14:39    251s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:14:39    251s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1194.6M
[10/15 23:14:39    251s] OPERPROF: Starting npMain at level 1, MEM:1194.6M
[10/15 23:14:39    251s] OPERPROF:   Starting npPlace at level 2, MEM:1194.6M
[10/15 23:14:47    258s] OPERPROF:   Finished npPlace at level 2, CPU:7.260, REAL:7.233, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF: Finished npMain at level 1, CPU:7.350, REAL:7.326, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1205.1M
[10/15 23:14:47    258s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:14:47    258s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1205.1M
[10/15 23:14:47    258s] Starting Early Global Route rough congestion estimation: mem = 1205.1M
[10/15 23:14:47    258s] (I)       Started Import and model ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Create place DB ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Import place data ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read instances and placement ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read nets ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Import place data ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Create place DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Create route DB ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       == Non-default Options ==
[10/15 23:14:47    258s] (I)       Print mode                                         : 2
[10/15 23:14:47    258s] (I)       Stop if highly congested                           : false
[10/15 23:14:47    258s] (I)       Maximum routing layer                              : 6
[10/15 23:14:47    258s] (I)       Assign partition pins                              : false
[10/15 23:14:47    258s] (I)       Support large GCell                                : true
[10/15 23:14:47    258s] (I)       Number of threads                                  : 1
[10/15 23:14:47    258s] (I)       Number of rows per GCell                           : 4
[10/15 23:14:47    258s] (I)       Max num rows per GCell                             : 32
[10/15 23:14:47    258s] (I)       Method to set GCell size                           : row
[10/15 23:14:47    258s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:14:47    258s] (I)       Started Import route data ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Use row-based GCell size
[10/15 23:14:47    258s] (I)       Use row-based GCell align
[10/15 23:14:47    258s] (I)       GCell unit size   : 2800
[10/15 23:14:47    258s] (I)       GCell multiplier  : 4
[10/15 23:14:47    258s] (I)       GCell row height  : 2800
[10/15 23:14:47    258s] (I)       Actual row height : 2800
[10/15 23:14:47    258s] (I)       GCell align ref   : 10260 10080
[10/15 23:14:47    258s] [NR-eGR] Track table information for default rule: 
[10/15 23:14:47    258s] [NR-eGR] metal1 has no routable track
[10/15 23:14:47    258s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:14:47    258s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:14:47    258s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:14:47    258s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:14:47    258s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:14:47    258s] (I)       ===========================================================================
[10/15 23:14:47    258s] (I)       == Report All Rule Vias ==
[10/15 23:14:47    258s] (I)       ===========================================================================
[10/15 23:14:47    258s] (I)        Via Rule : (Default)
[10/15 23:14:47    258s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:14:47    258s] (I)       ---------------------------------------------------------------------------
[10/15 23:14:47    258s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/15 23:14:47    258s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/15 23:14:47    258s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:14:47    258s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:14:47    258s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:14:47    258s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:14:47    258s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:14:47    258s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:14:47    258s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:14:47    258s] (I)       ===========================================================================
[10/15 23:14:47    258s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read routing blockages ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read instance blockages ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read PG blockages ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] [NR-eGR] Read 2180 PG shapes
[10/15 23:14:47    258s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read boundary cut boxes ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:14:47    258s] [NR-eGR] #Instance Blockages : 0
[10/15 23:14:47    258s] [NR-eGR] #PG Blockages       : 2180
[10/15 23:14:47    258s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:14:47    258s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:14:47    258s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read blackboxes ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:14:47    258s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read prerouted ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:14:47    258s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read unlegalized nets ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read nets ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] [NR-eGR] Read numTotalNets=6886  numIgnoredNets=0
[10/15 23:14:47    258s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Set up via pillars ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       early_global_route_priority property id does not exist.
[10/15 23:14:47    258s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Model blockages into capacity
[10/15 23:14:47    258s] (I)       Read Num Blocks=2180  Num Prerouted Wires=0  Num CS=0
[10/15 23:14:47    258s] (I)       Started Initialize 3D capacity ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:14:47    258s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:14:47    258s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:14:47    258s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:14:47    258s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:14:47    258s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       -- layer congestion ratio --
[10/15 23:14:47    258s] (I)       Layer 1 : 0.100000
[10/15 23:14:47    258s] (I)       Layer 2 : 0.700000
[10/15 23:14:47    258s] (I)       Layer 3 : 0.700000
[10/15 23:14:47    258s] (I)       Layer 4 : 0.700000
[10/15 23:14:47    258s] (I)       Layer 5 : 0.700000
[10/15 23:14:47    258s] (I)       Layer 6 : 0.700000
[10/15 23:14:47    258s] (I)       ----------------------------
[10/15 23:14:47    258s] (I)       Number of ignored nets                =      0
[10/15 23:14:47    258s] (I)       Number of connected nets              =      0
[10/15 23:14:47    258s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:14:47    258s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:14:47    258s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:14:47    258s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Read aux data ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Others data preparation ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:14:47    258s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Create route kernel ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Ndr track 0 does not exist
[10/15 23:14:47    258s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:14:47    258s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:14:47    258s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:14:47    258s] (I)       Site width          :   380  (dbu)
[10/15 23:14:47    258s] (I)       Row height          :  2800  (dbu)
[10/15 23:14:47    258s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:14:47    258s] (I)       GCell width         : 11200  (dbu)
[10/15 23:14:47    258s] (I)       GCell height        : 11200  (dbu)
[10/15 23:14:47    258s] (I)       Grid                :    29    29     6
[10/15 23:14:47    258s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/15 23:14:47    258s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200
[10/15 23:14:47    258s] (I)       Horizontal capacity :     0     0 11200     0 11200     0
[10/15 23:14:47    258s] (I)       Default wire width  :   140   140   140   280   280   280
[10/15 23:14:47    258s] (I)       Default wire space  :   130   140   140   280   280   280
[10/15 23:14:47    258s] (I)       Default wire pitch  :   270   280   280   560   560   560
[10/15 23:14:47    258s] (I)       Default pitch size  :   270   380   280   560   560   560
[10/15 23:14:47    258s] (I)       First track coord   :     0   190   140   370   700   370
[10/15 23:14:47    258s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00
[10/15 23:14:47    258s] (I)       Total num of tracks :     0   857  1152   581   575   581
[10/15 23:14:47    258s] (I)       Num of masks        :     1     1     1     1     1     1
[10/15 23:14:47    258s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/15 23:14:47    258s] (I)       --------------------------------------------------------
[10/15 23:14:47    258s] 
[10/15 23:14:47    258s] [NR-eGR] ============ Routing rule table ============
[10/15 23:14:47    258s] [NR-eGR] Rule id: 0  Nets: 6886 
[10/15 23:14:47    258s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:14:47    258s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560
[10/15 23:14:47    258s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/15 23:14:47    258s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/15 23:14:47    258s] [NR-eGR] ========================================
[10/15 23:14:47    258s] [NR-eGR] 
[10/15 23:14:47    258s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:14:47    258s] (I)       blocked tracks on layer2 : = 560 / 24853 (2.25%)
[10/15 23:14:47    258s] (I)       blocked tracks on layer3 : = 436 / 33408 (1.31%)
[10/15 23:14:47    258s] (I)       blocked tracks on layer4 : = 476 / 16849 (2.83%)
[10/15 23:14:47    258s] (I)       blocked tracks on layer5 : = 436 / 16675 (2.61%)
[10/15 23:14:47    258s] (I)       blocked tracks on layer6 : = 476 / 16849 (2.83%)
[10/15 23:14:47    258s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Reset routing kernel
[10/15 23:14:47    258s] (I)       Started Initialization ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       numLocalWires=15593  numGlobalNetBranches=3702  numLocalNetBranches=4158
[10/15 23:14:47    258s] (I)       totalPins=22935  totalGlobalPin=11422 (49.80%)
[10/15 23:14:47    258s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Generate topology ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       total 2D Cap : 107812 = (49753 H, 58059 V)
[10/15 23:14:47    258s] (I)       
[10/15 23:14:47    258s] (I)       ============  Phase 1a Route ============
[10/15 23:14:47    258s] (I)       Started Phase 1a ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Pattern routing ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/15 23:14:47    258s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Usage: 12972 = (7547 H, 5425 V) = (15.17% H, 9.34% V) = (4.226e+04um H, 3.038e+04um V)
[10/15 23:14:47    258s] (I)       Started Add via demand to 2D ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       
[10/15 23:14:47    258s] (I)       ============  Phase 1b Route ============
[10/15 23:14:47    258s] (I)       Started Phase 1b ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Usage: 12972 = (7547 H, 5425 V) = (15.17% H, 9.34% V) = (4.226e+04um H, 3.038e+04um V)
[10/15 23:14:47    258s] (I)       eGR overflow: 0.00% H + 0.00% V
[10/15 23:14:47    258s] 
[10/15 23:14:47    258s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] (I)       Started Export 2D cong map ( Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:14:47    258s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1205.14 MB )
[10/15 23:14:47    258s] Finished Early Global Route rough congestion estimation: mem = 1205.1M
[10/15 23:14:47    258s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.131, MEM:1205.1M
[10/15 23:14:47    258s] earlyGlobalRoute rough estimation gcell size 4 row height
[10/15 23:14:47    258s] OPERPROF: Starting CDPad at level 1, MEM:1205.1M
[10/15 23:14:47    258s] CDPadU 0.825 -> 0.825. R=0.579, N=6165, GS=5.600
[10/15 23:14:47    258s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.049, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF: Starting npMain at level 1, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF:   Starting npPlace at level 2, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.060, MEM:1205.1M
[10/15 23:14:47    258s] OPERPROF: Finished npMain at level 1, CPU:0.170, REAL:0.177, MEM:1205.1M
[10/15 23:14:47    258s] Global placement CDP skipped at cutLevel 9.
[10/15 23:14:47    258s] Iteration  9: Total net bbox = 5.394e+04 (3.05e+04 2.34e+04)
[10/15 23:14:47    258s]               Est.  stn bbox = 7.848e+04 (4.63e+04 3.22e+04)
[10/15 23:14:47    258s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 1205.1M
[10/15 23:14:51    262s] nrCritNet: 0.00% ( 0 / 6886 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/15 23:14:55    267s] nrCritNet: 0.00% ( 0 / 6886 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[10/15 23:14:55    267s] Iteration 10: Total net bbox = 5.394e+04 (3.05e+04 2.34e+04)
[10/15 23:14:55    267s]               Est.  stn bbox = 7.848e+04 (4.63e+04 3.22e+04)
[10/15 23:14:55    267s]               cpu = 0:00:08.1 real = 0:00:08.0 mem = 1205.1M
[10/15 23:14:55    267s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1205.1M
[10/15 23:14:55    267s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:14:55    267s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1205.1M
[10/15 23:14:55    267s] OPERPROF: Starting npMain at level 1, MEM:1205.1M
[10/15 23:14:55    267s] OPERPROF:   Starting npPlace at level 2, MEM:1205.1M
[10/15 23:15:12    284s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1207.1M
[10/15 23:15:12    284s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF:   Finished npPlace at level 2, CPU:17.110, REAL:16.853, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF: Finished npMain at level 1, CPU:17.230, REAL:16.976, MEM:1208.1M
[10/15 23:15:12    284s] Iteration 11: Total net bbox = 5.985e+04 (3.24e+04 2.74e+04)
[10/15 23:15:12    284s]               Est.  stn bbox = 8.359e+04 (4.76e+04 3.60e+04)
[10/15 23:15:12    284s]               cpu = 0:00:17.3 real = 0:00:17.0 mem = 1208.1M
[10/15 23:15:12    284s] [adp] clock
[10/15 23:15:12    284s] [adp] weight, nr nets, wire length
[10/15 23:15:12    284s] [adp]      0        1  306.071000
[10/15 23:15:12    284s] [adp] data
[10/15 23:15:12    284s] [adp] weight, nr nets, wire length
[10/15 23:15:12    284s] [adp]      0     6885  59555.089000
[10/15 23:15:12    284s] [adp] 0.000000|0.000000|0.000000
[10/15 23:15:12    284s] Iteration 12: Total net bbox = 5.985e+04 (3.24e+04 2.74e+04)
[10/15 23:15:12    284s]               Est.  stn bbox = 8.359e+04 (4.76e+04 3.60e+04)
[10/15 23:15:12    284s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1208.1M
[10/15 23:15:12    284s] *** cost = 5.985e+04 (3.24e+04 2.74e+04) (cpu for global=0:01:04) real=0:01:08***
[10/15 23:15:12    284s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[10/15 23:15:12    284s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1208.1M
[10/15 23:15:12    284s] Solver runtime cpu: 0:00:45.8 real: 0:00:49.1
[10/15 23:15:12    284s] Core Placement runtime cpu: 0:00:47.4 real: 0:00:52.0
[10/15 23:15:12    284s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/15 23:15:12    284s] Type 'man IMPSP-9025' for more detail.
[10/15 23:15:12    284s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1208.1M
[10/15 23:15:12    284s] z: 2, totalTracks: 1
[10/15 23:15:12    284s] z: 4, totalTracks: 1
[10/15 23:15:12    284s] z: 6, totalTracks: 1
[10/15 23:15:12    284s] z: 8, totalTracks: 1
[10/15 23:15:12    284s] #spOpts: mergeVia=F 
[10/15 23:15:12    284s] All LLGs are deleted
[10/15 23:15:12    284s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1208.1M
[10/15 23:15:12    284s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:15:12    284s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1208.1M
[10/15 23:15:12    284s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.012, MEM:1224.1M
[10/15 23:15:12    284s] Fast DP-INIT is on for default
[10/15 23:15:12    284s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:15:12    284s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.025, MEM:1224.1M
[10/15 23:15:12    284s] OPERPROF:       Starting CMU at level 4, MEM:1224.1M
[10/15 23:15:12    284s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1224.1M
[10/15 23:15:12    284s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1224.1M
[10/15 23:15:12    284s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1224.1MB).
[10/15 23:15:12    284s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.050, MEM:1224.1M
[10/15 23:15:12    284s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.051, MEM:1224.1M
[10/15 23:15:12    284s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.1
[10/15 23:15:12    284s] OPERPROF: Starting RefinePlace at level 1, MEM:1224.1M
[10/15 23:15:12    284s] *** Starting refinePlace (0:04:44 mem=1224.1M) ***
[10/15 23:15:12    284s] Total net bbox length = 5.985e+04 (3.244e+04 2.741e+04) (ext = 3.745e+02)
[10/15 23:15:12    284s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:15:12    284s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1224.1M
[10/15 23:15:12    284s] Starting refinePlace ...
[10/15 23:15:12    284s] ** Cut row section cpu time 0:00:00.0.
[10/15 23:15:12    284s]    Spread Effort: high, standalone mode, useDDP on.
[10/15 23:15:12    284s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1224.1MB) @(0:04:44 - 0:04:45).
[10/15 23:15:12    284s] Move report: preRPlace moves 6165 insts, mean move: 0.42 um, max move: 2.20 um
[10/15 23:15:12    284s] 	Max move on inst (DATAPATH_I/D_STAGE/RF_instance/U2781): (59.38, 117.82) --> (60.80, 117.04)
[10/15 23:15:12    284s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[10/15 23:15:12    284s] wireLenOptFixPriorityInst 0 inst fixed
[10/15 23:15:12    284s] Placement tweakage begins.
[10/15 23:15:12    284s] wire length = 8.361e+04
[10/15 23:15:14    286s] wire length = 8.021e+04
[10/15 23:15:14    286s] Placement tweakage ends.
[10/15 23:15:14    286s] Move report: tweak moves 876 insts, mean move: 2.29 um, max move: 6.74 um
[10/15 23:15:14    286s] 	Max move on inst (DATAPATH_I/D_STAGE/RF_instance/U671): (134.90, 93.24) --> (136.04, 98.84)
[10/15 23:15:14    286s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=1224.1MB) @(0:04:45 - 0:04:46).
[10/15 23:15:14    286s] 
[10/15 23:15:14    286s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[10/15 23:15:14    286s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:15:14    286s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1224.1MB) @(0:04:46 - 0:04:47).
[10/15 23:15:14    286s] Move report: Detail placement moves 6165 insts, mean move: 0.70 um, max move: 6.67 um
[10/15 23:15:14    286s] 	Max move on inst (DATAPATH_I/D_STAGE/RF_instance/U1947): (99.31, 124.38) --> (105.64, 124.04)
[10/15 23:15:14    286s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1224.1MB
[10/15 23:15:14    286s] Statistics of distance of Instance movement in refine placement:
[10/15 23:15:14    286s]   maximum (X+Y) =         6.67 um
[10/15 23:15:14    286s]   inst (DATAPATH_I/D_STAGE/RF_instance/U1947) with max move: (99.312, 124.379) -> (105.64, 124.04)
[10/15 23:15:14    286s]   mean    (X+Y) =         0.70 um
[10/15 23:15:14    286s] Summary Report:
[10/15 23:15:14    286s] Instances move: 6165 (out of 6165 movable)
[10/15 23:15:14    286s] Instances flipped: 0
[10/15 23:15:14    286s] Mean displacement: 0.70 um
[10/15 23:15:14    286s] Max displacement: 6.67 um (Instance: DATAPATH_I/D_STAGE/RF_instance/U1947) (99.312, 124.379) -> (105.64, 124.04)
[10/15 23:15:14    286s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[10/15 23:15:14    286s] Total instances moved : 6165
[10/15 23:15:14    286s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.110, REAL:2.110, MEM:1224.1M
[10/15 23:15:14    286s] Total net bbox length = 5.716e+04 (2.943e+04 2.773e+04) (ext = 3.669e+02)
[10/15 23:15:14    286s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1224.1MB
[10/15 23:15:14    286s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1224.1MB) @(0:04:44 - 0:04:47).
[10/15 23:15:14    286s] *** Finished refinePlace (0:04:47 mem=1224.1M) ***
[10/15 23:15:14    286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.1
[10/15 23:15:14    286s] OPERPROF: Finished RefinePlace at level 1, CPU:2.140, REAL:2.141, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1224.1M
[10/15 23:15:14    286s] All LLGs are deleted
[10/15 23:15:14    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1224.1M
[10/15 23:15:14    286s] *** End of Placement (cpu=0:01:09, real=0:01:13, mem=1224.1M) ***
[10/15 23:15:14    286s] z: 2, totalTracks: 1
[10/15 23:15:14    286s] z: 4, totalTracks: 1
[10/15 23:15:14    286s] z: 6, totalTracks: 1
[10/15 23:15:14    286s] z: 8, totalTracks: 1
[10/15 23:15:14    286s] #spOpts: mergeVia=F 
[10/15 23:15:14    286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1224.1M
[10/15 23:15:14    286s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:15:14    286s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.010, MEM:1224.1M
[10/15 23:15:14    286s] Fast DP-INIT is on for default
[10/15 23:15:14    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:15:14    286s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.022, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.026, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.007, MEM:1224.1M
[10/15 23:15:14    286s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[10/15 23:15:14    286s] Density distribution unevenness ratio = 7.296%
[10/15 23:15:14    286s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1224.1M
[10/15 23:15:14    286s] All LLGs are deleted
[10/15 23:15:14    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1224.1M
[10/15 23:15:14    286s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1224.1M
[10/15 23:15:14    286s] *** Free Virtual Timing Model ...(mem=1224.1M)
[10/15 23:15:14    286s] Starting IO pin assignment...
[10/15 23:15:14    286s] The design is not routed. Using placement based method for pin assignment.
[10/15 23:15:14    286s] Completed IO pin assignment.
[10/15 23:15:15    286s] **INFO: Enable pre-place timing setting for timing analysis
[10/15 23:15:15    286s] Set Using Default Delay Limit as 101.
[10/15 23:15:15    286s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/15 23:15:15    286s] Set Default Net Delay as 0 ps.
[10/15 23:15:15    286s] Set Default Net Load as 0 pF. 
[10/15 23:15:15    286s] **INFO: Analyzing IO path groups for slack adjustment
[10/15 23:15:15    287s] Effort level <high> specified for reg2reg_tmp.15210 path_group
[10/15 23:15:15    287s] #################################################################################
[10/15 23:15:15    287s] # Design Stage: PreRoute
[10/15 23:15:15    287s] # Design Name: DLX
[10/15 23:15:15    287s] # Design Mode: 90nm
[10/15 23:15:15    287s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:15:15    287s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:15:15    287s] # Signoff Settings: SI Off 
[10/15 23:15:15    287s] #################################################################################
[10/15 23:15:15    287s] Calculate delays in Single mode...
[10/15 23:15:15    287s] Topological Sorting (REAL = 0:00:00.0, MEM = 1212.6M, InitMEM = 1212.6M)
[10/15 23:15:15    287s] Start delay calculation (fullDC) (1 T). (MEM=1212.63)
[10/15 23:15:15    287s] End AAE Lib Interpolated Model. (MEM=1224.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:15:20    291s] Total number of fetched objects 7559
[10/15 23:15:20    292s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[10/15 23:15:20    292s] End delay calculation. (MEM=1239.83 CPU=0:00:04.1 REAL=0:00:04.0)
[10/15 23:15:20    292s] End delay calculation (fullDC). (MEM=1239.83 CPU=0:00:04.5 REAL=0:00:05.0)
[10/15 23:15:20    292s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1239.8M) ***
[10/15 23:15:22    293s] **INFO: Disable pre-place timing setting for timing analysis
[10/15 23:15:22    294s] Set Using Default Delay Limit as 1000.
[10/15 23:15:22    294s] Set Default Net Delay as 1000 ps.
[10/15 23:15:22    294s] Set Default Net Load as 0.5 pF. 
[10/15 23:15:22    294s] Info: Disable timing driven in postCTS congRepair.
[10/15 23:15:22    294s] 
[10/15 23:15:22    294s] Starting congRepair ...
[10/15 23:15:22    294s] User Input Parameters:
[10/15 23:15:22    294s] - Congestion Driven    : On
[10/15 23:15:22    294s] - Timing Driven        : Off
[10/15 23:15:22    294s] - Area-Violation Based : On
[10/15 23:15:22    294s] - Start Rollback Level : -5
[10/15 23:15:22    294s] - Legalized            : On
[10/15 23:15:22    294s] - Window Based         : Off
[10/15 23:15:22    294s] - eDen incr mode       : Off
[10/15 23:15:22    294s] - Small incr mode      : Off
[10/15 23:15:22    294s] 
[10/15 23:15:22    294s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1230.3M
[10/15 23:15:22    294s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.013, MEM:1230.3M
[10/15 23:15:22    294s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1230.3M
[10/15 23:15:22    294s] Starting Early Global Route congestion estimation: mem = 1230.3M
[10/15 23:15:22    294s] (I)       Started Import and model ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Create place DB ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Import place data ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read instances and placement ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read nets ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Create route DB ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       == Non-default Options ==
[10/15 23:15:22    294s] (I)       Maximum routing layer                              : 6
[10/15 23:15:22    294s] (I)       Number of threads                                  : 1
[10/15 23:15:22    294s] (I)       Use non-blocking free Dbs wires                    : false
[10/15 23:15:22    294s] (I)       Method to set GCell size                           : row
[10/15 23:15:22    294s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:15:22    294s] (I)       Started Import route data ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Use row-based GCell size
[10/15 23:15:22    294s] (I)       Use row-based GCell align
[10/15 23:15:22    294s] (I)       GCell unit size   : 2800
[10/15 23:15:22    294s] (I)       GCell multiplier  : 1
[10/15 23:15:22    294s] (I)       GCell row height  : 2800
[10/15 23:15:22    294s] (I)       Actual row height : 2800
[10/15 23:15:22    294s] (I)       GCell align ref   : 10260 10080
[10/15 23:15:22    294s] [NR-eGR] Track table information for default rule: 
[10/15 23:15:22    294s] [NR-eGR] metal1 has no routable track
[10/15 23:15:22    294s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:15:22    294s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:15:22    294s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:15:22    294s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:15:22    294s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:15:22    294s] (I)       ===========================================================================
[10/15 23:15:22    294s] (I)       == Report All Rule Vias ==
[10/15 23:15:22    294s] (I)       ===========================================================================
[10/15 23:15:22    294s] (I)        Via Rule : (Default)
[10/15 23:15:22    294s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:15:22    294s] (I)       ---------------------------------------------------------------------------
[10/15 23:15:22    294s] (I)        1    9 : via1_8                      8 : via1_7                   
[10/15 23:15:22    294s] (I)        2   10 : via2_8                     12 : via2_5                   
[10/15 23:15:22    294s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:15:22    294s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:15:22    294s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:15:22    294s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:15:22    294s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:15:22    294s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:15:22    294s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:15:22    294s] (I)       ===========================================================================
[10/15 23:15:22    294s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read routing blockages ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read instance blockages ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read PG blockages ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Read 2180 PG shapes
[10/15 23:15:22    294s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read boundary cut boxes ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:15:22    294s] [NR-eGR] #Instance Blockages : 0
[10/15 23:15:22    294s] [NR-eGR] #PG Blockages       : 2180
[10/15 23:15:22    294s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:15:22    294s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:15:22    294s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read blackboxes ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:15:22    294s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read prerouted ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:15:22    294s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read unlegalized nets ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read nets ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Read numTotalNets=6886  numIgnoredNets=0
[10/15 23:15:22    294s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Set up via pillars ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       early_global_route_priority property id does not exist.
[10/15 23:15:22    294s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Model blockages into capacity
[10/15 23:15:22    294s] (I)       Read Num Blocks=2180  Num Prerouted Wires=0  Num CS=0
[10/15 23:15:22    294s] (I)       Started Initialize 3D capacity ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:15:22    294s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:15:22    294s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:15:22    294s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:15:22    294s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:15:22    294s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       -- layer congestion ratio --
[10/15 23:15:22    294s] (I)       Layer 1 : 0.100000
[10/15 23:15:22    294s] (I)       Layer 2 : 0.700000
[10/15 23:15:22    294s] (I)       Layer 3 : 0.700000
[10/15 23:15:22    294s] (I)       Layer 4 : 0.700000
[10/15 23:15:22    294s] (I)       Layer 5 : 0.700000
[10/15 23:15:22    294s] (I)       Layer 6 : 0.700000
[10/15 23:15:22    294s] (I)       ----------------------------
[10/15 23:15:22    294s] (I)       Number of ignored nets                =      0
[10/15 23:15:22    294s] (I)       Number of connected nets              =      0
[10/15 23:15:22    294s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:15:22    294s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:15:22    294s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:15:22    294s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Read aux data ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Others data preparation ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:15:22    294s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Create route kernel ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Ndr track 0 does not exist
[10/15 23:15:22    294s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:15:22    294s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:15:22    294s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:15:22    294s] (I)       Site width          :   380  (dbu)
[10/15 23:15:22    294s] (I)       Row height          :  2800  (dbu)
[10/15 23:15:22    294s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:15:22    294s] (I)       GCell width         :  2800  (dbu)
[10/15 23:15:22    294s] (I)       GCell height        :  2800  (dbu)
[10/15 23:15:22    294s] (I)       Grid                :   116   115     6
[10/15 23:15:22    294s] (I)       Layer numbers       :     1     2     3     4     5     6
[10/15 23:15:22    294s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800
[10/15 23:15:22    294s] (I)       Horizontal capacity :     0     0  2800     0  2800     0
[10/15 23:15:22    294s] (I)       Default wire width  :   140   140   140   280   280   280
[10/15 23:15:22    294s] (I)       Default wire space  :   130   140   140   280   280   280
[10/15 23:15:22    294s] (I)       Default wire pitch  :   270   280   280   560   560   560
[10/15 23:15:22    294s] (I)       Default pitch size  :   270   380   280   560   560   560
[10/15 23:15:22    294s] (I)       First track coord   :     0   190   140   370   700   370
[10/15 23:15:22    294s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00
[10/15 23:15:22    294s] (I)       Total num of tracks :     0   857  1152   581   575   581
[10/15 23:15:22    294s] (I)       Num of masks        :     1     1     1     1     1     1
[10/15 23:15:22    294s] (I)       Num of trim masks   :     0     0     0     0     0     0
[10/15 23:15:22    294s] (I)       --------------------------------------------------------
[10/15 23:15:22    294s] 
[10/15 23:15:22    294s] [NR-eGR] ============ Routing rule table ============
[10/15 23:15:22    294s] [NR-eGR] Rule id: 0  Nets: 6886 
[10/15 23:15:22    294s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:15:22    294s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560
[10/15 23:15:22    294s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/15 23:15:22    294s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[10/15 23:15:22    294s] [NR-eGR] ========================================
[10/15 23:15:22    294s] [NR-eGR] 
[10/15 23:15:22    294s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:15:22    294s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:15:22    294s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:15:22    294s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:15:22    294s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:15:22    294s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:15:22    294s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Reset routing kernel
[10/15 23:15:22    294s] (I)       Started Global Routing ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Initialization ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       totalPins=22936  totalGlobalPin=22590 (98.49%)
[10/15 23:15:22    294s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Net group 1 ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Generate topology ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       total 2D Cap : 428923 = (199134 H, 229789 V)
[10/15 23:15:22    294s] [NR-eGR] Layer group 1: route 6886 net(s) in layer range [2, 6]
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] (I)       ============  Phase 1a Route ============
[10/15 23:15:22    294s] (I)       Started Phase 1a ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Pattern routing ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Usage: 55791 = (30773 H, 25018 V) = (15.45% H, 10.89% V) = (4.308e+04um H, 3.503e+04um V)
[10/15 23:15:22    294s] (I)       Started Add via demand to 2D ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] (I)       ============  Phase 1b Route ============
[10/15 23:15:22    294s] (I)       Started Phase 1b ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Usage: 55791 = (30773 H, 25018 V) = (15.45% H, 10.89% V) = (4.308e+04um H, 3.503e+04um V)
[10/15 23:15:22    294s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.810740e+04um
[10/15 23:15:22    294s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] (I)       ============  Phase 1c Route ============
[10/15 23:15:22    294s] (I)       Started Phase 1c ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Usage: 55791 = (30773 H, 25018 V) = (15.45% H, 10.89% V) = (4.308e+04um H, 3.503e+04um V)
[10/15 23:15:22    294s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] (I)       ============  Phase 1d Route ============
[10/15 23:15:22    294s] (I)       Started Phase 1d ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Usage: 55791 = (30773 H, 25018 V) = (15.45% H, 10.89% V) = (4.308e+04um H, 3.503e+04um V)
[10/15 23:15:22    294s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] (I)       ============  Phase 1e Route ============
[10/15 23:15:22    294s] (I)       Started Phase 1e ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Route legalization ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Usage: 55791 = (30773 H, 25018 V) = (15.45% H, 10.89% V) = (4.308e+04um H, 3.503e+04um V)
[10/15 23:15:22    294s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.810740e+04um
[10/15 23:15:22    294s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] (I)       ============  Phase 1l Route ============
[10/15 23:15:22    294s] (I)       Started Phase 1l ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Started Layer assignment (1T) ( Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1230.32 MB )
[10/15 23:15:22    294s] (I)       Finished Layer assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Net group 1 ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Started Clean cong LA ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:15:22    294s] (I)       Layer  2:      97044     22769         4           0       97440    ( 0.00%) 
[10/15 23:15:22    294s] (I)       Layer  3:     131979     32207         0           0      132250    ( 0.00%) 
[10/15 23:15:22    294s] (I)       Layer  4:      65623     11193         1           0       66120    ( 0.00%) 
[10/15 23:15:22    294s] (I)       Layer  5:      65591      2097         0           0       66125    ( 0.00%) 
[10/15 23:15:22    294s] (I)       Layer  6:      65475      2219         0           0       66120    ( 0.00%) 
[10/15 23:15:22    294s] (I)       Total:        425712     70485         5           0      428055    ( 0.00%) 
[10/15 23:15:22    294s] (I)       
[10/15 23:15:22    294s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:15:22    294s] [NR-eGR]                        OverCon            
[10/15 23:15:22    294s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:15:22    294s] [NR-eGR]       Layer                (1)    OverCon 
[10/15 23:15:22    294s] [NR-eGR] ----------------------------------------------
[10/15 23:15:22    294s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:15:22    294s] [NR-eGR]  metal2  (2)         4( 0.03%)   ( 0.03%) 
[10/15 23:15:22    294s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:15:22    294s] [NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[10/15 23:15:22    294s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:15:22    294s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:15:22    294s] [NR-eGR] ----------------------------------------------
[10/15 23:15:22    294s] [NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[10/15 23:15:22    294s] [NR-eGR] 
[10/15 23:15:22    294s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Started Export 3D cong map ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       total 2D Cap : 429469 = (199244 H, 230225 V)
[10/15 23:15:22    294s] (I)       Started Export 2D cong map ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:15:22    294s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:15:22    294s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] Early Global Route congestion estimation runtime: 0.23 seconds, mem = 1238.3M
[10/15 23:15:22    294s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.230, REAL:0.229, MEM:1238.3M
[10/15 23:15:22    294s] OPERPROF: Starting HotSpotCal at level 1, MEM:1238.3M
[10/15 23:15:22    294s] [hotspot] +------------+---------------+---------------+
[10/15 23:15:22    294s] [hotspot] |            |   max hotspot | total hotspot |
[10/15 23:15:22    294s] [hotspot] +------------+---------------+---------------+
[10/15 23:15:22    294s] [hotspot] | normalized |          0.00 |          0.00 |
[10/15 23:15:22    294s] [hotspot] +------------+---------------+---------------+
[10/15 23:15:22    294s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:15:22    294s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/15 23:15:22    294s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1238.3M
[10/15 23:15:22    294s] Skipped repairing congestion.
[10/15 23:15:22    294s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1238.3M
[10/15 23:15:22    294s] Starting Early Global Route wiring: mem = 1238.3M
[10/15 23:15:22    294s] (I)       Started Free existing wires ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       ============= Track Assignment ============
[10/15 23:15:22    294s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Started Track Assignment (1T) ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/15 23:15:22    294s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Run Multi-thread track assignment
[10/15 23:15:22    294s] (I)       Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Started Export ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Started Export DB wires ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Started Export all nets ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Finished Export all nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Started Set wire vias ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] Finished Export DB wires ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:15:22    294s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 22887
[10/15 23:15:22    294s] [NR-eGR] metal2  (2V) length: 2.055003e+04um, number of vias: 28364
[10/15 23:15:22    294s] [NR-eGR] metal3  (3H) length: 4.143282e+04um, number of vias: 9880
[10/15 23:15:22    294s] [NR-eGR] metal4  (4V) length: 1.492159e+04um, number of vias: 656
[10/15 23:15:22    294s] [NR-eGR] metal5  (5H) length: 2.750055e+03um, number of vias: 426
[10/15 23:15:22    294s] [NR-eGR] metal6  (6V) length: 3.133105e+03um, number of vias: 0
[10/15 23:15:22    294s] [NR-eGR] Total length: 8.278759e+04um, number of vias: 62213
[10/15 23:15:22    294s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:15:22    294s] [NR-eGR] Total eGR-routed clock nets wire length: 3.357115e+03um 
[10/15 23:15:22    294s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:15:22    294s] (I)       Started Update net boxes ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Update net boxes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Started Update timing ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Export ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Started Postprocess design ( Curr Mem: 1238.32 MB )
[10/15 23:15:22    294s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1180.32 MB )
[10/15 23:15:22    294s] Early Global Route wiring runtime: 0.29 seconds, mem = 1180.3M
[10/15 23:15:22    294s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.300, REAL:0.294, MEM:1180.3M
[10/15 23:15:22    294s] Tdgp not successfully inited but do clear! skip clearing
[10/15 23:15:22    294s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[10/15 23:15:22    294s] *** Finishing placeDesign default flow ***
[10/15 23:15:22    294s] **placeDesign ... cpu = 0: 1:29, real = 0: 1:33, mem = 1180.3M **
[10/15 23:15:22    294s] Tdgp not successfully inited but do clear! skip clearing
[10/15 23:15:22    294s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/15 23:15:22    294s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[10/15 23:15:22    294s] 
[10/15 23:15:22    294s] *** Summary of all messages that are not suppressed in this session:
[10/15 23:15:22    294s] Severity  ID               Count  Summary                                  
[10/15 23:15:22    294s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/15 23:15:22    294s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[10/15 23:15:22    294s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[10/15 23:15:22    294s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/15 23:15:22    294s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/15 23:15:22    294s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[10/15 23:15:22    294s] *** Message Summary: 8 warning(s), 0 error(s)
[10/15 23:15:22    294s] 
[10/15 23:16:14    312s] <CMD> saveDesign test_stage_7.enc
[10/15 23:16:14    312s] #% Begin save design ... (date=10/15 23:16:14, mem=1000.5M)
[10/15 23:16:14    313s] % Begin Save ccopt configuration ... (date=10/15 23:16:14, mem=1002.6M)
[10/15 23:16:14    313s] % End Save ccopt configuration ... (date=10/15 23:16:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.5M, current mem=1003.5M)
[10/15 23:16:14    313s] % Begin Save netlist data ... (date=10/15 23:16:14, mem=1003.5M)
[10/15 23:16:14    313s] Writing Binary DB to test_stage_7.enc.dat/DLX.v.bin in single-threaded mode...
[10/15 23:16:14    313s] % End Save netlist data ... (date=10/15 23:16:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.5M, current mem=1003.5M)
[10/15 23:16:14    313s] Saving symbol-table file ...
[10/15 23:16:14    313s] Saving congestion map file test_stage_7.enc.dat/DLX.route.congmap.gz ...
[10/15 23:16:15    313s] % Begin Save AAE data ... (date=10/15 23:16:15, mem=1004.0M)
[10/15 23:16:15    313s] Saving AAE Data ...
[10/15 23:16:15    313s] % End Save AAE data ... (date=10/15 23:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.0M, current mem=1004.0M)
[10/15 23:16:15    313s] Saving preference file test_stage_7.enc.dat/gui.pref.tcl ...
[10/15 23:16:15    313s] Saving mode setting ...
[10/15 23:16:15    313s] Saving global file ...
[10/15 23:16:15    313s] % Begin Save floorplan data ... (date=10/15 23:16:15, mem=1005.1M)
[10/15 23:16:15    313s] Saving floorplan file ...
[10/15 23:16:16    313s] % End Save floorplan data ... (date=10/15 23:16:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1005.1M, current mem=1005.1M)
[10/15 23:16:16    313s] Saving Drc markers ...
[10/15 23:16:16    313s] ... No Drc file written since there is no markers found.
[10/15 23:16:16    313s] % Begin Save placement data ... (date=10/15 23:16:16, mem=1005.1M)
[10/15 23:16:16    313s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:16:16    313s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:16:16    313s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1187.1M) ***
[10/15 23:16:16    313s] % End Save placement data ... (date=10/15 23:16:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1005.2M, current mem=1005.2M)
[10/15 23:16:16    313s] % Begin Save routing data ... (date=10/15 23:16:16, mem=1005.2M)
[10/15 23:16:16    313s] Saving route file ...
[10/15 23:16:16    313s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1184.1M) ***
[10/15 23:16:16    313s] % End Save routing data ... (date=10/15 23:16:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=1005.3M, current mem=1005.3M)
[10/15 23:16:16    313s] Saving property file test_stage_7.enc.dat/DLX.prop
[10/15 23:16:16    313s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1187.1M) ***
[10/15 23:16:16    313s] % Begin Save power constraints data ... (date=10/15 23:16:16, mem=1005.7M)
[10/15 23:16:16    314s] % End Save power constraints data ... (date=10/15 23:16:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1005.8M, current mem=1005.8M)
[10/15 23:16:29    326s] Generated self-contained design test_stage_7.enc.dat
[10/15 23:16:30    327s] #% End save design ... (date=10/15 23:16:30, total cpu=0:00:14.3, real=0:00:16.0, peak res=1010.3M, current mem=1010.3M)
[10/15 23:16:30    327s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:16:30    327s] 
[10/15 23:16:57    336s] <CMD> setDelayCalMode -siAware false
[10/15 23:17:17    343s] <CMD> timeDesign -preCTS
[10/15 23:17:17    343s] #optDebug: fT-S <1 1 0 0 0>
[10/15 23:17:17    343s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/15 23:17:17    343s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/15 23:17:17    343s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:17:17    343s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1218.4M
[10/15 23:17:17    343s] All LLGs are deleted
[10/15 23:17:17    343s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1218.4M
[10/15 23:17:17    343s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1218.4M
[10/15 23:17:17    343s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1218.4M
[10/15 23:17:17    343s] Start to check current routing status for nets...
[10/15 23:17:17    343s] All nets are already routed correctly.
[10/15 23:17:17    343s] End to check current routing status for nets (mem=1218.4M)
[10/15 23:17:17    343s] Extraction called for design 'DLX' of instances=6165 and nets=8043 using extraction engine 'preRoute' .
[10/15 23:17:17    343s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:17:17    343s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:17:17    343s] PreRoute RC Extraction called for design DLX.
[10/15 23:17:17    343s] RC Extraction called in multi-corner(1) mode.
[10/15 23:17:17    343s] RCMode: PreRoute
[10/15 23:17:17    343s]       RC Corner Indexes            0   
[10/15 23:17:17    343s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:17:17    343s] Resistance Scaling Factor    : 1.00000 
[10/15 23:17:17    343s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:17:17    343s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:17:17    343s] Shrink Factor                : 1.00000
[10/15 23:17:17    343s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:17:17    343s] Using capacitance table file ...
[10/15 23:17:17    343s] LayerId::1 widthSet size::4
[10/15 23:17:17    343s] LayerId::2 widthSet size::4
[10/15 23:17:17    343s] LayerId::3 widthSet size::4
[10/15 23:17:17    343s] LayerId::4 widthSet size::4
[10/15 23:17:17    343s] LayerId::5 widthSet size::4
[10/15 23:17:17    343s] LayerId::6 widthSet size::4
[10/15 23:17:17    343s] LayerId::7 widthSet size::4
[10/15 23:17:17    343s] LayerId::8 widthSet size::4
[10/15 23:17:17    343s] LayerId::9 widthSet size::4
[10/15 23:17:17    343s] LayerId::10 widthSet size::3
[10/15 23:17:17    343s] Updating RC grid for preRoute extraction ...
[10/15 23:17:17    343s] Initializing multi-corner capacitance tables ... 
[10/15 23:17:17    343s] Initializing multi-corner resistance tables ...
[10/15 23:17:17    343s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:17:17    343s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:17:17    343s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.247646 ; uaWl: 1.000000 ; uaWlH: 0.251303 ; aWlH: 0.000000 ; Pmax: 0.842100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/15 23:17:18    344s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1218.438M)
[10/15 23:17:18    344s] Effort level <high> specified for reg2reg path_group
[10/15 23:17:18    344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1230.7M
[10/15 23:17:18    344s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1230.7M
[10/15 23:17:18    344s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1230.7M
[10/15 23:17:18    344s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.013, MEM:1254.7M
[10/15 23:17:18    344s] Fast DP-INIT is on for default
[10/15 23:17:18    344s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.026, MEM:1254.7M
[10/15 23:17:18    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.030, MEM:1254.7M
[10/15 23:17:18    344s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1254.7M
[10/15 23:17:18    344s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1254.7M
[10/15 23:17:18    344s] Starting delay calculation for Setup views
[10/15 23:17:18    344s] #################################################################################
[10/15 23:17:18    344s] # Design Stage: PreRoute
[10/15 23:17:18    344s] # Design Name: DLX
[10/15 23:17:18    344s] # Design Mode: 90nm
[10/15 23:17:18    344s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:17:18    344s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:17:18    344s] # Signoff Settings: SI Off 
[10/15 23:17:18    344s] #################################################################################
[10/15 23:17:18    344s] Calculate delays in Single mode...
[10/15 23:17:18    344s] Topological Sorting (REAL = 0:00:00.0, MEM = 1252.7M, InitMEM = 1252.7M)
[10/15 23:17:18    344s] Start delay calculation (fullDC) (1 T). (MEM=1252.74)
[10/15 23:17:19    345s] End AAE Lib Interpolated Model. (MEM=1264.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:17:25    351s] Total number of fetched objects 7559
[10/15 23:17:25    351s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[10/15 23:17:25    351s] End delay calculation. (MEM=1272.95 CPU=0:00:05.3 REAL=0:00:05.0)
[10/15 23:17:25    351s] End delay calculation (fullDC). (MEM=1272.95 CPU=0:00:06.5 REAL=0:00:07.0)
[10/15 23:17:25    351s] *** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1272.9M) ***
[10/15 23:17:26    352s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:05:52 mem=1272.9M)
[10/15 23:17:29    353s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.151  |  0.082  | -0.151  |
|           TNS (ns):| -1.451  |  0.000  | -1.451  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|  1114   |   44    |  1091   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     94 (94)      |   -1.349   |     94 (94)      |
|   max_tran     |    53 (1794)     |   -0.446   |    53 (1794)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.885%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/15 23:17:29    353s] Total CPU time: 10.1 sec
[10/15 23:17:29    353s] Total Real time: 12.0 sec
[10/15 23:17:29    353s] Total Memory Usage: 1250.207031 Mbytes
[10/15 23:17:29    353s] 
[10/15 23:17:29    353s] =============================================================================================
[10/15 23:17:29    353s]  Final TAT Report for timeDesign
[10/15 23:17:29    353s] =============================================================================================
[10/15 23:17:29    353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:17:29    353s] ---------------------------------------------------------------------------------------------
[10/15 23:17:29    353s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:17:29    353s] [ TimingUpdate           ]      1   0:00:00.8  (   6.8 % )     0:00:07.4 /  0:00:07.4    1.0
[10/15 23:17:29    353s] [ FullDelayCalc          ]      1   0:00:06.6  (  53.3 % )     0:00:06.6 /  0:00:06.6    1.0
[10/15 23:17:29    353s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:11.0 /  0:00:08.7    0.8
[10/15 23:17:29    353s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:17:29    353s] [ DrvReport              ]      1   0:00:02.1  (  16.9 % )     0:00:02.9 /  0:00:00.7    0.2
[10/15 23:17:29    353s] [ GenerateReports        ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:17:29    353s] [ ReportTranViolation    ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.1    0.4
[10/15 23:17:29    353s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[10/15 23:17:29    353s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:17:29    353s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:17:29    353s] [ GenerateDrvReportData  ]      1   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/15 23:17:29    353s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:17:29    353s] [ MISC                   ]          0:00:01.4  (  11.1 % )     0:00:01.4 /  0:00:01.4    1.0
[10/15 23:17:29    353s] ---------------------------------------------------------------------------------------------
[10/15 23:17:29    353s]  timeDesign TOTAL                   0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:10.1    0.8
[10/15 23:17:29    353s] ---------------------------------------------------------------------------------------------
[10/15 23:17:29    353s] 
[10/15 23:17:29    353s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:17:40    357s] <CMD> report_timing
[10/15 23:17:52    361s] <CMD> timeDesign -preCTS -hold
[10/15 23:17:52    361s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:17:52    361s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1228.7M
[10/15 23:17:52    361s] All LLGs are deleted
[10/15 23:17:52    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1228.7M
[10/15 23:17:52    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1228.7M
[10/15 23:17:52    361s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1228.7M
[10/15 23:17:52    361s] Start to check current routing status for nets...
[10/15 23:17:52    362s] All nets are already routed correctly.
[10/15 23:17:52    362s] End to check current routing status for nets (mem=1228.7M)
[10/15 23:17:52    362s] Effort level <high> specified for reg2reg path_group
[10/15 23:17:53    362s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1239.2M
[10/15 23:17:53    362s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1239.2M
[10/15 23:17:53    362s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1239.2M
[10/15 23:17:53    362s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.013, MEM:1256.0M
[10/15 23:17:53    362s] Fast DP-INIT is on for default
[10/15 23:17:53    362s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1256.0M
[10/15 23:17:53    362s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.030, MEM:1256.0M
[10/15 23:17:53    362s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1256.0M
[10/15 23:17:53    362s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1256.0M
[10/15 23:17:53    362s] Starting delay calculation for Hold views
[10/15 23:17:53    362s] #################################################################################
[10/15 23:17:53    362s] # Design Stage: PreRoute
[10/15 23:17:53    362s] # Design Name: DLX
[10/15 23:17:53    362s] # Design Mode: 90nm
[10/15 23:17:53    362s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:17:53    362s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:17:53    362s] # Signoff Settings: SI Off 
[10/15 23:17:53    362s] #################################################################################
[10/15 23:17:53    362s] Calculate delays in Single mode...
[10/15 23:17:53    363s] Topological Sorting (REAL = 0:00:00.0, MEM = 1254.0M, InitMEM = 1254.0M)
[10/15 23:17:53    363s] Start delay calculation (fullDC) (1 T). (MEM=1253.98)
[10/15 23:17:53    363s] End AAE Lib Interpolated Model. (MEM=1265.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:17:58    368s] Total number of fetched objects 7559
[10/15 23:17:58    368s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/15 23:17:58    368s] End delay calculation. (MEM=1281.18 CPU=0:00:04.4 REAL=0:00:04.0)
[10/15 23:17:58    368s] End delay calculation (fullDC). (MEM=1281.18 CPU=0:00:05.3 REAL=0:00:05.0)
[10/15 23:17:58    368s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1281.2M) ***
[10/15 23:17:58    368s] Turning on fast DC mode./n*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:06:09 mem=1281.2M)
[10/15 23:18:00    369s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.202  |  0.079  | -0.202  |
|           TNS (ns):| -8.593  |  0.000  | -8.593  |
|    Violating Paths:|   46    |    0    |   46    |
|          All Paths:|  1114   |   44    |  1091   |
+--------------------+---------+---------+---------+

Density: 57.885%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/15 23:18:00    369s] Total CPU time: 7.87 sec
[10/15 23:18:00    369s] Total Real time: 8.0 sec
[10/15 23:18:00    369s] Total Memory Usage: 1215.660156 Mbytes
[10/15 23:18:00    369s] 
[10/15 23:18:00    369s] =============================================================================================
[10/15 23:18:00    369s]  Final TAT Report for timeDesign
[10/15 23:18:00    369s] =============================================================================================
[10/15 23:18:00    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:18:00    369s] ---------------------------------------------------------------------------------------------
[10/15 23:18:00    369s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:00    369s] [ TimingUpdate           ]      1   0:00:00.7  (   8.6 % )     0:00:06.1 /  0:00:06.1    1.0
[10/15 23:18:00    369s] [ FullDelayCalc          ]      1   0:00:05.4  (  69.1 % )     0:00:05.4 /  0:00:05.4    1.0
[10/15 23:18:00    369s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:06.7 /  0:00:06.7    1.0
[10/15 23:18:00    369s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:18:00    369s] [ GenerateReports        ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:18:00    369s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:18:00    369s] [ MISC                   ]          0:00:01.2  (  15.2 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:18:00    369s] ---------------------------------------------------------------------------------------------
[10/15 23:18:00    369s]  timeDesign TOTAL                   0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:07.9    1.0
[10/15 23:18:00    369s] ---------------------------------------------------------------------------------------------
[10/15 23:18:00    369s] 
[10/15 23:18:16    375s] <CMD> optDesign -preCTS
[10/15 23:18:16    375s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1020.3M, totSessionCpu=0:06:16 **
[10/15 23:18:16    375s] Executing: place_opt_design -opt
[10/15 23:18:16    375s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/15 23:18:16    375s] *** Starting GigaPlace ***
[10/15 23:18:16    375s] **INFO: User settings:
[10/15 23:18:16    375s] setExtractRCMode -engine                            preRoute
[10/15 23:18:16    375s] setUsefulSkewMode -maxAllowedDelay                  1
[10/15 23:18:16    375s] setUsefulSkewMode -maxSkew                          false
[10/15 23:18:16    375s] setUsefulSkewMode -noBoundary                       false
[10/15 23:18:16    375s] setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[10/15 23:18:16    375s] setDelayCalMode -enable_high_fanout                 true
[10/15 23:18:16    375s] setDelayCalMode -eng_copyNetPropToNewNet            true
[10/15 23:18:16    375s] setDelayCalMode -engine                             aae
[10/15 23:18:16    375s] setDelayCalMode -ignoreNetLoad                      false
[10/15 23:18:16    375s] setDelayCalMode -SIAware                            false
[10/15 23:18:16    375s] setPlaceMode -maxRouteLayer                         6
[10/15 23:18:16    375s] setPlaceMode -place_design_floorplan_mode           false
[10/15 23:18:16    375s] setPlaceMode -place_detail_check_route              false
[10/15 23:18:16    375s] setPlaceMode -place_detail_preserve_routing         true
[10/15 23:18:16    375s] setPlaceMode -place_detail_remove_affected_routing  false
[10/15 23:18:16    375s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/15 23:18:16    375s] setPlaceMode -place_global_clock_gate_aware         true
[10/15 23:18:16    375s] setPlaceMode -place_global_cong_effort              auto
[10/15 23:18:16    375s] setPlaceMode -place_global_ignore_scan              true
[10/15 23:18:16    375s] setPlaceMode -place_global_ignore_spare             false
[10/15 23:18:16    375s] setPlaceMode -place_global_module_aware_spare       false
[10/15 23:18:16    375s] setPlaceMode -place_global_place_io_pins            true
[10/15 23:18:16    375s] setPlaceMode -place_global_reorder_scan             true
[10/15 23:18:16    375s] setPlaceMode -powerDriven                           false
[10/15 23:18:16    375s] setPlaceMode -timingDriven                          true
[10/15 23:18:16    375s] setAnalysisMode -analysisType                       single
[10/15 23:18:16    375s] setAnalysisMode -checkType                          setup
[10/15 23:18:16    375s] setAnalysisMode -clkSrcPath                         true
[10/15 23:18:16    375s] setAnalysisMode -clockPropagation                   forcedIdeal
[10/15 23:18:16    375s] setAnalysisMode -virtualIPO                         false
[10/15 23:18:16    375s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/15 23:18:16    375s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/15 23:18:16    375s] 
[10/15 23:18:16    375s] #optDebug: fT-E <X 2 3 1 0>
[10/15 23:18:16    375s] OPERPROF: Starting DPlace-Init at level 1, MEM:1215.7M
[10/15 23:18:16    375s] z: 2, totalTracks: 1
[10/15 23:18:16    375s] z: 4, totalTracks: 1
[10/15 23:18:16    375s] z: 6, totalTracks: 1
[10/15 23:18:16    375s] z: 8, totalTracks: 1
[10/15 23:18:16    375s] #spOpts: mergeVia=F 
[10/15 23:18:16    375s] All LLGs are deleted
[10/15 23:18:16    375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1215.7M
[10/15 23:18:16    375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1215.2M
[10/15 23:18:16    375s] # Building DLX llgBox search-tree.
[10/15 23:18:16    375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1215.2M
[10/15 23:18:16    375s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1215.2M
[10/15 23:18:16    375s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:18:16    375s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1215.2M
[10/15 23:18:16    375s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.017, MEM:1247.2M
[10/15 23:18:16    375s] SiteArray: non-trimmed site array dimensions = 108 x 803
[10/15 23:18:16    375s] SiteArray: use 442,368 bytes
[10/15 23:18:16    375s] SiteArray: current memory after site array memory allocation 1247.7M
[10/15 23:18:16    375s] SiteArray: FP blocked sites are writable
[10/15 23:18:16    375s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:18:16    375s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.036, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:     Starting CMU at level 3, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.042, MEM:1247.7M
[10/15 23:18:16    375s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1247.7MB).
[10/15 23:18:16    375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.066, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1247.7M
[10/15 23:18:16    375s] All LLGs are deleted
[10/15 23:18:16    375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.045, MEM:1247.7M
[10/15 23:18:16    375s] VSMManager cleared!
[10/15 23:18:16    375s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1022.3M, totSessionCpu=0:06:16 **
[10/15 23:18:16    375s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/15 23:18:16    375s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:16    375s] GigaOpt running with 1 threads.
[10/15 23:18:16    375s] Info: 1 threads available for lower-level modules during optimization.
[10/15 23:18:16    375s] OPERPROF: Starting DPlace-Init at level 1, MEM:1247.7M
[10/15 23:18:16    375s] z: 2, totalTracks: 1
[10/15 23:18:16    375s] z: 4, totalTracks: 1
[10/15 23:18:16    375s] z: 6, totalTracks: 1
[10/15 23:18:16    375s] z: 8, totalTracks: 1
[10/15 23:18:16    375s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:16    375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1247.7M
[10/15 23:18:16    375s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:18:16    375s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.015, MEM:1247.7M
[10/15 23:18:16    375s] Fast DP-INIT is on for default
[10/15 23:18:16    375s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:18:16    375s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:     Starting CMU at level 3, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1247.7M
[10/15 23:18:16    375s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1247.7MB).
[10/15 23:18:16    375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1247.7M
[10/15 23:18:16    375s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:1247.7M
[10/15 23:18:16    375s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:16    375s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:16    375s] 
[10/15 23:18:16    375s] Creating Lib Analyzer ...
[10/15 23:18:16    375s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:17    375s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:18:17    375s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:18:17    375s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:18:17    375s] 
[10/15 23:18:17    375s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:17    376s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:17 mem=1253.7M
[10/15 23:18:17    376s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:17 mem=1253.7M
[10/15 23:18:17    376s] Creating Lib Analyzer, finished. 
[10/15 23:18:17    376s] #optDebug: fT-S <1 2 3 1 0>
[10/15 23:18:17    376s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1027.9M, totSessionCpu=0:06:17 **
[10/15 23:18:17    376s] *** optDesign -preCTS ***
[10/15 23:18:17    376s] DRC Margin: user margin 0.0; extra margin 0.2
[10/15 23:18:17    376s] Setup Target Slack: user slack 0; extra slack 0.0
[10/15 23:18:17    376s] Hold Target Slack: user slack 0
[10/15 23:18:17    376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1253.7M
[10/15 23:18:17    376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1253.7M
[10/15 23:18:17    376s] Multi-VT timing optimization disabled based on library information.
[10/15 23:18:17    376s] Deleting Cell Server ...
[10/15 23:18:17    376s] Deleting Lib Analyzer.
[10/15 23:18:17    376s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:18:17    376s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:18:17    376s] Summary for sequential cells identification: 
[10/15 23:18:17    376s]   Identified SBFF number: 16
[10/15 23:18:17    376s]   Identified MBFF number: 0
[10/15 23:18:17    376s]   Identified SB Latch number: 0
[10/15 23:18:17    376s]   Identified MB Latch number: 0
[10/15 23:18:17    376s]   Not identified SBFF number: 0
[10/15 23:18:17    376s]   Not identified MBFF number: 0
[10/15 23:18:17    376s]   Not identified SB Latch number: 0
[10/15 23:18:17    376s]   Not identified MB Latch number: 0
[10/15 23:18:17    376s]   Number of sequential cells which are not FFs: 13
[10/15 23:18:17    376s]  Visiting view : default
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:18:17    376s]  Visiting view : default
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:18:17    376s]  Setting StdDelay to 10.10
[10/15 23:18:17    376s] Creating Cell Server, finished. 
[10/15 23:18:17    376s] 
[10/15 23:18:17    376s] Deleting Cell Server ...
[10/15 23:18:17    376s] 
[10/15 23:18:17    376s] Creating Lib Analyzer ...
[10/15 23:18:17    376s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:18:17    376s] Summary for sequential cells identification: 
[10/15 23:18:17    376s]   Identified SBFF number: 16
[10/15 23:18:17    376s]   Identified MBFF number: 0
[10/15 23:18:17    376s]   Identified SB Latch number: 0
[10/15 23:18:17    376s]   Identified MB Latch number: 0
[10/15 23:18:17    376s]   Not identified SBFF number: 0
[10/15 23:18:17    376s]   Not identified MBFF number: 0
[10/15 23:18:17    376s]   Not identified SB Latch number: 0
[10/15 23:18:17    376s]   Not identified MB Latch number: 0
[10/15 23:18:17    376s]   Number of sequential cells which are not FFs: 13
[10/15 23:18:17    376s]  Visiting view : default
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:18:17    376s]  Visiting view : default
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:18:17    376s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:18:17    376s]  Setting StdDelay to 10.10
[10/15 23:18:17    376s] Creating Cell Server, finished. 
[10/15 23:18:17    376s] 
[10/15 23:18:17    376s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:17    376s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:18:17    376s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:18:17    376s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:18:17    376s] 
[10/15 23:18:17    376s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:18    377s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:17 mem=1253.7M
[10/15 23:18:18    377s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:17 mem=1253.7M
[10/15 23:18:18    377s] Creating Lib Analyzer, finished. 
[10/15 23:18:18    377s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1253.7M
[10/15 23:18:18    377s] All LLGs are deleted
[10/15 23:18:18    377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1253.7M
[10/15 23:18:18    377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1253.7M
[10/15 23:18:18    377s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:1253.7M
[10/15 23:18:18    377s] ### Creating LA Mngr. totSessionCpu=0:06:17 mem=1253.7M
[10/15 23:18:18    377s] ### Creating LA Mngr, finished. totSessionCpu=0:06:17 mem=1253.7M
[10/15 23:18:18    377s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1253.68 MB )
[10/15 23:18:18    377s] (I)       Started Import and model ( Curr Mem: 1253.68 MB )
[10/15 23:18:18    377s] (I)       Started Create place DB ( Curr Mem: 1253.68 MB )
[10/15 23:18:18    377s] (I)       Started Import place data ( Curr Mem: 1253.68 MB )
[10/15 23:18:18    377s] (I)       Started Read instances and placement ( Curr Mem: 1253.68 MB )
[10/15 23:18:18    377s] (I)       Number of ignored instance 0
[10/15 23:18:18    377s] (I)       Number of inbound cells 0
[10/15 23:18:18    377s] (I)       numMoveCells=6165, numMacros=0  numPads=162  numMultiRowHeightInsts=0
[10/15 23:18:18    377s] (I)       cell height: 2800, count: 6165
[10/15 23:18:18    377s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read nets ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Number of nets = 6886 ( 287 ignored )
[10/15 23:18:18    377s] (I)       Finished Read nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Read rows... (mem=1254.7M)
[10/15 23:18:18    377s] (I)       Done Read rows (cpu=0.000s, mem=1254.7M)
[10/15 23:18:18    377s] (I)       Identified Clock instances: Flop 2094, Clock buffer/inverter 0, Gate 0, Logic 0
[10/15 23:18:18    377s] (I)       Read module constraints... (mem=1254.7M)
[10/15 23:18:18    377s] (I)       Done Read module constraints (cpu=0.000s, mem=1254.7M)
[10/15 23:18:18    377s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Create route DB ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       == Non-default Options ==
[10/15 23:18:18    377s] (I)       Maximum routing layer                              : 10
[10/15 23:18:18    377s] (I)       Buffering-aware routing                            : true
[10/15 23:18:18    377s] (I)       Spread congestion away from blockages              : true
[10/15 23:18:18    377s] (I)       Number of threads                                  : 1
[10/15 23:18:18    377s] (I)       Overflow penalty cost                              : 10
[10/15 23:18:18    377s] (I)       Punch through distance                             : 1940.510000
[10/15 23:18:18    377s] (I)       Source-to-sink ratio                               : 0.300000
[10/15 23:18:18    377s] (I)       Method to set GCell size                           : row
[10/15 23:18:18    377s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:18:18    377s] (I)       Started Import route data ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Use row-based GCell size
[10/15 23:18:18    377s] (I)       Use row-based GCell align
[10/15 23:18:18    377s] (I)       GCell unit size   : 2800
[10/15 23:18:18    377s] (I)       GCell multiplier  : 1
[10/15 23:18:18    377s] (I)       GCell row height  : 2800
[10/15 23:18:18    377s] (I)       Actual row height : 2800
[10/15 23:18:18    377s] (I)       GCell align ref   : 10260 10080
[10/15 23:18:18    377s] [NR-eGR] Track table information for default rule: 
[10/15 23:18:18    377s] [NR-eGR] metal1 has no routable track
[10/15 23:18:18    377s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal7 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal8 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal9 has single uniform track structure
[10/15 23:18:18    377s] [NR-eGR] metal10 has single uniform track structure
[10/15 23:18:18    377s] (I)       ===========================================================================
[10/15 23:18:18    377s] (I)       == Report All Rule Vias ==
[10/15 23:18:18    377s] (I)       ===========================================================================
[10/15 23:18:18    377s] (I)        Via Rule : (Default)
[10/15 23:18:18    377s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:18:18    377s] (I)       ---------------------------------------------------------------------------
[10/15 23:18:18    377s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/15 23:18:18    377s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/15 23:18:18    377s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:18:18    377s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:18:18    377s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:18:18    377s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:18:18    377s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:18:18    377s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:18:18    377s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:18:18    377s] (I)       ===========================================================================
[10/15 23:18:18    377s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read routing blockages ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read instance blockages ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read PG blockages ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] [NR-eGR] Read 3800 PG shapes
[10/15 23:18:18    377s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read boundary cut boxes ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:18:18    377s] [NR-eGR] #Instance Blockages : 0
[10/15 23:18:18    377s] [NR-eGR] #PG Blockages       : 3800
[10/15 23:18:18    377s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:18:18    377s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:18:18    377s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read blackboxes ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:18:18    377s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read prerouted ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:18:18    377s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read unlegalized nets ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] (I)       Started Read nets ( Curr Mem: 1254.75 MB )
[10/15 23:18:18    377s] [NR-eGR] Read numTotalNets=6886  numIgnoredNets=0
[10/15 23:18:18    377s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Set up via pillars ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       early_global_route_priority property id does not exist.
[10/15 23:18:18    377s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Model blockages into capacity
[10/15 23:18:18    377s] (I)       Read Num Blocks=3800  Num Prerouted Wires=0  Num CS=0
[10/15 23:18:18    377s] (I)       Started Initialize 3D capacity ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 6 (H) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 7 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 8 (H) : #blockages 476 : #preroutes 0
[10/15 23:18:18    377s] (I)       Layer 9 (V) : #blockages 272 : #preroutes 0
[10/15 23:18:18    377s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       -- layer congestion ratio --
[10/15 23:18:18    377s] (I)       Layer 1 : 0.100000
[10/15 23:18:18    377s] (I)       Layer 2 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 3 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 4 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 5 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 6 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 7 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 8 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 9 : 0.700000
[10/15 23:18:18    377s] (I)       Layer 10 : 0.700000
[10/15 23:18:18    377s] (I)       ----------------------------
[10/15 23:18:18    377s] (I)       Number of ignored nets                =      0
[10/15 23:18:18    377s] (I)       Number of connected nets              =      0
[10/15 23:18:18    377s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:18:18    377s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:18:18    377s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:18:18    377s] (I)       Finished Import route data ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Read aux data ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Constructing bin map
[10/15 23:18:18    377s] (I)       Initialize bin information with width=5600 height=5600
[10/15 23:18:18    377s] (I)       Done constructing bin map
[10/15 23:18:18    377s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Others data preparation ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:18:18    377s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Create route kernel ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Ndr track 0 does not exist
[10/15 23:18:18    377s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:18:18    377s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:18:18    377s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:18:18    377s] (I)       Site width          :   380  (dbu)
[10/15 23:18:18    377s] (I)       Row height          :  2800  (dbu)
[10/15 23:18:18    377s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:18:18    377s] (I)       GCell width         :  2800  (dbu)
[10/15 23:18:18    377s] (I)       GCell height        :  2800  (dbu)
[10/15 23:18:18    377s] (I)       Grid                :   116   115    10
[10/15 23:18:18    377s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/15 23:18:18    377s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/15 23:18:18    377s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/15 23:18:18    377s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/15 23:18:18    377s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/15 23:18:18    377s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/15 23:18:18    377s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/15 23:18:18    377s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/15 23:18:18    377s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/15 23:18:18    377s] (I)       Total num of tracks :     0   857  1152   581   575   581   191   193   100    96
[10/15 23:18:18    377s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/15 23:18:18    377s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/15 23:18:18    377s] (I)       --------------------------------------------------------
[10/15 23:18:18    377s] 
[10/15 23:18:18    377s] [NR-eGR] ============ Routing rule table ============
[10/15 23:18:18    377s] [NR-eGR] Rule id: 0  Nets: 6886 
[10/15 23:18:18    377s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:18:18    377s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/15 23:18:18    377s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:18:18    377s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:18:18    377s] [NR-eGR] ========================================
[10/15 23:18:18    377s] [NR-eGR] 
[10/15 23:18:18    377s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer7 : = 800 / 22156 (3.61%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer8 : = 874 / 22195 (3.94%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer9 : = 1245 / 11600 (10.73%)
[10/15 23:18:18    377s] (I)       blocked tracks on layer10 : = 2866 / 11040 (25.96%)
[10/15 23:18:18    377s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Reset routing kernel
[10/15 23:18:18    377s] (I)       Started Global Routing ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Initialization ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       totalPins=22936  totalGlobalPin=22590 (98.49%)
[10/15 23:18:18    377s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Net group 1 ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Generate topology ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       total 2D Cap : 490203 = (230919 H, 259284 V)
[10/15 23:18:18    377s] (I)       #blocked areas for congestion spreading : 0
[10/15 23:18:18    377s] [NR-eGR] Layer group 1: route 6886 net(s) in layer range [2, 10]
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] (I)       ============  Phase 1a Route ============
[10/15 23:18:18    377s] (I)       Started Phase 1a ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Pattern routing ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Usage: 56579 = (30641 H, 25938 V) = (13.27% H, 10.00% V) = (4.290e+04um H, 3.631e+04um V)
[10/15 23:18:18    377s] (I)       Started Add via demand to 2D ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] (I)       ============  Phase 1b Route ============
[10/15 23:18:18    377s] (I)       Started Phase 1b ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Usage: 56579 = (30641 H, 25938 V) = (13.27% H, 10.00% V) = (4.290e+04um H, 3.631e+04um V)
[10/15 23:18:18    377s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.921060e+04um
[10/15 23:18:18    377s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] (I)       ============  Phase 1c Route ============
[10/15 23:18:18    377s] (I)       Started Phase 1c ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Usage: 56579 = (30641 H, 25938 V) = (13.27% H, 10.00% V) = (4.290e+04um H, 3.631e+04um V)
[10/15 23:18:18    377s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] (I)       ============  Phase 1d Route ============
[10/15 23:18:18    377s] (I)       Started Phase 1d ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Usage: 56579 = (30641 H, 25938 V) = (13.27% H, 10.00% V) = (4.290e+04um H, 3.631e+04um V)
[10/15 23:18:18    377s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] (I)       ============  Phase 1e Route ============
[10/15 23:18:18    377s] (I)       Started Phase 1e ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Route legalization ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Usage: 56579 = (30641 H, 25938 V) = (13.27% H, 10.00% V) = (4.290e+04um H, 3.631e+04um V)
[10/15 23:18:18    377s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.921060e+04um
[10/15 23:18:18    377s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] (I)       ============  Phase 1l Route ============
[10/15 23:18:18    377s] (I)       Started Phase 1l ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Layer assignment (1T) ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Layer assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Net group 1 ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Clean cong LA ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:18:18    377s] (I)       Layer  2:      97044     23152         4           0       97440    ( 0.00%) 
[10/15 23:18:18    377s] (I)       Layer  3:     131979     32014         0           0      132250    ( 0.00%) 
[10/15 23:18:18    377s] (I)       Layer  4:      65623     11354         0           0       66120    ( 0.00%) 
[10/15 23:18:18    377s] (I)       Layer  5:      65591      2241         0           0       66125    ( 0.00%) 
[10/15 23:18:18    377s] (I)       Layer  6:      65475      2559         0           0       66120    ( 0.00%) 
[10/15 23:18:18    377s] (I)       Layer  7:      21335        31         0         243       21798    ( 1.10%) 
[10/15 23:18:18    377s] (I)       Layer  8:      21128        87         0         726       21313    ( 3.29%) 
[10/15 23:18:18    377s] (I)       Layer  9:      10355         0         0        2511        9060    (21.70%) 
[10/15 23:18:18    377s] (I)       Layer 10:       8107         0         0        4260        6760    (38.66%) 
[10/15 23:18:18    377s] (I)       Total:        486637     71438         4        7740      486986    ( 1.56%) 
[10/15 23:18:18    377s] (I)       
[10/15 23:18:18    377s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:18:18    377s] [NR-eGR]                        OverCon            
[10/15 23:18:18    377s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:18:18    377s] [NR-eGR]       Layer                (1)    OverCon 
[10/15 23:18:18    377s] [NR-eGR] ----------------------------------------------
[10/15 23:18:18    377s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal2  (2)         4( 0.03%)   ( 0.03%) 
[10/15 23:18:18    377s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR] ----------------------------------------------
[10/15 23:18:18    377s] [NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[10/15 23:18:18    377s] [NR-eGR] 
[10/15 23:18:18    377s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Export 3D cong map ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       total 2D Cap : 491086 = (231332 H, 259754 V)
[10/15 23:18:18    377s] (I)       Started Export 2D cong map ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:18:18    377s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:18:18    377s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Free existing wires ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       ============= Track Assignment ============
[10/15 23:18:18    377s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Started Track Assignment (1T) ( Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/15 23:18:18    377s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:18    377s] (I)       Run Multi-thread track assignment
[10/15 23:18:19    378s] (I)       Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Started Export ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Started Export DB wires ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Started Export all nets ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Finished Export all nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Started Set wire vias ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Finished Export DB wires ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:18:19    378s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 22887
[10/15 23:18:19    378s] [NR-eGR] metal2  (2V) length: 2.109076e+04um, number of vias: 28488
[10/15 23:18:19    378s] [NR-eGR] metal3  (3H) length: 4.109975e+04um, number of vias: 9990
[10/15 23:18:19    378s] [NR-eGR] metal4  (4V) length: 1.515076e+04um, number of vias: 742
[10/15 23:18:19    378s] [NR-eGR] metal5  (5H) length: 2.920145e+03um, number of vias: 464
[10/15 23:18:19    378s] [NR-eGR] metal6  (6V) length: 3.587850e+03um, number of vias: 14
[10/15 23:18:19    378s] [NR-eGR] metal7  (7H) length: 3.302000e+01um, number of vias: 10
[10/15 23:18:19    378s] [NR-eGR] metal8  (8V) length: 1.201200e+02um, number of vias: 0
[10/15 23:18:19    378s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/15 23:18:19    378s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/15 23:18:19    378s] [NR-eGR] Total length: 8.400240e+04um, number of vias: 62595
[10/15 23:18:19    378s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:18:19    378s] [NR-eGR] Total eGR-routed clock nets wire length: 3.538585e+03um 
[10/15 23:18:19    378s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:18:19    378s] (I)       Started Update net boxes ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Finished Update net boxes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Started Update timing ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Started Postprocess design ( Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 1256.28 MB )
[10/15 23:18:19    378s] ### Creating LA Mngr. totSessionCpu=0:06:18 mem=1254.3M
[10/15 23:18:19    378s] LayerId::1 widthSet size::4
[10/15 23:18:19    378s] LayerId::2 widthSet size::4
[10/15 23:18:19    378s] LayerId::3 widthSet size::4
[10/15 23:18:19    378s] LayerId::4 widthSet size::4
[10/15 23:18:19    378s] LayerId::5 widthSet size::4
[10/15 23:18:19    378s] LayerId::6 widthSet size::4
[10/15 23:18:19    378s] LayerId::7 widthSet size::4
[10/15 23:18:19    378s] LayerId::8 widthSet size::4
[10/15 23:18:19    378s] LayerId::9 widthSet size::4
[10/15 23:18:19    378s] LayerId::10 widthSet size::3
[10/15 23:18:19    378s] Updating RC grid for preRoute extraction ...
[10/15 23:18:19    378s] Initializing multi-corner capacitance tables ... 
[10/15 23:18:19    378s] Initializing multi-corner resistance tables ...
[10/15 23:18:19    378s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:19    378s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250921 ; uaWl: 1.000000 ; uaWlH: 0.259658 ; aWlH: 0.000000 ; Pmax: 0.843900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/15 23:18:19    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:18 mem=1254.3M
[10/15 23:18:19    378s] Extraction called for design 'DLX' of instances=6165 and nets=8043 using extraction engine 'preRoute' .
[10/15 23:18:19    378s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:18:19    378s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:18:19    378s] PreRoute RC Extraction called for design DLX.
[10/15 23:18:19    378s] RC Extraction called in multi-corner(1) mode.
[10/15 23:18:19    378s] RCMode: PreRoute
[10/15 23:18:19    378s]       RC Corner Indexes            0   
[10/15 23:18:19    378s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:18:19    378s] Resistance Scaling Factor    : 1.00000 
[10/15 23:18:19    378s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:18:19    378s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:18:19    378s] Shrink Factor                : 1.00000
[10/15 23:18:19    378s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:18:19    378s] Using capacitance table file ...
[10/15 23:18:19    378s] LayerId::1 widthSet size::4
[10/15 23:18:19    378s] LayerId::2 widthSet size::4
[10/15 23:18:19    378s] LayerId::3 widthSet size::4
[10/15 23:18:19    378s] LayerId::4 widthSet size::4
[10/15 23:18:19    378s] LayerId::5 widthSet size::4
[10/15 23:18:19    378s] LayerId::6 widthSet size::4
[10/15 23:18:19    378s] LayerId::7 widthSet size::4
[10/15 23:18:19    378s] LayerId::8 widthSet size::4
[10/15 23:18:19    378s] LayerId::9 widthSet size::4
[10/15 23:18:19    378s] LayerId::10 widthSet size::3
[10/15 23:18:19    378s] Updating RC grid for preRoute extraction ...
[10/15 23:18:19    378s] Initializing multi-corner capacitance tables ... 
[10/15 23:18:19    378s] Initializing multi-corner resistance tables ...
[10/15 23:18:19    378s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:19    378s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.250921 ; uaWl: 1.000000 ; uaWlH: 0.259658 ; aWlH: 0.000000 ; Pmax: 0.843900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/15 23:18:19    378s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1254.277M)
[10/15 23:18:19    378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1254.3M
[10/15 23:18:19    378s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1254.3M
[10/15 23:18:19    378s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1254.3M
[10/15 23:18:19    378s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.014, MEM:1254.3M
[10/15 23:18:19    378s] Fast DP-INIT is on for default
[10/15 23:18:19    378s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.027, MEM:1254.3M
[10/15 23:18:19    378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.030, MEM:1254.3M
[10/15 23:18:19    378s] Starting delay calculation for Setup views
[10/15 23:18:19    378s] #################################################################################
[10/15 23:18:19    378s] # Design Stage: PreRoute
[10/15 23:18:19    378s] # Design Name: DLX
[10/15 23:18:19    378s] # Design Mode: 90nm
[10/15 23:18:19    378s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:18:19    378s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:18:19    378s] # Signoff Settings: SI Off 
[10/15 23:18:19    378s] #################################################################################
[10/15 23:18:20    379s] Calculate delays in Single mode...
[10/15 23:18:20    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 1261.1M, InitMEM = 1261.1M)
[10/15 23:18:20    379s] Start delay calculation (fullDC) (1 T). (MEM=1261.07)
[10/15 23:18:20    379s] End AAE Lib Interpolated Model. (MEM=1272.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:18:25    384s] Total number of fetched objects 7559
[10/15 23:18:25    384s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/15 23:18:25    384s] End delay calculation. (MEM=1288.27 CPU=0:00:04.4 REAL=0:00:04.0)
[10/15 23:18:25    384s] End delay calculation (fullDC). (MEM=1288.27 CPU=0:00:05.3 REAL=0:00:05.0)
[10/15 23:18:25    384s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1288.3M) ***
[10/15 23:18:26    385s] *** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:06:25 mem=1288.3M)
[10/15 23:18:26    385s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.151  |
|           TNS (ns):| -1.452  |
|    Violating Paths:|   13    |
|          All Paths:|  1114   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     94 (94)      |   -1.368   |     94 (94)      |
|   max_tran     |    55 (1858)     |   -0.451   |    55 (1858)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.885%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1058.6M, totSessionCpu=0:06:26 **
[10/15 23:18:26    385s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/15 23:18:26    385s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:26    385s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=1260.5M
[10/15 23:18:26    385s] OPERPROF: Starting DPlace-Init at level 1, MEM:1260.5M
[10/15 23:18:26    385s] z: 2, totalTracks: 1
[10/15 23:18:26    385s] z: 4, totalTracks: 1
[10/15 23:18:26    385s] z: 6, totalTracks: 1
[10/15 23:18:26    385s] z: 8, totalTracks: 1
[10/15 23:18:26    385s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:26    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1260.5M
[10/15 23:18:27    385s] OPERPROF:     Starting CMU at level 3, MEM:1260.5M
[10/15 23:18:27    385s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1260.5M
[10/15 23:18:27    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1260.5M
[10/15 23:18:27    385s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1260.5MB).
[10/15 23:18:27    385s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1260.5M
[10/15 23:18:27    386s] TotalInstCnt at PhyDesignMc Initialization: 6,165
[10/15 23:18:27    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=1260.5M
[10/15 23:18:27    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1260.5M
[10/15 23:18:27    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.046, MEM:1260.5M
[10/15 23:18:27    386s] TotalInstCnt at PhyDesignMc Destruction: 6,165
[10/15 23:18:27    386s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:27    386s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=1260.5M
[10/15 23:18:27    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:1260.5M
[10/15 23:18:27    386s] z: 2, totalTracks: 1
[10/15 23:18:27    386s] z: 4, totalTracks: 1
[10/15 23:18:27    386s] z: 6, totalTracks: 1
[10/15 23:18:27    386s] z: 8, totalTracks: 1
[10/15 23:18:27    386s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:27    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1260.5M
[10/15 23:18:27    386s] OPERPROF:     Starting CMU at level 3, MEM:1260.5M
[10/15 23:18:27    386s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1260.5M
[10/15 23:18:27    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1260.5M
[10/15 23:18:27    386s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1260.5MB).
[10/15 23:18:27    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1260.5M
[10/15 23:18:27    386s] TotalInstCnt at PhyDesignMc Initialization: 6,165
[10/15 23:18:27    386s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=1260.5M
[10/15 23:18:27    386s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1260.5M
[10/15 23:18:27    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:1260.5M
[10/15 23:18:27    386s] TotalInstCnt at PhyDesignMc Destruction: 6,165
[10/15 23:18:27    386s] *** Starting optimizing excluded clock nets MEM= 1260.5M) ***
[10/15 23:18:27    386s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1260.5M) ***
[10/15 23:18:27    386s] The useful skew maximum allowed delay set by user is: 1
[10/15 23:18:28    387s] Deleting Lib Analyzer.
[10/15 23:18:28    387s] Info: 0 don't touch net , 223 undriven nets excluded from IPO operation.
[10/15 23:18:28    387s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:18:28    387s] ### Creating LA Mngr. totSessionCpu=0:06:27 mem=1260.5M
[10/15 23:18:28    387s] ### Creating LA Mngr, finished. totSessionCpu=0:06:27 mem=1260.5M
[10/15 23:18:28    387s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/15 23:18:28    387s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:27.3/0:12:48.4 (0.5), mem = 1260.5M
[10/15 23:18:28    387s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.1
[10/15 23:18:28    387s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:28    387s] ### Creating PhyDesignMc. totSessionCpu=0:06:27 mem=1268.5M
[10/15 23:18:28    387s] OPERPROF: Starting DPlace-Init at level 1, MEM:1268.5M
[10/15 23:18:28    387s] z: 2, totalTracks: 1
[10/15 23:18:28    387s] z: 4, totalTracks: 1
[10/15 23:18:28    387s] z: 6, totalTracks: 1
[10/15 23:18:28    387s] z: 8, totalTracks: 1
[10/15 23:18:28    387s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:28    387s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1268.5M
[10/15 23:18:28    387s] OPERPROF:     Starting CMU at level 3, MEM:1268.5M
[10/15 23:18:28    387s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1268.5M
[10/15 23:18:28    387s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1268.5M
[10/15 23:18:28    387s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1268.5MB).
[10/15 23:18:28    387s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1268.5M
[10/15 23:18:28    387s] TotalInstCnt at PhyDesignMc Initialization: 6,165
[10/15 23:18:28    387s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:27 mem=1268.5M
[10/15 23:18:28    387s] ### Creating TopoMgr, started
[10/15 23:18:28    387s] ### Creating TopoMgr, finished
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:28    387s] 
[10/15 23:18:28    387s] Footprint cell information for calculating maxBufDist
[10/15 23:18:28    387s] *info: There are 9 candidate Buffer cells
[10/15 23:18:28    387s] *info: There are 6 candidate Inverter cells
[10/15 23:18:28    387s] 
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:28    387s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:29    388s] ### Creating RouteCongInterface, started
[10/15 23:18:29    388s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:29    388s] 
[10/15 23:18:29    388s] Creating Lib Analyzer ...
[10/15 23:18:29    388s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:29    388s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:18:29    388s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:18:29    388s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:18:29    388s] 
[10/15 23:18:29    388s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:30    388s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:29 mem=1434.5M
[10/15 23:18:30    389s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:29 mem=1434.5M
[10/15 23:18:30    389s] Creating Lib Analyzer, finished. 
[10/15 23:18:30    389s] 
[10/15 23:18:30    389s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/15 23:18:30    389s] 
[10/15 23:18:30    389s] #optDebug: {0, 1.000}
[10/15 23:18:30    389s] ### Creating RouteCongInterface, finished
[10/15 23:18:31    390s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1453.6M
[10/15 23:18:31    390s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1453.6M
[10/15 23:18:31    390s] 
[10/15 23:18:31    390s] Netlist preparation processing... 
[10/15 23:18:32    391s] Removed 5168 instances
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[31] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[30] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[29] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[28] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[27] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[26] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[25] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[24] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[23] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[22] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[21] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[20] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[19] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[18] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[17] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[16] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[15] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[14] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[13] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (IMPOPT-7098):	WARNING: DRAM_address[12] is an undriven net with 1 fanouts.
[10/15 23:18:32    391s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[10/15 23:18:32    391s] To increase the message display limit, refer to the product command reference manual.
[10/15 23:18:32    391s] *info: Marking 0 isolation instances dont touch
[10/15 23:18:32    391s] *info: Marking 0 level shifter instances dont touch
[10/15 23:18:33    392s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1434.5M
[10/15 23:18:33    392s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:1434.5M
[10/15 23:18:33    392s] TotalInstCnt at PhyDesignMc Destruction: 997
[10/15 23:18:33    392s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.1
[10/15 23:18:33    392s] *** AreaOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:06:32.3/0:12:53.5 (0.5), mem = 1434.5M
[10/15 23:18:33    392s] 
[10/15 23:18:33    392s] =============================================================================================
[10/15 23:18:33    392s]  Step TAT Report for SimplifyNetlist #1
[10/15 23:18:33    392s] =============================================================================================
[10/15 23:18:33    392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:18:33    392s] ---------------------------------------------------------------------------------------------
[10/15 23:18:33    392s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  13.4 % )     0:00:00.7 /  0:00:00.7    1.0
[10/15 23:18:33    392s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:33    392s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:18:33    392s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.8 /  0:00:00.8    1.0
[10/15 23:18:33    392s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (  17.9 % )     0:00:00.9 /  0:00:00.9    1.0
[10/15 23:18:33    392s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[10/15 23:18:33    392s] [ IncrDelayCalc          ]      8   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    0.9
[10/15 23:18:33    392s] [ MISC                   ]          0:00:03.0  (  58.2 % )     0:00:03.0 /  0:00:03.0    1.0
[10/15 23:18:33    392s] ---------------------------------------------------------------------------------------------
[10/15 23:18:33    392s]  SimplifyNetlist #1 TOTAL           0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[10/15 23:18:33    392s] ---------------------------------------------------------------------------------------------
[10/15 23:18:33    392s] 
[10/15 23:18:33    392s] Deleting Lib Analyzer.
[10/15 23:18:33    392s] Begin: GigaOpt high fanout net optimization
[10/15 23:18:33    392s] GigaOpt HFN: use maxLocalDensity 1.2
[10/15 23:18:33    392s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/15 23:18:33    392s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:18:33    392s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:18:33    392s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:32.4/0:12:53.6 (0.5), mem = 1355.5M
[10/15 23:18:33    392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.2
[10/15 23:18:33    392s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:33    392s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=1355.5M
[10/15 23:18:33    392s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:18:33    392s] OPERPROF: Starting DPlace-Init at level 1, MEM:1355.5M
[10/15 23:18:33    392s] z: 2, totalTracks: 1
[10/15 23:18:33    392s] z: 4, totalTracks: 1
[10/15 23:18:33    392s] z: 6, totalTracks: 1
[10/15 23:18:33    392s] z: 8, totalTracks: 1
[10/15 23:18:33    392s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:33    392s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1355.5M
[10/15 23:18:33    392s] OPERPROF:     Starting CMU at level 3, MEM:1355.5M
[10/15 23:18:33    392s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1355.5M
[10/15 23:18:33    392s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1355.5M
[10/15 23:18:33    392s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1355.5MB).
[10/15 23:18:33    392s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1355.5M
[10/15 23:18:33    392s] TotalInstCnt at PhyDesignMc Initialization: 997
[10/15 23:18:33    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=1355.5M
[10/15 23:18:33    392s] ### Creating RouteCongInterface, started
[10/15 23:18:33    392s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:33    392s] 
[10/15 23:18:33    392s] Creating Lib Analyzer ...
[10/15 23:18:33    392s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:33    392s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:18:33    392s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:18:33    392s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:18:33    392s] 
[10/15 23:18:33    392s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:34    393s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:33 mem=1355.5M
[10/15 23:18:34    393s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:33 mem=1355.5M
[10/15 23:18:34    393s] Creating Lib Analyzer, finished. 
[10/15 23:18:34    393s] 
[10/15 23:18:34    393s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/15 23:18:34    393s] 
[10/15 23:18:34    393s] #optDebug: {0, 1.000}
[10/15 23:18:34    393s] ### Creating RouteCongInterface, finished
[10/15 23:18:37    396s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:18:37    396s] Total-nets :: 1040, Stn-nets :: 212, ratio :: 20.3846 %
[10/15 23:18:37    396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1355.5M
[10/15 23:18:37    396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:1355.5M
[10/15 23:18:37    396s] TotalInstCnt at PhyDesignMc Destruction: 997
[10/15 23:18:37    396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.2
[10/15 23:18:37    396s] *** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:06:36.9/0:12:58.1 (0.5), mem = 1355.5M
[10/15 23:18:37    396s] 
[10/15 23:18:37    396s] =============================================================================================
[10/15 23:18:37    396s]  Step TAT Report for DrvOpt #1
[10/15 23:18:37    396s] =============================================================================================
[10/15 23:18:37    396s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:18:37    396s] ---------------------------------------------------------------------------------------------
[10/15 23:18:37    396s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  15.1 % )     0:00:00.7 /  0:00:00.7    1.0
[10/15 23:18:37    396s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:37    396s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:18:37    396s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[10/15 23:18:37    396s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:37    396s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:37    396s] [ MISC                   ]          0:00:03.7  (  83.6 % )     0:00:03.7 /  0:00:03.8    1.0
[10/15 23:18:37    396s] ---------------------------------------------------------------------------------------------
[10/15 23:18:37    396s]  DrvOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[10/15 23:18:37    396s] ---------------------------------------------------------------------------------------------
[10/15 23:18:37    396s] 
[10/15 23:18:37    396s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/15 23:18:37    396s] End: GigaOpt high fanout net optimization
[10/15 23:18:37    396s] Begin: GigaOpt DRV Optimization
[10/15 23:18:37    396s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/15 23:18:37    396s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:18:37    396s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:18:37    396s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.9/0:12:58.1 (0.5), mem = 1355.5M
[10/15 23:18:37    396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.3
[10/15 23:18:37    396s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:37    396s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1355.5M
[10/15 23:18:37    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1355.5M
[10/15 23:18:37    396s] z: 2, totalTracks: 1
[10/15 23:18:37    396s] z: 4, totalTracks: 1
[10/15 23:18:37    396s] z: 6, totalTracks: 1
[10/15 23:18:37    396s] z: 8, totalTracks: 1
[10/15 23:18:37    396s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:37    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1355.5M
[10/15 23:18:37    396s] OPERPROF:     Starting CMU at level 3, MEM:1355.5M
[10/15 23:18:37    396s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1355.5M
[10/15 23:18:37    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1355.5M
[10/15 23:18:37    396s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1355.5MB).
[10/15 23:18:37    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1355.5M
[10/15 23:18:37    396s] TotalInstCnt at PhyDesignMc Initialization: 997
[10/15 23:18:37    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1355.5M
[10/15 23:18:37    396s] ### Creating RouteCongInterface, started
[10/15 23:18:37    396s] 
[10/15 23:18:37    396s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/15 23:18:37    396s] 
[10/15 23:18:37    396s] #optDebug: {0, 1.000}
[10/15 23:18:37    396s] ### Creating RouteCongInterface, finished
[10/15 23:18:41    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1374.6M
[10/15 23:18:41    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1374.6M
[10/15 23:18:41    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:18:41    400s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/15 23:18:41    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:18:41    400s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/15 23:18:41    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:18:41    400s] Info: violation cost 48.528381 (cap = 5.498160, tran = 43.030220, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:18:41    400s] |     5|   105|    -0.18|     5|     5|    -0.05|     0|     0|     0|     0|    -0.12|    -0.49|       0|       0|       0|   7.50|          |         |
[10/15 23:18:41    400s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:18:41    400s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -0.49|       3|       0|       2|   7.51| 0:00:00.0|  1423.8M|
[10/15 23:18:41    400s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:18:41    400s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.12|    -0.49|       0|       0|       0|   7.51| 0:00:00.0|  1423.8M|
[10/15 23:18:41    400s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:18:41    400s] Bottom Preferred Layer:
[10/15 23:18:41    400s]     None
[10/15 23:18:41    400s] Via Pillar Rule:
[10/15 23:18:41    400s]     None
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1423.8M) ***
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] Total-nets :: 1043, Stn-nets :: 212, ratio :: 20.326 %
[10/15 23:18:41    400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1404.7M
[10/15 23:18:41    400s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:1404.7M
[10/15 23:18:41    400s] TotalInstCnt at PhyDesignMc Destruction: 1,000
[10/15 23:18:41    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.3
[10/15 23:18:41    400s] *** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:06:40.8/0:13:02.0 (0.5), mem = 1404.7M
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] =============================================================================================
[10/15 23:18:41    400s]  Step TAT Report for DrvOpt #2
[10/15 23:18:41    400s] =============================================================================================
[10/15 23:18:41    400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:18:41    400s] ---------------------------------------------------------------------------------------------
[10/15 23:18:41    400s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:18:41    400s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:41    400s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/15 23:18:41    400s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:18:41    400s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:41    400s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:18:41    400s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:41    400s] [ OptEval                ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:18:41    400s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:18:41    400s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:41    400s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:18:41    400s] [ IncrDelayCalc          ]      7   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:18:41    400s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[10/15 23:18:41    400s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:18:41    400s] [ MISC                   ]          0:00:03.7  (  92.9 % )     0:00:03.7 /  0:00:03.6    1.0
[10/15 23:18:41    400s] ---------------------------------------------------------------------------------------------
[10/15 23:18:41    400s]  DrvOpt #2 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[10/15 23:18:41    400s] ---------------------------------------------------------------------------------------------
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] End: GigaOpt DRV Optimization
[10/15 23:18:41    400s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/15 23:18:41    400s] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1149.0M, totSessionCpu=0:06:41 **
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] Active setup views:
[10/15 23:18:41    400s]  default
[10/15 23:18:41    400s]   Dominating endpoints: 0
[10/15 23:18:41    400s]   Dominating TNS: -0.000
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] Deleting Lib Analyzer.
[10/15 23:18:41    400s] Begin: GigaOpt Global Optimization
[10/15 23:18:41    400s] *info: use new DP (enabled)
[10/15 23:18:41    400s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/15 23:18:41    400s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:18:41    400s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:18:41    400s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:40.9/0:13:02.0 (0.5), mem = 1364.7M
[10/15 23:18:41    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.4
[10/15 23:18:41    400s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:41    400s] ### Creating PhyDesignMc. totSessionCpu=0:06:41 mem=1364.7M
[10/15 23:18:41    400s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:18:41    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:1364.7M
[10/15 23:18:41    400s] z: 2, totalTracks: 1
[10/15 23:18:41    400s] z: 4, totalTracks: 1
[10/15 23:18:41    400s] z: 6, totalTracks: 1
[10/15 23:18:41    400s] z: 8, totalTracks: 1
[10/15 23:18:41    400s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:41    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.7M
[10/15 23:18:41    400s] OPERPROF:     Starting CMU at level 3, MEM:1364.7M
[10/15 23:18:41    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1364.7M
[10/15 23:18:41    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1364.7M
[10/15 23:18:41    400s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1364.7MB).
[10/15 23:18:41    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1364.7M
[10/15 23:18:41    400s] TotalInstCnt at PhyDesignMc Initialization: 1,000
[10/15 23:18:41    400s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:41 mem=1364.7M
[10/15 23:18:41    400s] ### Creating RouteCongInterface, started
[10/15 23:18:41    400s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] Creating Lib Analyzer ...
[10/15 23:18:41    400s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:41    400s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:18:41    400s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:18:41    400s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:18:41    400s] 
[10/15 23:18:41    400s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:42    401s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:42 mem=1364.7M
[10/15 23:18:42    401s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:42 mem=1364.7M
[10/15 23:18:42    401s] Creating Lib Analyzer, finished. 
[10/15 23:18:42    401s] 
[10/15 23:18:42    401s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/15 23:18:42    401s] 
[10/15 23:18:42    401s] #optDebug: {0, 1.000}
[10/15 23:18:42    401s] ### Creating RouteCongInterface, finished
[10/15 23:18:42    401s] {MG  {4 0 1 0.0736206}  {7 0 2.4 0.247013}  {9 0 8.5 0.842129} }
[10/15 23:18:51    410s] *info: 1 clock net excluded
[10/15 23:18:51    410s] *info: 2 special nets excluded.
[10/15 23:18:51    410s] *info: 6964 no-driver nets excluded.
[10/15 23:18:53    412s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1384.8M
[10/15 23:18:53    412s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1384.8M
[10/15 23:18:53    412s] ** GigaOpt Global Opt WNS Slack -0.121  TNS Slack -0.486 
[10/15 23:18:53    412s] +--------+--------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:18:53    412s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point         |
[10/15 23:18:53    412s] +--------+--------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:18:53    412s] |  -0.121|  -0.486|     7.51%|   0:00:00.0| 1384.8M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:53    412s] |  -0.121|  -0.486|     7.51%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:53    413s] |  -0.121|  -0.486|     7.51%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.121|  -0.486|     7.51%|   0:00:01.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.090|  -0.329|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.083|  -0.301|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.083|  -0.301|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.083|  -0.301|     7.52%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.072|  -0.248|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.064|  -0.211|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.064|  -0.208|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] |  -0.064|  -0.208|     7.54%|   0:00:00.0| 1429.4M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:18:54    413s] +--------+--------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:18:54    413s] 
[10/15 23:18:54    413s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1429.4M) ***
[10/15 23:18:54    413s] 
[10/15 23:18:54    413s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1429.4M) ***
[10/15 23:18:54    413s] Bottom Preferred Layer:
[10/15 23:18:54    413s]     None
[10/15 23:18:54    413s] Via Pillar Rule:
[10/15 23:18:54    413s]     None
[10/15 23:18:54    413s] ** GigaOpt Global Opt End WNS Slack -0.064  TNS Slack -0.208 
[10/15 23:18:54    413s] Total-nets :: 1043, Stn-nets :: 212, ratio :: 20.326 %
[10/15 23:18:54    413s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1410.3M
[10/15 23:18:54    413s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.043, MEM:1410.3M
[10/15 23:18:54    413s] TotalInstCnt at PhyDesignMc Destruction: 1,000
[10/15 23:18:54    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.4
[10/15 23:18:54    413s] *** SetupOpt [finish] : cpu/real = 0:00:12.7/0:00:12.7 (1.0), totSession cpu/real = 0:06:53.6/0:13:14.8 (0.5), mem = 1410.3M
[10/15 23:18:54    413s] 
[10/15 23:18:54    413s] =============================================================================================
[10/15 23:18:54    413s]  Step TAT Report for GlobalOpt #1
[10/15 23:18:54    413s] =============================================================================================
[10/15 23:18:54    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:18:54    413s] ---------------------------------------------------------------------------------------------
[10/15 23:18:54    413s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:18:54    413s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.6    1.0
[10/15 23:18:54    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:54    413s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:18:54    413s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[10/15 23:18:54    413s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:54    413s] [ TransformInit          ]      1   0:00:11.2  (  88.0 % )     0:00:11.2 /  0:00:11.2    1.0
[10/15 23:18:54    413s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[10/15 23:18:54    413s] [ OptGetWeight           ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[10/15 23:18:54    413s] [ OptEval                ]     17   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[10/15 23:18:54    413s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:18:54    413s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:18:54    413s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[10/15 23:18:54    413s] [ IncrDelayCalc          ]     22   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.7
[10/15 23:18:54    413s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.4
[10/15 23:18:54    413s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[10/15 23:18:54    413s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.6
[10/15 23:18:54    413s] [ MISC                   ]          0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:18:54    413s] ---------------------------------------------------------------------------------------------
[10/15 23:18:54    413s]  GlobalOpt #1 TOTAL                 0:00:12.7  ( 100.0 % )     0:00:12.7 /  0:00:12.7    1.0
[10/15 23:18:54    413s] ---------------------------------------------------------------------------------------------
[10/15 23:18:54    413s] 
[10/15 23:18:54    413s] End: GigaOpt Global Optimization
[10/15 23:18:54    413s] *** Timing NOT met, worst failing slack is -0.064
[10/15 23:18:54    413s] *** Check timing (0:00:00.0)
[10/15 23:18:54    413s] Deleting Lib Analyzer.
[10/15 23:18:54    413s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[10/15 23:18:54    413s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:18:54    413s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:18:54    413s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=1368.3M
[10/15 23:18:54    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=1368.3M
[10/15 23:18:54    413s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/15 23:18:54    413s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:18:54    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=1387.4M
[10/15 23:18:54    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:1387.4M
[10/15 23:18:54    413s] z: 2, totalTracks: 1
[10/15 23:18:54    413s] z: 4, totalTracks: 1
[10/15 23:18:54    413s] z: 6, totalTracks: 1
[10/15 23:18:54    413s] z: 8, totalTracks: 1
[10/15 23:18:54    413s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:18:54    413s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1387.4M
[10/15 23:18:54    413s] OPERPROF:     Starting CMU at level 3, MEM:1387.4M
[10/15 23:18:54    413s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1387.4M
[10/15 23:18:54    413s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1387.4M
[10/15 23:18:54    413s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1387.4MB).
[10/15 23:18:54    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1387.4M
[10/15 23:18:54    413s] TotalInstCnt at PhyDesignMc Initialization: 1,000
[10/15 23:18:54    413s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:54 mem=1387.4M
[10/15 23:18:54    413s] Begin: Area Reclaim Optimization
[10/15 23:18:54    413s] 
[10/15 23:18:54    413s] Creating Lib Analyzer ...
[10/15 23:18:54    413s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:18:54    413s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:18:54    413s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:18:54    413s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:18:54    413s] 
[10/15 23:18:54    413s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:18:55    414s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:54 mem=1389.4M
[10/15 23:18:55    414s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:54 mem=1389.4M
[10/15 23:18:55    414s] Creating Lib Analyzer, finished. 
[10/15 23:18:55    414s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.3/0:13:15.4 (0.5), mem = 1389.4M
[10/15 23:18:55    414s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.5
[10/15 23:18:55    414s] ### Creating RouteCongInterface, started
[10/15 23:18:55    414s] 
[10/15 23:18:55    414s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/15 23:18:55    414s] 
[10/15 23:18:55    414s] #optDebug: {0, 1.000}
[10/15 23:18:55    414s] ### Creating RouteCongInterface, finished
[10/15 23:18:56    415s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1389.4M
[10/15 23:18:56    415s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1389.4M
[10/15 23:18:56    415s] Reclaim Optimization WNS Slack -0.064  TNS Slack -0.208 Density 7.54
[10/15 23:18:56    415s] +----------+---------+--------+--------+------------+--------+
[10/15 23:18:56    415s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/15 23:18:56    415s] +----------+---------+--------+--------+------------+--------+
[10/15 23:18:56    415s] |     7.54%|        -|  -0.064|  -0.208|   0:00:00.0| 1389.4M|
[10/15 23:18:56    415s] |     7.54%|        1|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
[10/15 23:18:56    415s] |     7.54%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
[10/15 23:18:56    415s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/15 23:18:56    415s] |     7.54%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
[10/15 23:18:57    416s] |     7.51%|        7|  -0.064|  -0.208|   0:00:01.0| 1430.1M|
[10/15 23:18:57    416s] |     7.51%|        1|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
[10/15 23:18:57    416s] |     7.51%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
[10/15 23:18:57    416s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/15 23:18:57    416s] |     7.51%|        0|  -0.064|  -0.208|   0:00:00.0| 1430.1M|
[10/15 23:18:57    416s] +----------+---------+--------+--------+------------+--------+
[10/15 23:18:57    416s] Reclaim Optimization End WNS Slack -0.064  TNS Slack -0.208 Density 7.51
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] ** Summary: Restruct = 1 Buffer Deletion = 10 Declone = 0 Resize = 1 **
[10/15 23:18:57    416s] --------------------------------------------------------------
[10/15 23:18:57    416s] |                                   | Total     | Sequential |
[10/15 23:18:57    416s] --------------------------------------------------------------
[10/15 23:18:57    416s] | Num insts resized                 |       1  |       0    |
[10/15 23:18:57    416s] | Num insts undone                  |       0  |       0    |
[10/15 23:18:57    416s] | Num insts Downsized               |       1  |       0    |
[10/15 23:18:57    416s] | Num insts Samesized               |       0  |       0    |
[10/15 23:18:57    416s] | Num insts Upsized                 |       0  |       0    |
[10/15 23:18:57    416s] | Num multiple commits+uncommits    |       0  |       -    |
[10/15 23:18:57    416s] --------------------------------------------------------------
[10/15 23:18:57    416s] Bottom Preferred Layer:
[10/15 23:18:57    416s]     None
[10/15 23:18:57    416s] Via Pillar Rule:
[10/15 23:18:57    416s]     None
[10/15 23:18:57    416s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[10/15 23:18:57    416s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.5
[10/15 23:18:57    416s] *** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:06:56.3/0:13:17.5 (0.5), mem = 1430.1M
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] =============================================================================================
[10/15 23:18:57    416s]  Step TAT Report for AreaOpt #1
[10/15 23:18:57    416s] =============================================================================================
[10/15 23:18:57    416s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:18:57    416s] ---------------------------------------------------------------------------------------------
[10/15 23:18:57    416s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:18:57    416s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  22.7 % )     0:00:00.6 /  0:00:00.6    1.0
[10/15 23:18:57    416s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:57    416s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:18:57    416s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:18:57    416s] [ OptSingleIteration     ]      7   0:00:00.2  (   6.8 % )     0:00:00.8 /  0:00:00.8    1.1
[10/15 23:18:57    416s] [ OptGetWeight           ]    246   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.3
[10/15 23:18:57    416s] [ OptEval                ]    246   0:00:00.5  (  17.4 % )     0:00:00.5 /  0:00:00.5    1.1
[10/15 23:18:57    416s] [ OptCommit              ]    246   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.1
[10/15 23:18:57    416s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[10/15 23:18:57    416s] [ PostCommitDelayUpdate  ]    246   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.2
[10/15 23:18:57    416s] [ IncrDelayCalc          ]     10   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[10/15 23:18:57    416s] [ MISC                   ]          0:00:01.2  (  46.7 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:18:57    416s] ---------------------------------------------------------------------------------------------
[10/15 23:18:57    416s]  AreaOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[10/15 23:18:57    416s] ---------------------------------------------------------------------------------------------
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] Executing incremental physical updates
[10/15 23:18:57    416s] Executing incremental physical updates
[10/15 23:18:57    416s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1409.0M
[10/15 23:18:57    416s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:1409.0M
[10/15 23:18:57    416s] TotalInstCnt at PhyDesignMc Destruction: 990
[10/15 23:18:57    416s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1371.01M, totSessionCpu=0:06:56).
[10/15 23:18:57    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1371.0M
[10/15 23:18:57    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1371.0M
[10/15 23:18:57    416s] **INFO: Flow update: Design is easy to close.
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] *** Start incrementalPlace ***
[10/15 23:18:57    416s] User Input Parameters:
[10/15 23:18:57    416s] - Congestion Driven    : On
[10/15 23:18:57    416s] - Timing Driven        : On
[10/15 23:18:57    416s] - Area-Violation Based : On
[10/15 23:18:57    416s] - Start Rollback Level : -5
[10/15 23:18:57    416s] - Legalized            : On
[10/15 23:18:57    416s] - Window Based         : Off
[10/15 23:18:57    416s] - eDen incr mode       : Off
[10/15 23:18:57    416s] - Small incr mode      : Off
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] no activity file in design. spp won't run.
[10/15 23:18:57    416s] Effort level <high> specified for reg2reg path_group
[10/15 23:18:57    416s] No Views given, use default active views for adaptive view pruning
[10/15 23:18:57    416s] SKP will enable view:
[10/15 23:18:57    416s]   default
[10/15 23:18:57    416s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1373.0M
[10/15 23:18:57    416s] Starting Early Global Route congestion estimation: mem = 1373.0M
[10/15 23:18:57    416s] (I)       Started Import and model ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Create place DB ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Import place data ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read instances and placement ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read nets ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Create route DB ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       == Non-default Options ==
[10/15 23:18:57    416s] (I)       Maximum routing layer                              : 10
[10/15 23:18:57    416s] (I)       Number of threads                                  : 1
[10/15 23:18:57    416s] (I)       Use non-blocking free Dbs wires                    : false
[10/15 23:18:57    416s] (I)       Method to set GCell size                           : row
[10/15 23:18:57    416s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:18:57    416s] (I)       Started Import route data ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Use row-based GCell size
[10/15 23:18:57    416s] (I)       Use row-based GCell align
[10/15 23:18:57    416s] (I)       GCell unit size   : 2800
[10/15 23:18:57    416s] (I)       GCell multiplier  : 1
[10/15 23:18:57    416s] (I)       GCell row height  : 2800
[10/15 23:18:57    416s] (I)       Actual row height : 2800
[10/15 23:18:57    416s] (I)       GCell align ref   : 10260 10080
[10/15 23:18:57    416s] [NR-eGR] Track table information for default rule: 
[10/15 23:18:57    416s] [NR-eGR] metal1 has no routable track
[10/15 23:18:57    416s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal7 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal8 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal9 has single uniform track structure
[10/15 23:18:57    416s] [NR-eGR] metal10 has single uniform track structure
[10/15 23:18:57    416s] (I)       ===========================================================================
[10/15 23:18:57    416s] (I)       == Report All Rule Vias ==
[10/15 23:18:57    416s] (I)       ===========================================================================
[10/15 23:18:57    416s] (I)        Via Rule : (Default)
[10/15 23:18:57    416s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:18:57    416s] (I)       ---------------------------------------------------------------------------
[10/15 23:18:57    416s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/15 23:18:57    416s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/15 23:18:57    416s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:18:57    416s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:18:57    416s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:18:57    416s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:18:57    416s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:18:57    416s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:18:57    416s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:18:57    416s] (I)       ===========================================================================
[10/15 23:18:57    416s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read routing blockages ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read instance blockages ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read PG blockages ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] [NR-eGR] Read 3800 PG shapes
[10/15 23:18:57    416s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read boundary cut boxes ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:18:57    416s] [NR-eGR] #Instance Blockages : 0
[10/15 23:18:57    416s] [NR-eGR] #PG Blockages       : 3800
[10/15 23:18:57    416s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:18:57    416s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:18:57    416s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read blackboxes ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:18:57    416s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read prerouted ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:18:57    416s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read unlegalized nets ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read nets ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] [NR-eGR] Read numTotalNets=1033  numIgnoredNets=0
[10/15 23:18:57    416s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Set up via pillars ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Set up via pillars ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       early_global_route_priority property id does not exist.
[10/15 23:18:57    416s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Model blockages into capacity
[10/15 23:18:57    416s] (I)       Read Num Blocks=3800  Num Prerouted Wires=0  Num CS=0
[10/15 23:18:57    416s] (I)       Started Initialize 3D capacity ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 6 (H) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 7 (V) : #blockages 436 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 8 (H) : #blockages 476 : #preroutes 0
[10/15 23:18:57    416s] (I)       Layer 9 (V) : #blockages 272 : #preroutes 0
[10/15 23:18:57    416s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       -- layer congestion ratio --
[10/15 23:18:57    416s] (I)       Layer 1 : 0.100000
[10/15 23:18:57    416s] (I)       Layer 2 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 3 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 4 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 5 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 6 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 7 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 8 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 9 : 0.700000
[10/15 23:18:57    416s] (I)       Layer 10 : 0.700000
[10/15 23:18:57    416s] (I)       ----------------------------
[10/15 23:18:57    416s] (I)       Number of ignored nets                =      0
[10/15 23:18:57    416s] (I)       Number of connected nets              =      0
[10/15 23:18:57    416s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:18:57    416s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:18:57    416s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:18:57    416s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Read aux data ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Others data preparation ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:18:57    416s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Create route kernel ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Ndr track 0 does not exist
[10/15 23:18:57    416s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:18:57    416s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:18:57    416s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:18:57    416s] (I)       Site width          :   380  (dbu)
[10/15 23:18:57    416s] (I)       Row height          :  2800  (dbu)
[10/15 23:18:57    416s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:18:57    416s] (I)       GCell width         :  2800  (dbu)
[10/15 23:18:57    416s] (I)       GCell height        :  2800  (dbu)
[10/15 23:18:57    416s] (I)       Grid                :   116   115    10
[10/15 23:18:57    416s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/15 23:18:57    416s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/15 23:18:57    416s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/15 23:18:57    416s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/15 23:18:57    416s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/15 23:18:57    416s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/15 23:18:57    416s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/15 23:18:57    416s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/15 23:18:57    416s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/15 23:18:57    416s] (I)       Total num of tracks :     0   857  1152   581   575   581   191   193   100    96
[10/15 23:18:57    416s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/15 23:18:57    416s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/15 23:18:57    416s] (I)       --------------------------------------------------------
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] [NR-eGR] ============ Routing rule table ============
[10/15 23:18:57    416s] [NR-eGR] Rule id: 0  Nets: 1033 
[10/15 23:18:57    416s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:18:57    416s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/15 23:18:57    416s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:18:57    416s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:18:57    416s] [NR-eGR] ========================================
[10/15 23:18:57    416s] [NR-eGR] 
[10/15 23:18:57    416s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer7 : = 800 / 22156 (3.61%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer8 : = 874 / 22195 (3.94%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer9 : = 1245 / 11600 (10.73%)
[10/15 23:18:57    416s] (I)       blocked tracks on layer10 : = 2866 / 11040 (25.96%)
[10/15 23:18:57    416s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Reset routing kernel
[10/15 23:18:57    416s] (I)       Started Global Routing ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Initialization ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       totalPins=3296  totalGlobalPin=3260 (98.91%)
[10/15 23:18:57    416s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Net group 1 ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Generate topology ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       total 2D Cap : 490203 = (230919 H, 259284 V)
[10/15 23:18:57    416s] [NR-eGR] Layer group 1: route 1033 net(s) in layer range [2, 10]
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] (I)       ============  Phase 1a Route ============
[10/15 23:18:57    416s] (I)       Started Phase 1a ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Pattern routing ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Usage: 8055 = (4440 H, 3615 V) = (1.92% H, 1.39% V) = (6.216e+03um H, 5.061e+03um V)
[10/15 23:18:57    416s] (I)       Started Add via demand to 2D ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] (I)       ============  Phase 1b Route ============
[10/15 23:18:57    416s] (I)       Started Phase 1b ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Usage: 8055 = (4440 H, 3615 V) = (1.92% H, 1.39% V) = (6.216e+03um H, 5.061e+03um V)
[10/15 23:18:57    416s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.127700e+04um
[10/15 23:18:57    416s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] (I)       ============  Phase 1c Route ============
[10/15 23:18:57    416s] (I)       Started Phase 1c ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Usage: 8055 = (4440 H, 3615 V) = (1.92% H, 1.39% V) = (6.216e+03um H, 5.061e+03um V)
[10/15 23:18:57    416s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] (I)       ============  Phase 1d Route ============
[10/15 23:18:57    416s] (I)       Started Phase 1d ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Usage: 8055 = (4440 H, 3615 V) = (1.92% H, 1.39% V) = (6.216e+03um H, 5.061e+03um V)
[10/15 23:18:57    416s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] (I)       ============  Phase 1e Route ============
[10/15 23:18:57    416s] (I)       Started Phase 1e ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Route legalization ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Usage: 8055 = (4440 H, 3615 V) = (1.92% H, 1.39% V) = (6.216e+03um H, 5.061e+03um V)
[10/15 23:18:57    416s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.127700e+04um
[10/15 23:18:57    416s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] (I)       ============  Phase 1l Route ============
[10/15 23:18:57    416s] (I)       Started Phase 1l ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Layer assignment (1T) ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Clean cong LA ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:18:57    416s] (I)       Layer  2:      97044      3263         0           0       97440    ( 0.00%) 
[10/15 23:18:57    416s] (I)       Layer  3:     131979      4821         0           0      132250    ( 0.00%) 
[10/15 23:18:57    416s] (I)       Layer  4:      65623      1829         1           0       66120    ( 0.00%) 
[10/15 23:18:57    416s] (I)       Layer  5:      65591        97         0           0       66125    ( 0.00%) 
[10/15 23:18:57    416s] (I)       Layer  6:      65475        59         0           0       66120    ( 0.00%) 
[10/15 23:18:57    416s] (I)       Layer  7:      21335         0         0         243       21798    ( 1.10%) 
[10/15 23:18:57    416s] (I)       Layer  8:      21128         0         0         726       21313    ( 3.29%) 
[10/15 23:18:57    416s] (I)       Layer  9:      10355         0         0        2511        9060    (21.70%) 
[10/15 23:18:57    416s] (I)       Layer 10:       8107         0         0        4260        6760    (38.66%) 
[10/15 23:18:57    416s] (I)       Total:        486637     10069         1        7740      486986    ( 1.56%) 
[10/15 23:18:57    416s] (I)       
[10/15 23:18:57    416s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:18:57    416s] [NR-eGR]                        OverCon            
[10/15 23:18:57    416s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:18:57    416s] [NR-eGR]       Layer                (1)    OverCon 
[10/15 23:18:57    416s] [NR-eGR] ----------------------------------------------
[10/15 23:18:57    416s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[10/15 23:18:57    416s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR] ----------------------------------------------
[10/15 23:18:57    416s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[10/15 23:18:57    416s] [NR-eGR] 
[10/15 23:18:57    416s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Started Export 3D cong map ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       total 2D Cap : 491086 = (231332 H, 259754 V)
[10/15 23:18:57    416s] (I)       Started Export 2D cong map ( Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:18:57    416s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:18:57    416s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1373.01 MB )
[10/15 23:18:57    416s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1373.0M
[10/15 23:18:57    416s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.114, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF: Starting HotSpotCal at level 1, MEM:1373.0M
[10/15 23:18:57    416s] [hotspot] +------------+---------------+---------------+
[10/15 23:18:57    416s] [hotspot] |            |   max hotspot | total hotspot |
[10/15 23:18:57    416s] [hotspot] +------------+---------------+---------------+
[10/15 23:18:57    416s] [hotspot] | normalized |          0.00 |          0.00 |
[10/15 23:18:57    416s] [hotspot] +------------+---------------+---------------+
[10/15 23:18:57    416s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:18:57    416s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/15 23:18:57    416s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1373.0M
[10/15 23:18:57    416s] 
[10/15 23:18:57    416s] === incrementalPlace Internal Loop 1 ===
[10/15 23:18:57    416s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/15 23:18:57    416s] OPERPROF: Starting IPInitSPData at level 1, MEM:1373.0M
[10/15 23:18:57    416s] z: 2, totalTracks: 1
[10/15 23:18:57    416s] z: 4, totalTracks: 1
[10/15 23:18:57    416s] z: 6, totalTracks: 1
[10/15 23:18:57    416s] z: 8, totalTracks: 1
[10/15 23:18:57    416s] #spOpts: minPadR=1.1 
[10/15 23:18:57    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:   Starting post-place ADS at level 2, MEM:1373.0M
[10/15 23:18:57    416s] ADSU 0.075 -> 0.075. GS 11.200
[10/15 23:18:57    416s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.013, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:   Starting spMPad at level 2, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:     Starting spContextMPad at level 3, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.003, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1373.0M
[10/15 23:18:57    416s] no activity file in design. spp won't run.
[10/15 23:18:57    416s] [spp] 0
[10/15 23:18:57    416s] [adp] 0:1:1:3
[10/15 23:18:57    416s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:1373.0M
[10/15 23:18:57    416s] SP #FI/SF FL/PI 0/0 990/0
[10/15 23:18:57    416s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.060, REAL:0.063, MEM:1373.0M
[10/15 23:18:57    416s] PP off. flexM 0
[10/15 23:18:57    416s] OPERPROF: Starting CDPad at level 1, MEM:1373.0M
[10/15 23:18:57    416s] 3DP is on.
[10/15 23:18:57    416s] 3DP OF M2 0.000, M4 0.000. Diff 0
[10/15 23:18:57    416s] design sh 0.101.
[10/15 23:18:57    416s] design sh 0.101.
[10/15 23:18:57    416s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[10/15 23:18:57    416s] design sh 0.101.
[10/15 23:18:57    416s] CDPadU 0.184 -> 0.084. R=0.075, N=990, GS=1.400
[10/15 23:18:57    416s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.155, MEM:1373.0M
[10/15 23:18:57    416s] OPERPROF: Starting InitSKP at level 1, MEM:1373.0M
[10/15 23:18:57    416s] no activity file in design. spp won't run.
[10/15 23:18:58    416s] no activity file in design. spp won't run.
[10/15 23:18:58    417s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
[10/15 23:18:58    417s] OPERPROF: Finished InitSKP at level 1, CPU:0.320, REAL:0.318, MEM:1373.0M
[10/15 23:18:58    417s] NP #FI/FS/SF FL/PI: 0/0/0 990/0
[10/15 23:18:58    417s] no activity file in design. spp won't run.
[10/15 23:18:58    417s] 
[10/15 23:18:58    417s] AB Est...
[10/15 23:18:58    417s] OPERPROF: Starting npPlace at level 1, MEM:1374.0M
[10/15 23:18:58    417s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.035, MEM:1377.9M
[10/15 23:18:58    417s] Iteration  4: Skipped, with CDP Off
[10/15 23:18:58    417s] 
[10/15 23:18:58    417s] AB Est...
[10/15 23:18:58    417s] OPERPROF: Starting npPlace at level 1, MEM:1377.9M
[10/15 23:18:58    417s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.029, MEM:1377.9M
[10/15 23:18:58    417s] Iteration  5: Skipped, with CDP Off
[10/15 23:18:58    417s] OPERPROF: Starting npPlace at level 1, MEM:1377.9M
[10/15 23:18:58    417s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[10/15 23:18:58    417s] No instances found in the vector
[10/15 23:18:58    417s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1377.9M, DRC: 0)
[10/15 23:18:58    417s] 0 (out of 0) MH cells were successfully legalized.
[10/15 23:18:58    417s] Iteration  6: Total net bbox = 6.573e+03 (4.53e+03 2.04e+03)
[10/15 23:18:58    417s]               Est.  stn bbox = 8.081e+03 (5.61e+03 2.47e+03)
[10/15 23:18:58    417s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1363.8M
[10/15 23:18:58    417s] OPERPROF: Finished npPlace at level 1, CPU:0.430, REAL:0.410, MEM:1363.8M
[10/15 23:18:58    417s] no activity file in design. spp won't run.
[10/15 23:18:58    417s] NP #FI/FS/SF FL/PI: 0/0/0 990/0
[10/15 23:18:58    417s] no activity file in design. spp won't run.
[10/15 23:18:58    417s] OPERPROF: Starting npPlace at level 1, MEM:1363.8M
[10/15 23:18:58    417s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[10/15 23:18:58    417s] No instances found in the vector
[10/15 23:18:58    417s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1363.8M, DRC: 0)
[10/15 23:18:58    417s] 0 (out of 0) MH cells were successfully legalized.
[10/15 23:18:59    418s] Iteration  7: Total net bbox = 5.179e+03 (2.78e+03 2.40e+03)
[10/15 23:18:59    418s]               Est.  stn bbox = 6.293e+03 (3.36e+03 2.93e+03)
[10/15 23:18:59    418s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1359.8M
[10/15 23:18:59    418s] OPERPROF: Finished npPlace at level 1, CPU:0.820, REAL:0.796, MEM:1359.8M
[10/15 23:18:59    418s] no activity file in design. spp won't run.
[10/15 23:18:59    418s] NP #FI/FS/SF FL/PI: 0/0/0 990/0
[10/15 23:18:59    418s] no activity file in design. spp won't run.
[10/15 23:18:59    418s] OPERPROF: Starting npPlace at level 1, MEM:1359.8M
[10/15 23:18:59    418s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[10/15 23:18:59    418s] No instances found in the vector
[10/15 23:18:59    418s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1359.8M, DRC: 0)
[10/15 23:18:59    418s] 0 (out of 0) MH cells were successfully legalized.
[10/15 23:19:00    419s] Iteration  8: Total net bbox = 5.345e+03 (2.78e+03 2.56e+03)
[10/15 23:19:00    419s]               Est.  stn bbox = 6.494e+03 (3.36e+03 3.13e+03)
[10/15 23:19:00    419s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1359.8M
[10/15 23:19:00    419s] OPERPROF: Finished npPlace at level 1, CPU:0.760, REAL:0.740, MEM:1359.8M
[10/15 23:19:00    419s] no activity file in design. spp won't run.
[10/15 23:19:00    419s] NP #FI/FS/SF FL/PI: 0/0/0 990/0
[10/15 23:19:00    419s] no activity file in design. spp won't run.
[10/15 23:19:00    419s] OPERPROF: Starting npPlace at level 1, MEM:1359.8M
[10/15 23:19:00    419s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/15 23:19:00    419s] No instances found in the vector
[10/15 23:19:00    419s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1359.8M, DRC: 0)
[10/15 23:19:00    419s] 0 (out of 0) MH cells were successfully legalized.
[10/15 23:19:01    420s] Iteration  9: Total net bbox = 5.794e+03 (2.94e+03 2.85e+03)
[10/15 23:19:01    420s]               Est.  stn bbox = 6.967e+03 (3.53e+03 3.43e+03)
[10/15 23:19:01    420s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1359.8M
[10/15 23:19:01    420s] OPERPROF: Finished npPlace at level 1, CPU:0.970, REAL:0.950, MEM:1359.8M
[10/15 23:19:01    420s] no activity file in design. spp won't run.
[10/15 23:19:01    420s] NP #FI/FS/SF FL/PI: 0/0/0 990/0
[10/15 23:19:01    420s] no activity file in design. spp won't run.
[10/15 23:19:01    420s] OPERPROF: Starting npPlace at level 1, MEM:1359.8M
[10/15 23:19:01    420s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/15 23:19:01    420s] No instances found in the vector
[10/15 23:19:01    420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1359.8M, DRC: 0)
[10/15 23:19:01    420s] 0 (out of 0) MH cells were successfully legalized.
[10/15 23:19:02    421s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.000, MEM:1359.8M
[10/15 23:19:02    421s] Iteration 10: Total net bbox = 6.134e+03 (3.20e+03 2.93e+03)
[10/15 23:19:02    421s]               Est.  stn bbox = 7.273e+03 (3.80e+03 3.47e+03)
[10/15 23:19:02    421s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1359.8M
[10/15 23:19:02    421s] OPERPROF: Finished npPlace at level 1, CPU:1.340, REAL:1.313, MEM:1359.8M
[10/15 23:19:02    421s] Move report: Timing Driven Placement moves 990 insts, mean move: 22.97 um, max move: 76.10 um
[10/15 23:19:02    421s] 	Max move on inst (DATAPATH_I/D_STAGE/RF_instance/U3024): (125.97, 94.64) --> (145.40, 37.97)
[10/15 23:19:02    421s] no activity file in design. spp won't run.
[10/15 23:19:02    421s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.003, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1359.8M
[10/15 23:19:02    421s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:02    421s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.009, MEM:1359.8M
[10/15 23:19:02    421s] 
[10/15 23:19:02    421s] Finished Incremental Placement (cpu=0:00:05.2, real=0:00:05.0, mem=1359.8M)
[10/15 23:19:02    421s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/15 23:19:02    421s] Type 'man IMPSP-9025' for more detail.
[10/15 23:19:02    421s] CongRepair sets shifter mode to gplace
[10/15 23:19:02    421s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1359.8M
[10/15 23:19:02    421s] z: 2, totalTracks: 1
[10/15 23:19:02    421s] z: 4, totalTracks: 1
[10/15 23:19:02    421s] z: 6, totalTracks: 1
[10/15 23:19:02    421s] z: 8, totalTracks: 1
[10/15 23:19:02    421s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:19:02    421s] All LLGs are deleted
[10/15 23:19:02    421s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1359.8M
[10/15 23:19:02    421s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:19:02    421s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1359.8M
[10/15 23:19:02    421s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.030, REAL:0.013, MEM:1360.6M
[10/15 23:19:02    421s] Fast DP-INIT is on for default
[10/15 23:19:02    421s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:19:02    421s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.027, MEM:1360.6M
[10/15 23:19:02    421s] OPERPROF:         Starting CMU at level 5, MEM:1360.6M
[10/15 23:19:02    421s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1360.6M
[10/15 23:19:02    421s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.031, MEM:1360.6M
[10/15 23:19:02    421s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1360.6MB).
[10/15 23:19:02    421s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.039, MEM:1360.6M
[10/15 23:19:02    422s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.039, MEM:1360.6M
[10/15 23:19:02    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.2
[10/15 23:19:02    422s] OPERPROF:   Starting RefinePlace at level 2, MEM:1360.6M
[10/15 23:19:02    422s] *** Starting refinePlace (0:07:02 mem=1360.6M) ***
[10/15 23:19:02    422s] Total net bbox length = 6.217e+03 (3.293e+03 2.924e+03) (ext = 5.260e+02)
[10/15 23:19:02    422s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:02    422s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/15 23:19:02    422s] Type 'man IMPSP-5140' for more detail.
[10/15 23:19:02    422s] **WARN: (IMPSP-315):	Found 990 instances insts with no PG Term connections.
[10/15 23:19:02    422s] Type 'man IMPSP-315' for more detail.
[10/15 23:19:02    422s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1360.6M
[10/15 23:19:02    422s] Starting refinePlace ...
[10/15 23:19:02    422s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/15 23:19:02    422s] ** Cut row section cpu time 0:00:00.0.
[10/15 23:19:02    422s]    Spread Effort: high, pre-route mode, useDDP on.
[10/15 23:19:02    422s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1360.6MB) @(0:07:02 - 0:07:02).
[10/15 23:19:02    422s] Move report: preRPlace moves 990 insts, mean move: 0.44 um, max move: 1.87 um
[10/15 23:19:02    422s] 	Max move on inst (DATAPATH_I/EX_STAGE/EXU_ALU/sra_42/U201): (96.62, 18.01) --> (96.52, 16.24)
[10/15 23:19:02    422s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[10/15 23:19:02    422s] wireLenOptFixPriorityInst 0 inst fixed
[10/15 23:19:02    422s] Placement tweakage begins.
[10/15 23:19:03    422s] wire length = 7.253e+03
[10/15 23:19:03    422s] wire length = 6.811e+03
[10/15 23:19:03    422s] Placement tweakage ends.
[10/15 23:19:03    422s] Move report: tweak moves 216 insts, mean move: 1.30 um, max move: 12.73 um
[10/15 23:19:03    422s] 	Max move on inst (DATAPATH_I/EX_STAGE/EXU_ALU/mult_37/U311): (70.11, 28.84) --> (57.38, 28.84)
[10/15 23:19:03    422s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1360.6MB) @(0:07:02 - 0:07:02).
[10/15 23:19:03    422s] 
[10/15 23:19:03    422s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[10/15 23:19:03    422s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:03    422s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1360.6MB) @(0:07:02 - 0:07:02).
[10/15 23:19:03    422s] Move report: Detail placement moves 990 insts, mean move: 0.67 um, max move: 11.98 um
[10/15 23:19:03    422s] 	Max move on inst (DATAPATH_I/EX_STAGE/EXU_ALU/mult_37/U316): (55.89, 29.63) --> (67.26, 30.24)
[10/15 23:19:03    422s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1360.6MB
[10/15 23:19:03    422s] Statistics of distance of Instance movement in refine placement:
[10/15 23:19:03    422s]   maximum (X+Y) =        11.98 um
[10/15 23:19:03    422s]   inst (DATAPATH_I/EX_STAGE/EXU_ALU/mult_37/U316) with max move: (55.889, 29.6295) -> (67.26, 30.24)
[10/15 23:19:03    422s]   mean    (X+Y) =         0.67 um
[10/15 23:19:03    422s] Summary Report:
[10/15 23:19:03    422s] Instances move: 990 (out of 990 movable)
[10/15 23:19:03    422s] Instances flipped: 0
[10/15 23:19:03    422s] Mean displacement: 0.67 um
[10/15 23:19:03    422s] Max displacement: 11.98 um (Instance: DATAPATH_I/EX_STAGE/EXU_ALU/mult_37/U316) (55.889, 29.6295) -> (67.26, 30.24)
[10/15 23:19:03    422s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[10/15 23:19:03    422s] Total instances moved : 990
[10/15 23:19:03    422s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.310, REAL:0.309, MEM:1360.6M
[10/15 23:19:03    422s] Total net bbox length = 5.942e+03 (2.930e+03 3.012e+03) (ext = 5.200e+02)
[10/15 23:19:03    422s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1360.6MB
[10/15 23:19:03    422s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1360.6MB) @(0:07:02 - 0:07:02).
[10/15 23:19:03    422s] *** Finished refinePlace (0:07:02 mem=1360.6M) ***
[10/15 23:19:03    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.2
[10/15 23:19:03    422s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.320, REAL:0.322, MEM:1360.6M
[10/15 23:19:03    422s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1360.6M
[10/15 23:19:03    422s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.032, MEM:1360.6M
[10/15 23:19:03    422s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.400, REAL:0.395, MEM:1360.6M
[10/15 23:19:03    422s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1360.6M
[10/15 23:19:03    422s] Starting Early Global Route congestion estimation: mem = 1360.6M
[10/15 23:19:03    422s] (I)       Started Import and model ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Create place DB ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Import place data ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read instances and placement ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read nets ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Create route DB ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       == Non-default Options ==
[10/15 23:19:03    422s] (I)       Maximum routing layer                              : 10
[10/15 23:19:03    422s] (I)       Number of threads                                  : 1
[10/15 23:19:03    422s] (I)       Use non-blocking free Dbs wires                    : false
[10/15 23:19:03    422s] (I)       Method to set GCell size                           : row
[10/15 23:19:03    422s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:19:03    422s] (I)       Started Import route data ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Use row-based GCell size
[10/15 23:19:03    422s] (I)       Use row-based GCell align
[10/15 23:19:03    422s] (I)       GCell unit size   : 2800
[10/15 23:19:03    422s] (I)       GCell multiplier  : 1
[10/15 23:19:03    422s] (I)       GCell row height  : 2800
[10/15 23:19:03    422s] (I)       Actual row height : 2800
[10/15 23:19:03    422s] (I)       GCell align ref   : 10260 10080
[10/15 23:19:03    422s] [NR-eGR] Track table information for default rule: 
[10/15 23:19:03    422s] [NR-eGR] metal1 has no routable track
[10/15 23:19:03    422s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal7 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal8 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal9 has single uniform track structure
[10/15 23:19:03    422s] [NR-eGR] metal10 has single uniform track structure
[10/15 23:19:03    422s] (I)       ===========================================================================
[10/15 23:19:03    422s] (I)       == Report All Rule Vias ==
[10/15 23:19:03    422s] (I)       ===========================================================================
[10/15 23:19:03    422s] (I)        Via Rule : (Default)
[10/15 23:19:03    422s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:19:03    422s] (I)       ---------------------------------------------------------------------------
[10/15 23:19:03    422s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/15 23:19:03    422s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/15 23:19:03    422s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:19:03    422s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:19:03    422s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:19:03    422s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:19:03    422s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:19:03    422s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:19:03    422s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:19:03    422s] (I)       ===========================================================================
[10/15 23:19:03    422s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read routing blockages ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read instance blockages ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read PG blockages ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Read 3800 PG shapes
[10/15 23:19:03    422s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read boundary cut boxes ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:19:03    422s] [NR-eGR] #Instance Blockages : 0
[10/15 23:19:03    422s] [NR-eGR] #PG Blockages       : 3800
[10/15 23:19:03    422s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:19:03    422s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:19:03    422s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read blackboxes ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:19:03    422s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read prerouted ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:19:03    422s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read unlegalized nets ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read nets ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Read numTotalNets=1033  numIgnoredNets=0
[10/15 23:19:03    422s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Set up via pillars ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       early_global_route_priority property id does not exist.
[10/15 23:19:03    422s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Model blockages into capacity
[10/15 23:19:03    422s] (I)       Read Num Blocks=3800  Num Prerouted Wires=0  Num CS=0
[10/15 23:19:03    422s] (I)       Started Initialize 3D capacity ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 6 (H) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 7 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 8 (H) : #blockages 476 : #preroutes 0
[10/15 23:19:03    422s] (I)       Layer 9 (V) : #blockages 272 : #preroutes 0
[10/15 23:19:03    422s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       -- layer congestion ratio --
[10/15 23:19:03    422s] (I)       Layer 1 : 0.100000
[10/15 23:19:03    422s] (I)       Layer 2 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 3 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 4 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 5 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 6 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 7 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 8 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 9 : 0.700000
[10/15 23:19:03    422s] (I)       Layer 10 : 0.700000
[10/15 23:19:03    422s] (I)       ----------------------------
[10/15 23:19:03    422s] (I)       Number of ignored nets                =      0
[10/15 23:19:03    422s] (I)       Number of connected nets              =      0
[10/15 23:19:03    422s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:19:03    422s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:19:03    422s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:19:03    422s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Read aux data ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Others data preparation ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:19:03    422s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Create route kernel ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Ndr track 0 does not exist
[10/15 23:19:03    422s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:19:03    422s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:19:03    422s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:19:03    422s] (I)       Site width          :   380  (dbu)
[10/15 23:19:03    422s] (I)       Row height          :  2800  (dbu)
[10/15 23:19:03    422s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:19:03    422s] (I)       GCell width         :  2800  (dbu)
[10/15 23:19:03    422s] (I)       GCell height        :  2800  (dbu)
[10/15 23:19:03    422s] (I)       Grid                :   116   115    10
[10/15 23:19:03    422s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/15 23:19:03    422s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/15 23:19:03    422s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/15 23:19:03    422s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/15 23:19:03    422s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/15 23:19:03    422s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/15 23:19:03    422s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/15 23:19:03    422s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/15 23:19:03    422s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/15 23:19:03    422s] (I)       Total num of tracks :     0   857  1152   581   575   581   191   193   100    96
[10/15 23:19:03    422s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/15 23:19:03    422s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/15 23:19:03    422s] (I)       --------------------------------------------------------
[10/15 23:19:03    422s] 
[10/15 23:19:03    422s] [NR-eGR] ============ Routing rule table ============
[10/15 23:19:03    422s] [NR-eGR] Rule id: 0  Nets: 1033 
[10/15 23:19:03    422s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:19:03    422s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/15 23:19:03    422s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:19:03    422s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:19:03    422s] [NR-eGR] ========================================
[10/15 23:19:03    422s] [NR-eGR] 
[10/15 23:19:03    422s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer7 : = 800 / 22156 (3.61%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer8 : = 874 / 22195 (3.94%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer9 : = 1245 / 11600 (10.73%)
[10/15 23:19:03    422s] (I)       blocked tracks on layer10 : = 2866 / 11040 (25.96%)
[10/15 23:19:03    422s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Reset routing kernel
[10/15 23:19:03    422s] (I)       Started Global Routing ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Initialization ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       totalPins=3296  totalGlobalPin=3143 (95.36%)
[10/15 23:19:03    422s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Net group 1 ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Generate topology ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       total 2D Cap : 490203 = (230919 H, 259284 V)
[10/15 23:19:03    422s] [NR-eGR] Layer group 1: route 1033 net(s) in layer range [2, 10]
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] (I)       ============  Phase 1a Route ============
[10/15 23:19:03    422s] (I)       Started Phase 1a ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Pattern routing ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Usage: 4729 = (2350 H, 2379 V) = (1.02% H, 0.92% V) = (3.290e+03um H, 3.331e+03um V)
[10/15 23:19:03    422s] (I)       Started Add via demand to 2D ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] (I)       ============  Phase 1b Route ============
[10/15 23:19:03    422s] (I)       Started Phase 1b ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Usage: 4729 = (2350 H, 2379 V) = (1.02% H, 0.92% V) = (3.290e+03um H, 3.331e+03um V)
[10/15 23:19:03    422s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.620600e+03um
[10/15 23:19:03    422s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] (I)       ============  Phase 1c Route ============
[10/15 23:19:03    422s] (I)       Started Phase 1c ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Usage: 4729 = (2350 H, 2379 V) = (1.02% H, 0.92% V) = (3.290e+03um H, 3.331e+03um V)
[10/15 23:19:03    422s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] (I)       ============  Phase 1d Route ============
[10/15 23:19:03    422s] (I)       Started Phase 1d ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Usage: 4729 = (2350 H, 2379 V) = (1.02% H, 0.92% V) = (3.290e+03um H, 3.331e+03um V)
[10/15 23:19:03    422s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] (I)       ============  Phase 1e Route ============
[10/15 23:19:03    422s] (I)       Started Phase 1e ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Route legalization ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Usage: 4729 = (2350 H, 2379 V) = (1.02% H, 0.92% V) = (3.290e+03um H, 3.331e+03um V)
[10/15 23:19:03    422s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.620600e+03um
[10/15 23:19:03    422s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] (I)       ============  Phase 1l Route ============
[10/15 23:19:03    422s] (I)       Started Phase 1l ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Layer assignment (1T) ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Clean cong LA ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:19:03    422s] (I)       Layer  2:      97044      2669         0           0       97440    ( 0.00%) 
[10/15 23:19:03    422s] (I)       Layer  3:     131979      2688         0           0      132250    ( 0.00%) 
[10/15 23:19:03    422s] (I)       Layer  4:      65623      1061         0           0       66120    ( 0.00%) 
[10/15 23:19:03    422s] (I)       Layer  5:      65591        40         0           0       66125    ( 0.00%) 
[10/15 23:19:03    422s] (I)       Layer  6:      65475        28         0           0       66120    ( 0.00%) 
[10/15 23:19:03    422s] (I)       Layer  7:      21335         0         0         243       21798    ( 1.10%) 
[10/15 23:19:03    422s] (I)       Layer  8:      21128         0         0         726       21313    ( 3.29%) 
[10/15 23:19:03    422s] (I)       Layer  9:      10355         0         0        2511        9060    (21.70%) 
[10/15 23:19:03    422s] (I)       Layer 10:       8107         0         0        4260        6760    (38.66%) 
[10/15 23:19:03    422s] (I)       Total:        486637      6486         0        7740      486986    ( 1.56%) 
[10/15 23:19:03    422s] (I)       
[10/15 23:19:03    422s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:19:03    422s] [NR-eGR]                        OverCon            
[10/15 23:19:03    422s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:19:03    422s] [NR-eGR]       Layer                (0)    OverCon 
[10/15 23:19:03    422s] [NR-eGR] ----------------------------------------------
[10/15 23:19:03    422s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR] ----------------------------------------------
[10/15 23:19:03    422s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/15 23:19:03    422s] [NR-eGR] 
[10/15 23:19:03    422s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Export 3D cong map ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       total 2D Cap : 491086 = (231332 H, 259754 V)
[10/15 23:19:03    422s] (I)       Started Export 2D cong map ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:19:03    422s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:19:03    422s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1360.6M
[10/15 23:19:03    422s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.130, REAL:0.123, MEM:1360.6M
[10/15 23:19:03    422s] OPERPROF: Starting HotSpotCal at level 1, MEM:1360.6M
[10/15 23:19:03    422s] [hotspot] +------------+---------------+---------------+
[10/15 23:19:03    422s] [hotspot] |            |   max hotspot | total hotspot |
[10/15 23:19:03    422s] [hotspot] +------------+---------------+---------------+
[10/15 23:19:03    422s] [hotspot] | normalized |          0.00 |          0.00 |
[10/15 23:19:03    422s] [hotspot] +------------+---------------+---------------+
[10/15 23:19:03    422s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:19:03    422s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/15 23:19:03    422s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1360.6M
[10/15 23:19:03    422s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1360.6M
[10/15 23:19:03    422s] Starting Early Global Route wiring: mem = 1360.6M
[10/15 23:19:03    422s] (I)       Started Free existing wires ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       ============= Track Assignment ============
[10/15 23:19:03    422s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Track Assignment (1T) ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/15 23:19:03    422s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Run Multi-thread track assignment
[10/15 23:19:03    422s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Export ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Started Export DB wires ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Started Export all nets ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Started Set wire vias ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:19:03    422s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3337
[10/15 23:19:03    422s] [NR-eGR] metal2  (2V) length: 2.497425e+03um, number of vias: 4129
[10/15 23:19:03    422s] [NR-eGR] metal3  (3H) length: 3.587185e+03um, number of vias: 1131
[10/15 23:19:03    422s] [NR-eGR] metal4  (4V) length: 1.468910e+03um, number of vias: 32
[10/15 23:19:03    422s] [NR-eGR] metal5  (5H) length: 2.176400e+02um, number of vias: 23
[10/15 23:19:03    422s] [NR-eGR] metal6  (6V) length: 5.348000e+01um, number of vias: 0
[10/15 23:19:03    422s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[10/15 23:19:03    422s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[10/15 23:19:03    422s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/15 23:19:03    422s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/15 23:19:03    422s] [NR-eGR] Total length: 7.824640e+03um, number of vias: 8652
[10/15 23:19:03    422s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:19:03    422s] [NR-eGR] Total eGR-routed clock nets wire length: 2.161650e+02um 
[10/15 23:19:03    422s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:19:03    422s] (I)       Started Update net boxes ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Update timing ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Started Postprocess design ( Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.55 MB )
[10/15 23:19:03    422s] Early Global Route wiring runtime: 0.09 seconds, mem = 1360.6M
[10/15 23:19:03    422s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.091, MEM:1360.6M
[10/15 23:19:03    422s] 0 delay mode for cte disabled.
[10/15 23:19:03    422s] SKP cleared!
[10/15 23:19:03    422s] 
[10/15 23:19:03    422s] *** Finished incrementalPlace (cpu=0:00:06.1, real=0:00:06.0)***
[10/15 23:19:03    422s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1344.5M
[10/15 23:19:03    422s] All LLGs are deleted
[10/15 23:19:03    422s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.5M
[10/15 23:19:03    422s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1344.5M
[10/15 23:19:03    422s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1344.5M
[10/15 23:19:03    422s] Start to check current routing status for nets...
[10/15 23:19:03    422s] All nets are already routed correctly.
[10/15 23:19:03    422s] End to check current routing status for nets (mem=1344.5M)
[10/15 23:19:03    422s] Extraction called for design 'DLX' of instances=990 and nets=8005 using extraction engine 'preRoute' .
[10/15 23:19:03    422s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:19:03    422s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:19:03    422s] PreRoute RC Extraction called for design DLX.
[10/15 23:19:03    422s] RC Extraction called in multi-corner(1) mode.
[10/15 23:19:03    422s] RCMode: PreRoute
[10/15 23:19:03    422s]       RC Corner Indexes            0   
[10/15 23:19:03    422s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:19:03    422s] Resistance Scaling Factor    : 1.00000 
[10/15 23:19:03    422s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:19:03    422s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:19:03    422s] Shrink Factor                : 1.00000
[10/15 23:19:03    422s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:19:03    422s] Using capacitance table file ...
[10/15 23:19:03    422s] LayerId::1 widthSet size::4
[10/15 23:19:03    422s] LayerId::2 widthSet size::4
[10/15 23:19:03    422s] LayerId::3 widthSet size::4
[10/15 23:19:03    422s] LayerId::4 widthSet size::4
[10/15 23:19:03    422s] LayerId::5 widthSet size::4
[10/15 23:19:03    422s] LayerId::6 widthSet size::4
[10/15 23:19:03    422s] LayerId::7 widthSet size::4
[10/15 23:19:03    422s] LayerId::8 widthSet size::4
[10/15 23:19:03    422s] LayerId::9 widthSet size::4
[10/15 23:19:03    422s] LayerId::10 widthSet size::3
[10/15 23:19:03    422s] Updating RC grid for preRoute extraction ...
[10/15 23:19:03    422s] Initializing multi-corner capacitance tables ... 
[10/15 23:19:03    422s] Initializing multi-corner resistance tables ...
[10/15 23:19:03    422s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:19:03    422s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.262360 ; uaWl: 1.000000 ; uaWlH: 0.222378 ; aWlH: 0.000000 ; Pmax: 0.836200 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[10/15 23:19:03    422s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1344.547M)
[10/15 23:19:03    422s] Compute RC Scale Done ...
[10/15 23:19:03    422s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1135.2M, totSessionCpu=0:07:03 **
[10/15 23:19:03    422s] #################################################################################
[10/15 23:19:03    422s] # Design Stage: PreRoute
[10/15 23:19:03    422s] # Design Name: DLX
[10/15 23:19:03    422s] # Design Mode: 90nm
[10/15 23:19:03    422s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:19:03    422s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:19:03    422s] # Signoff Settings: SI Off 
[10/15 23:19:03    422s] #################################################################################
[10/15 23:19:03    423s] Calculate delays in Single mode...
[10/15 23:19:03    423s] Topological Sorting (REAL = 0:00:00.0, MEM = 1338.6M, InitMEM = 1338.6M)
[10/15 23:19:03    423s] Start delay calculation (fullDC) (1 T). (MEM=1338.56)
[10/15 23:19:03    423s] End AAE Lib Interpolated Model. (MEM=1350.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:19:04    423s] Total number of fetched objects 1221
[10/15 23:19:04    423s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:19:04    423s] End delay calculation. (MEM=1373.77 CPU=0:00:00.6 REAL=0:00:00.0)
[10/15 23:19:04    423s] End delay calculation (fullDC). (MEM=1373.77 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:19:04    423s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1373.8M) ***
[10/15 23:19:04    424s] *** Timing NOT met, worst failing slack is -0.047
[10/15 23:19:04    424s] *** Check timing (0:00:00.0)
[10/15 23:19:04    424s] Deleting Lib Analyzer.
[10/15 23:19:04    424s] Begin: GigaOpt Optimization in WNS mode
[10/15 23:19:04    424s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[10/15 23:19:04    424s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:19:04    424s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:19:04    424s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:04.0/0:13:25.1 (0.5), mem = 1389.8M
[10/15 23:19:04    424s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.6
[10/15 23:19:04    424s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:19:04    424s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1389.8M
[10/15 23:19:04    424s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:19:04    424s] OPERPROF: Starting DPlace-Init at level 1, MEM:1389.8M
[10/15 23:19:04    424s] z: 2, totalTracks: 1
[10/15 23:19:04    424s] z: 4, totalTracks: 1
[10/15 23:19:04    424s] z: 6, totalTracks: 1
[10/15 23:19:04    424s] z: 8, totalTracks: 1
[10/15 23:19:04    424s] #spOpts: minPadR=1.1 
[10/15 23:19:04    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1389.8M
[10/15 23:19:04    424s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1389.8M
[10/15 23:19:04    424s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:19:04    424s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1389.8M
[10/15 23:19:04    424s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1405.8M
[10/15 23:19:04    424s] Fast DP-INIT is on for default
[10/15 23:19:04    424s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:19:04    424s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1405.8M
[10/15 23:19:04    424s] OPERPROF:     Starting CMU at level 3, MEM:1405.8M
[10/15 23:19:04    424s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1405.8M
[10/15 23:19:04    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1405.8M
[10/15 23:19:04    424s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1405.8MB).
[10/15 23:19:04    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.029, MEM:1405.8M
[10/15 23:19:04    424s] TotalInstCnt at PhyDesignMc Initialization: 990
[10/15 23:19:04    424s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1405.8M
[10/15 23:19:04    424s] ### Creating RouteCongInterface, started
[10/15 23:19:04    424s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:19:04    424s] 
[10/15 23:19:04    424s] Creating Lib Analyzer ...
[10/15 23:19:04    424s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:19:04    424s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:19:04    424s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:19:04    424s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:19:04    424s] 
[10/15 23:19:04    424s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:19:05    424s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:05 mem=1405.8M
[10/15 23:19:05    424s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:05 mem=1405.8M
[10/15 23:19:05    424s] Creating Lib Analyzer, finished. 
[10/15 23:19:05    424s] 
[10/15 23:19:05    424s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[10/15 23:19:05    424s] 
[10/15 23:19:05    424s] #optDebug: {0, 1.000}
[10/15 23:19:05    424s] ### Creating RouteCongInterface, finished
[10/15 23:19:05    424s] {MG  {4 0 1 0.0736206}  {7 0 2.4 0.247013}  {9 0 8.5 0.842129} }
[10/15 23:19:05    424s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1405.8M
[10/15 23:19:05    424s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1405.8M
[10/15 23:19:13    433s] *info: 1 clock net excluded
[10/15 23:19:13    433s] *info: 2 special nets excluded.
[10/15 23:19:13    433s] *info: 6964 no-driver nets excluded.
[10/15 23:19:16    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.15210.1
[10/15 23:19:16    435s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[10/15 23:19:16    435s] ** GigaOpt Optimizer WNS Slack -0.047 TNS Slack -0.155 Density 7.51
[10/15 23:19:16    435s] Optimizer WNS Pass 0
[10/15 23:19:16    435s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.047|-0.155|
|reg2reg   | 0.136| 0.000|
|HEPG      | 0.136| 0.000|
|All Paths |-0.047|-0.155|
+----------+------+------+

[10/15 23:19:16    435s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1424.9M
[10/15 23:19:16    435s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1424.9M
[10/15 23:19:16    435s] Active Path Group: default 
[10/15 23:19:16    435s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:19:16    435s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point         |
[10/15 23:19:16    435s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:19:16    435s] |  -0.047|   -0.047|  -0.155|   -0.155|     7.51%|   0:00:00.0| 1424.9M|   default|  default| CU_I/cw_FU_DU_reg[1]/D    |
[10/15 23:19:16    435s] |   0.015|    0.023|   0.000|    0.000|     7.51%|   0:00:00.0| 1432.9M|        NA|       NA| NA                        |
[10/15 23:19:16    435s] |   0.015|    0.023|   0.000|    0.000|     7.51%|   0:00:00.0| 1432.9M|   default|       NA| NA                        |
[10/15 23:19:16    435s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:19:16    435s] 
[10/15 23:19:16    435s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1432.9M) ***
[10/15 23:19:16    435s] 
[10/15 23:19:16    435s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1432.9M) ***
[10/15 23:19:16    435s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.023|0.000|
|reg2reg   |0.136|0.000|
|HEPG      |0.136|0.000|
|All Paths |0.023|0.000|
+----------+-----+-----+

[10/15 23:19:16    435s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 7.51
[10/15 23:19:16    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.15210.1
[10/15 23:19:16    435s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:       Starting CMU at level 4, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:1432.9M
[10/15 23:19:16    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.3
[10/15 23:19:16    435s] OPERPROF: Starting RefinePlace at level 1, MEM:1432.9M
[10/15 23:19:16    435s] *** Starting refinePlace (0:07:16 mem=1432.9M) ***
[10/15 23:19:16    435s] Total net bbox length = 5.944e+03 (2.931e+03 3.013e+03) (ext = 5.209e+02)
[10/15 23:19:16    435s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:16    435s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/15 23:19:16    435s] Type 'man IMPSP-5140' for more detail.
[10/15 23:19:16    435s] **WARN: (IMPSP-315):	Found 992 instances insts with no PG Term connections.
[10/15 23:19:16    435s] Type 'man IMPSP-315' for more detail.
[10/15 23:19:16    435s] 
[10/15 23:19:16    435s] Starting Small incrNP...
[10/15 23:19:16    435s] User Input Parameters:
[10/15 23:19:16    435s] - Congestion Driven    : Off
[10/15 23:19:16    435s] - Timing Driven        : Off
[10/15 23:19:16    435s] - Area-Violation Based : Off
[10/15 23:19:16    435s] - Start Rollback Level : -5
[10/15 23:19:16    435s] - Legalized            : On
[10/15 23:19:16    435s] - Window Based         : Off
[10/15 23:19:16    435s] - eDen incr mode       : Off
[10/15 23:19:16    435s] - Small incr mode      : On
[10/15 23:19:16    435s] 
[10/15 23:19:16    435s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1432.9M
[10/15 23:19:16    435s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1432.9M
[10/15 23:19:16    435s] default core: bins with density > 0.750 =  2.48 % ( 3 / 121 )
[10/15 23:19:16    435s] Density distribution unevenness ratio = 79.083%
[10/15 23:19:16    435s] cost 0.854054, thresh 1.000000
[10/15 23:19:16    435s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1432.9M)
[10/15 23:19:16    435s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/15 23:19:16    435s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1432.9M
[10/15 23:19:16    435s] Starting refinePlace ...
[10/15 23:19:16    435s] One DDP V2 for no tweak run.
[10/15 23:19:16    435s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/15 23:19:16    435s] ** Cut row section cpu time 0:00:00.0.
[10/15 23:19:16    435s]    Spread Effort: high, pre-route mode, useDDP on.
[10/15 23:19:16    435s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1432.9MB) @(0:07:16 - 0:07:16).
[10/15 23:19:16    435s] Move report: preRPlace moves 3 insts, mean move: 0.44 um, max move: 0.76 um
[10/15 23:19:16    435s] 	Max move on inst (CU_I/FE_RC_3_0): (156.37, 21.84) --> (157.13, 21.84)
[10/15 23:19:16    435s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[10/15 23:19:16    435s] wireLenOptFixPriorityInst 0 inst fixed
[10/15 23:19:16    435s] 
[10/15 23:19:16    435s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[10/15 23:19:16    436s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:16    436s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1432.9MB) @(0:07:16 - 0:07:16).
[10/15 23:19:16    436s] Move report: Detail placement moves 3 insts, mean move: 0.44 um, max move: 0.76 um
[10/15 23:19:16    436s] 	Max move on inst (CU_I/FE_RC_3_0): (156.37, 21.84) --> (157.13, 21.84)
[10/15 23:19:16    436s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1432.9MB
[10/15 23:19:16    436s] Statistics of distance of Instance movement in refine placement:
[10/15 23:19:16    436s]   maximum (X+Y) =         0.76 um
[10/15 23:19:16    436s]   inst (CU_I/FE_RC_3_0) with max move: (156.37, 21.84) -> (157.13, 21.84)
[10/15 23:19:16    436s]   mean    (X+Y) =         0.44 um
[10/15 23:19:16    436s] Summary Report:
[10/15 23:19:16    436s] Instances move: 3 (out of 992 movable)
[10/15 23:19:16    436s] Instances flipped: 0
[10/15 23:19:16    436s] Mean displacement: 0.44 um
[10/15 23:19:16    436s] Max displacement: 0.76 um (Instance: CU_I/FE_RC_3_0) (156.37, 21.84) -> (157.13, 21.84)
[10/15 23:19:16    436s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[10/15 23:19:16    436s] Total instances moved : 3
[10/15 23:19:16    436s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.161, MEM:1432.9M
[10/15 23:19:16    436s] Total net bbox length = 5.944e+03 (2.932e+03 3.013e+03) (ext = 5.203e+02)
[10/15 23:19:16    436s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1432.9MB
[10/15 23:19:16    436s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1432.9MB) @(0:07:16 - 0:07:16).
[10/15 23:19:16    436s] *** Finished refinePlace (0:07:16 mem=1432.9M) ***
[10/15 23:19:16    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.3
[10/15 23:19:16    436s] OPERPROF: Finished RefinePlace at level 1, CPU:0.170, REAL:0.178, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:1432.9M
[10/15 23:19:17    436s] *** maximum move = 0.76 um ***
[10/15 23:19:17    436s] *** Finished re-routing un-routed nets (1432.9M) ***
[10/15 23:19:17    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF:     Starting CMU at level 3, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1432.9M
[10/15 23:19:17    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1432.9M
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1432.9M) ***
[10/15 23:19:17    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.15210.1
[10/15 23:19:17    436s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 7.51
[10/15 23:19:17    436s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.023|0.000|
|reg2reg   |0.136|0.000|
|HEPG      |0.136|0.000|
|All Paths |0.023|0.000|
+----------+-----+-----+

[10/15 23:19:17    436s] Bottom Preferred Layer:
[10/15 23:19:17    436s]     None
[10/15 23:19:17    436s] Via Pillar Rule:
[10/15 23:19:17    436s]     None
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1432.9M) ***
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.15210.1
[10/15 23:19:17    436s] Total-nets :: 1035, Stn-nets :: 7, ratio :: 0.676329 %
[10/15 23:19:17    436s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1413.8M
[10/15 23:19:17    436s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1413.8M
[10/15 23:19:17    436s] TotalInstCnt at PhyDesignMc Destruction: 992
[10/15 23:19:17    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.6
[10/15 23:19:17    436s] *** SetupOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:07:16.3/0:13:37.3 (0.5), mem = 1413.8M
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] =============================================================================================
[10/15 23:19:17    436s]  Step TAT Report for WnsOpt #1
[10/15 23:19:17    436s] =============================================================================================
[10/15 23:19:17    436s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:19:17    436s] ---------------------------------------------------------------------------------------------
[10/15 23:19:17    436s] [ RefinePlace            ]      1   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[10/15 23:19:17    436s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:19:17    436s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   4.5 % )     0:00:00.5 /  0:00:00.5    1.0
[10/15 23:19:17    436s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:17    436s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.3
[10/15 23:19:17    436s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[10/15 23:19:17    436s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:17    436s] [ TransformInit          ]      1   0:00:10.7  (  87.5 % )     0:00:10.7 /  0:00:10.8    1.0
[10/15 23:19:17    436s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/15 23:19:17    436s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[10/15 23:19:17    436s] [ OptEval                ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:19:17    436s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:17    436s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.2
[10/15 23:19:17    436s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:19:17    436s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[10/15 23:19:17    436s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:17    436s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:17    436s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:17    436s] [ MISC                   ]          0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.3    1.0
[10/15 23:19:17    436s] ---------------------------------------------------------------------------------------------
[10/15 23:19:17    436s]  WnsOpt #1 TOTAL                    0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:12.3    1.0
[10/15 23:19:17    436s] ---------------------------------------------------------------------------------------------
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] End: GigaOpt Optimization in WNS mode
[10/15 23:19:17    436s] *** Timing Is met
[10/15 23:19:17    436s] *** Check timing (0:00:00.0)
[10/15 23:19:17    436s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/15 23:19:17    436s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:19:17    436s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:19:17    436s] ### Creating LA Mngr. totSessionCpu=0:07:16 mem=1370.8M
[10/15 23:19:17    436s] ### Creating LA Mngr, finished. totSessionCpu=0:07:16 mem=1370.8M
[10/15 23:19:17    436s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:19:17    436s] ### Creating PhyDesignMc. totSessionCpu=0:07:16 mem=1389.9M
[10/15 23:19:17    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:1389.9M
[10/15 23:19:17    436s] z: 2, totalTracks: 1
[10/15 23:19:17    436s] z: 4, totalTracks: 1
[10/15 23:19:17    436s] z: 6, totalTracks: 1
[10/15 23:19:17    436s] z: 8, totalTracks: 1
[10/15 23:19:17    436s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:19:17    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1389.9M
[10/15 23:19:17    436s] OPERPROF:     Starting CMU at level 3, MEM:1389.9M
[10/15 23:19:17    436s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1389.9M
[10/15 23:19:17    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1389.9M
[10/15 23:19:17    436s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1389.9MB).
[10/15 23:19:17    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1389.9M
[10/15 23:19:17    436s] TotalInstCnt at PhyDesignMc Initialization: 992
[10/15 23:19:17    436s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:16 mem=1389.9M
[10/15 23:19:17    436s] Begin: Area Reclaim Optimization
[10/15 23:19:17    436s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:16.4/0:13:37.5 (0.5), mem = 1389.9M
[10/15 23:19:17    436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.7
[10/15 23:19:17    436s] ### Creating RouteCongInterface, started
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/15 23:19:17    436s] 
[10/15 23:19:17    436s] #optDebug: {0, 1.000}
[10/15 23:19:17    436s] ### Creating RouteCongInterface, finished
[10/15 23:19:17    436s] ### Creating LA Mngr. totSessionCpu=0:07:16 mem=1389.9M
[10/15 23:19:17    436s] ### Creating LA Mngr, finished. totSessionCpu=0:07:16 mem=1389.9M
[10/15 23:19:18    437s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1389.9M
[10/15 23:19:18    437s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1389.9M
[10/15 23:19:18    437s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 7.51
[10/15 23:19:18    437s] +----------+---------+--------+--------+------------+--------+
[10/15 23:19:18    437s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/15 23:19:18    437s] +----------+---------+--------+--------+------------+--------+
[10/15 23:19:18    437s] |     7.51%|        -|   0.000|   0.000|   0:00:00.0| 1389.9M|
[10/15 23:19:18    437s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/15 23:19:18    437s] |     7.51%|        0|   0.000|   0.000|   0:00:00.0| 1389.9M|
[10/15 23:19:18    437s] |     7.50%|        1|   0.000|   0.000|   0:00:00.0| 1428.0M|
[10/15 23:19:18    438s] |     7.49%|        5|   0.000|   0.000|   0:00:00.0| 1428.0M|
[10/15 23:19:19    438s] |     7.49%|        0|   0.000|   0.000|   0:00:01.0| 1428.0M|
[10/15 23:19:19    438s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/15 23:19:19    438s] |     7.49%|        0|   0.000|   0.000|   0:00:00.0| 1428.0M|
[10/15 23:19:19    438s] +----------+---------+--------+--------+------------+--------+
[10/15 23:19:19    438s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 7.49
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 5 **
[10/15 23:19:19    438s] --------------------------------------------------------------
[10/15 23:19:19    438s] |                                   | Total     | Sequential |
[10/15 23:19:19    438s] --------------------------------------------------------------
[10/15 23:19:19    438s] | Num insts resized                 |       5  |       0    |
[10/15 23:19:19    438s] | Num insts undone                  |       0  |       0    |
[10/15 23:19:19    438s] | Num insts Downsized               |       5  |       0    |
[10/15 23:19:19    438s] | Num insts Samesized               |       0  |       0    |
[10/15 23:19:19    438s] | Num insts Upsized                 |       0  |       0    |
[10/15 23:19:19    438s] | Num multiple commits+uncommits    |       0  |       -    |
[10/15 23:19:19    438s] --------------------------------------------------------------
[10/15 23:19:19    438s] Bottom Preferred Layer:
[10/15 23:19:19    438s]     None
[10/15 23:19:19    438s] Via Pillar Rule:
[10/15 23:19:19    438s]     None
[10/15 23:19:19    438s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[10/15 23:19:19    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:       Starting CMU at level 4, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.022, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:1428.0M
[10/15 23:19:19    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.4
[10/15 23:19:19    438s] OPERPROF: Starting RefinePlace at level 1, MEM:1428.0M
[10/15 23:19:19    438s] *** Starting refinePlace (0:07:18 mem=1428.0M) ***
[10/15 23:19:19    438s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:19:19    438s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:19    438s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/15 23:19:19    438s] Type 'man IMPSP-5140' for more detail.
[10/15 23:19:19    438s] **WARN: (IMPSP-315):	Found 991 instances insts with no PG Term connections.
[10/15 23:19:19    438s] Type 'man IMPSP-315' for more detail.
[10/15 23:19:19    438s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1428.0M
[10/15 23:19:19    438s] Starting refinePlace ...
[10/15 23:19:19    438s] One DDP V2 for no tweak run.
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[10/15 23:19:19    438s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:19    438s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1428.0MB) @(0:07:18 - 0:07:18).
[10/15 23:19:19    438s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:19:19    438s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1428.0MB
[10/15 23:19:19    438s] Statistics of distance of Instance movement in refine placement:
[10/15 23:19:19    438s]   maximum (X+Y) =         0.00 um
[10/15 23:19:19    438s]   mean    (X+Y) =         0.00 um
[10/15 23:19:19    438s] Summary Report:
[10/15 23:19:19    438s] Instances move: 0 (out of 991 movable)
[10/15 23:19:19    438s] Instances flipped: 0
[10/15 23:19:19    438s] Mean displacement: 0.00 um
[10/15 23:19:19    438s] Max displacement: 0.00 um 
[10/15 23:19:19    438s] Total instances moved : 0
[10/15 23:19:19    438s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.044, MEM:1428.0M
[10/15 23:19:19    438s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:19:19    438s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1428.0MB
[10/15 23:19:19    438s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1428.0MB) @(0:07:18 - 0:07:18).
[10/15 23:19:19    438s] *** Finished refinePlace (0:07:18 mem=1428.0M) ***
[10/15 23:19:19    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.4
[10/15 23:19:19    438s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.056, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:1428.0M
[10/15 23:19:19    438s] *** maximum move = 0.00 um ***
[10/15 23:19:19    438s] *** Finished re-routing un-routed nets (1428.0M) ***
[10/15 23:19:19    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:     Starting CMU at level 3, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1428.0M
[10/15 23:19:19    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1428.0M
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1428.0M) ***
[10/15 23:19:19    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.7
[10/15 23:19:19    438s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.0 (1.0), totSession cpu/real = 0:07:18.5/0:13:39.5 (0.5), mem = 1428.0M
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] =============================================================================================
[10/15 23:19:19    438s]  Step TAT Report for AreaOpt #2
[10/15 23:19:19    438s] =============================================================================================
[10/15 23:19:19    438s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:19:19    438s] ---------------------------------------------------------------------------------------------
[10/15 23:19:19    438s] [ RefinePlace            ]      1   0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:19:19    438s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/15 23:19:19    438s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:19    438s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:19:19    438s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:19    438s] [ OptSingleIteration     ]      5   0:00:00.1  (   6.2 % )     0:00:00.5 /  0:00:00.5    1.0
[10/15 23:19:19    438s] [ OptGetWeight           ]    147   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.5
[10/15 23:19:19    438s] [ OptEval                ]    147   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.3    1.1
[10/15 23:19:19    438s] [ OptCommit              ]    147   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:19:19    438s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:19    438s] [ PostCommitDelayUpdate  ]    148   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:19:19    438s] [ IncrDelayCalc          ]     10   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/15 23:19:19    438s] [ MISC                   ]          0:00:01.2  (  60.2 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:19:19    438s] ---------------------------------------------------------------------------------------------
[10/15 23:19:19    438s]  AreaOpt #2 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.1    1.0
[10/15 23:19:19    438s] ---------------------------------------------------------------------------------------------
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1408.9M
[10/15 23:19:19    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1408.9M
[10/15 23:19:19    438s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:19:19    438s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1370.93M, totSessionCpu=0:07:19).
[10/15 23:19:19    438s] **INFO: Flow update: Design timing is met.
[10/15 23:19:19    438s] Begin: GigaOpt postEco DRV Optimization
[10/15 23:19:19    438s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[10/15 23:19:19    438s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:19:19    438s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:19:19    438s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:18.6/0:13:39.6 (0.5), mem = 1370.9M
[10/15 23:19:19    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.8
[10/15 23:19:19    438s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:19:19    438s] ### Creating PhyDesignMc. totSessionCpu=0:07:19 mem=1370.9M
[10/15 23:19:19    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:1370.9M
[10/15 23:19:19    438s] z: 2, totalTracks: 1
[10/15 23:19:19    438s] z: 4, totalTracks: 1
[10/15 23:19:19    438s] z: 6, totalTracks: 1
[10/15 23:19:19    438s] z: 8, totalTracks: 1
[10/15 23:19:19    438s] #spOpts: minPadR=1.1 mergeVia=F 
[10/15 23:19:19    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1370.9M
[10/15 23:19:19    438s] OPERPROF:     Starting CMU at level 3, MEM:1370.9M
[10/15 23:19:19    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1370.9M
[10/15 23:19:19    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1370.9M
[10/15 23:19:19    438s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.9MB).
[10/15 23:19:19    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1370.9M
[10/15 23:19:19    438s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:19:19    438s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:19 mem=1370.9M
[10/15 23:19:19    438s] ### Creating RouteCongInterface, started
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/15 23:19:19    438s] 
[10/15 23:19:19    438s] #optDebug: {0, 1.000}
[10/15 23:19:19    438s] ### Creating RouteCongInterface, finished
[10/15 23:19:19    438s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=1370.9M
[10/15 23:19:19    438s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=1370.9M
[10/15 23:19:22    442s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1390.0M
[10/15 23:19:22    442s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1390.0M
[10/15 23:19:22    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:19:22    442s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/15 23:19:22    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:19:22    442s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/15 23:19:22    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:19:22    442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:19:22    442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|   7.49|          |         |
[10/15 23:19:22    442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:19:22    442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|   7.49| 0:00:00.0|  1390.0M|
[10/15 23:19:22    442s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:19:22    442s] Bottom Preferred Layer:
[10/15 23:19:22    442s]     None
[10/15 23:19:22    442s] Via Pillar Rule:
[10/15 23:19:22    442s]     None
[10/15 23:19:22    442s] 
[10/15 23:19:22    442s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1390.0M) ***
[10/15 23:19:22    442s] 
[10/15 23:19:22    442s] Total-nets :: 1034, Stn-nets :: 7, ratio :: 0.676983 %
[10/15 23:19:22    442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1370.9M
[10/15 23:19:22    442s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:1370.9M
[10/15 23:19:22    442s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:19:22    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.8
[10/15 23:19:22    442s] *** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:07:22.1/0:13:43.1 (0.5), mem = 1370.9M
[10/15 23:19:22    442s] 
[10/15 23:19:22    442s] =============================================================================================
[10/15 23:19:22    442s]  Step TAT Report for DrvOpt #3
[10/15 23:19:22    442s] =============================================================================================
[10/15 23:19:22    442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:19:22    442s] ---------------------------------------------------------------------------------------------
[10/15 23:19:22    442s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:19:22    442s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:22    442s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/15 23:19:22    442s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:19:22    442s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:22    442s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[10/15 23:19:22    442s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:19:22    442s] [ MISC                   ]          0:00:03.4  (  97.2 % )     0:00:03.4 /  0:00:03.4    1.0
[10/15 23:19:22    442s] ---------------------------------------------------------------------------------------------
[10/15 23:19:22    442s]  DrvOpt #3 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[10/15 23:19:22    442s] ---------------------------------------------------------------------------------------------
[10/15 23:19:22    442s] 
[10/15 23:19:22    442s] End: GigaOpt postEco DRV Optimization
[10/15 23:19:23    442s] 
[10/15 23:19:23    442s] Active setup views:
[10/15 23:19:23    442s]  default
[10/15 23:19:23    442s]   Dominating endpoints: 0
[10/15 23:19:23    442s]   Dominating TNS: -0.000
[10/15 23:19:23    442s] 
[10/15 23:19:23    442s] Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
[10/15 23:19:23    442s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:19:23    442s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:19:23    442s] PreRoute RC Extraction called for design DLX.
[10/15 23:19:23    442s] RC Extraction called in multi-corner(1) mode.
[10/15 23:19:23    442s] RCMode: PreRoute
[10/15 23:19:23    442s]       RC Corner Indexes            0   
[10/15 23:19:23    442s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:19:23    442s] Resistance Scaling Factor    : 1.00000 
[10/15 23:19:23    442s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:19:23    442s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:19:23    442s] Shrink Factor                : 1.00000
[10/15 23:19:23    442s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:19:23    442s] Using capacitance table file ...
[10/15 23:19:23    442s] RC Grid backup saved.
[10/15 23:19:23    442s] LayerId::1 widthSet size::4
[10/15 23:19:23    442s] LayerId::2 widthSet size::4
[10/15 23:19:23    442s] LayerId::3 widthSet size::4
[10/15 23:19:23    442s] LayerId::4 widthSet size::4
[10/15 23:19:23    442s] LayerId::5 widthSet size::4
[10/15 23:19:23    442s] LayerId::6 widthSet size::4
[10/15 23:19:23    442s] LayerId::7 widthSet size::4
[10/15 23:19:23    442s] LayerId::8 widthSet size::4
[10/15 23:19:23    442s] LayerId::9 widthSet size::4
[10/15 23:19:23    442s] LayerId::10 widthSet size::3
[10/15 23:19:23    442s] Skipped RC grid update for preRoute extraction.
[10/15 23:19:23    442s] Initializing multi-corner capacitance tables ... 
[10/15 23:19:23    442s] Initializing multi-corner resistance tables ...
[10/15 23:19:23    442s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:19:23    442s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.262360 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.836200 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[10/15 23:19:23    442s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1357.414M)
[10/15 23:19:23    442s] Skewing Data Summary (End_of_FINAL)
[10/15 23:19:23    442s] --------------------------------------------------
[10/15 23:19:23    442s]  Total skewed count:0
[10/15 23:19:23    442s] --------------------------------------------------
[10/15 23:19:23    442s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Import and model ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Create place DB ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Import place data ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read instances and placement ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read nets ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Create route DB ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       == Non-default Options ==
[10/15 23:19:23    442s] (I)       Build term to term wires                           : false
[10/15 23:19:23    442s] (I)       Maximum routing layer                              : 10
[10/15 23:19:23    442s] (I)       Number of threads                                  : 1
[10/15 23:19:23    442s] (I)       Method to set GCell size                           : row
[10/15 23:19:23    442s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:19:23    442s] (I)       Started Import route data ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Use row-based GCell size
[10/15 23:19:23    442s] (I)       Use row-based GCell align
[10/15 23:19:23    442s] (I)       GCell unit size   : 2800
[10/15 23:19:23    442s] (I)       GCell multiplier  : 1
[10/15 23:19:23    442s] (I)       GCell row height  : 2800
[10/15 23:19:23    442s] (I)       Actual row height : 2800
[10/15 23:19:23    442s] (I)       GCell align ref   : 10260 10080
[10/15 23:19:23    442s] [NR-eGR] Track table information for default rule: 
[10/15 23:19:23    442s] [NR-eGR] metal1 has no routable track
[10/15 23:19:23    442s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal7 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal8 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal9 has single uniform track structure
[10/15 23:19:23    442s] [NR-eGR] metal10 has single uniform track structure
[10/15 23:19:23    442s] (I)       ===========================================================================
[10/15 23:19:23    442s] (I)       == Report All Rule Vias ==
[10/15 23:19:23    442s] (I)       ===========================================================================
[10/15 23:19:23    442s] (I)        Via Rule : (Default)
[10/15 23:19:23    442s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:19:23    442s] (I)       ---------------------------------------------------------------------------
[10/15 23:19:23    442s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/15 23:19:23    442s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/15 23:19:23    442s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:19:23    442s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:19:23    442s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:19:23    442s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:19:23    442s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:19:23    442s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:19:23    442s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:19:23    442s] (I)       ===========================================================================
[10/15 23:19:23    442s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read routing blockages ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read instance blockages ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read PG blockages ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] Read 3800 PG shapes
[10/15 23:19:23    442s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read boundary cut boxes ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:19:23    442s] [NR-eGR] #Instance Blockages : 0
[10/15 23:19:23    442s] [NR-eGR] #PG Blockages       : 3800
[10/15 23:19:23    442s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:19:23    442s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:19:23    442s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read blackboxes ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:19:23    442s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read prerouted ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:19:23    442s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read unlegalized nets ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read nets ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] Read numTotalNets=1034  numIgnoredNets=0
[10/15 23:19:23    442s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Set up via pillars ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       early_global_route_priority property id does not exist.
[10/15 23:19:23    442s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Model blockages into capacity
[10/15 23:19:23    442s] (I)       Read Num Blocks=3800  Num Prerouted Wires=0  Num CS=0
[10/15 23:19:23    442s] (I)       Started Initialize 3D capacity ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 6 (H) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 7 (V) : #blockages 436 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 8 (H) : #blockages 476 : #preroutes 0
[10/15 23:19:23    442s] (I)       Layer 9 (V) : #blockages 272 : #preroutes 0
[10/15 23:19:23    442s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       -- layer congestion ratio --
[10/15 23:19:23    442s] (I)       Layer 1 : 0.100000
[10/15 23:19:23    442s] (I)       Layer 2 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 3 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 4 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 5 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 6 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 7 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 8 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 9 : 0.700000
[10/15 23:19:23    442s] (I)       Layer 10 : 0.700000
[10/15 23:19:23    442s] (I)       ----------------------------
[10/15 23:19:23    442s] (I)       Number of ignored nets                =      0
[10/15 23:19:23    442s] (I)       Number of connected nets              =      0
[10/15 23:19:23    442s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:19:23    442s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:19:23    442s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:19:23    442s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Read aux data ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Others data preparation ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:19:23    442s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Create route kernel ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Ndr track 0 does not exist
[10/15 23:19:23    442s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:19:23    442s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:19:23    442s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:19:23    442s] (I)       Site width          :   380  (dbu)
[10/15 23:19:23    442s] (I)       Row height          :  2800  (dbu)
[10/15 23:19:23    442s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:19:23    442s] (I)       GCell width         :  2800  (dbu)
[10/15 23:19:23    442s] (I)       GCell height        :  2800  (dbu)
[10/15 23:19:23    442s] (I)       Grid                :   116   115    10
[10/15 23:19:23    442s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/15 23:19:23    442s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/15 23:19:23    442s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/15 23:19:23    442s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/15 23:19:23    442s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/15 23:19:23    442s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/15 23:19:23    442s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/15 23:19:23    442s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/15 23:19:23    442s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/15 23:19:23    442s] (I)       Total num of tracks :     0   857  1152   581   575   581   191   193   100    96
[10/15 23:19:23    442s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/15 23:19:23    442s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/15 23:19:23    442s] (I)       --------------------------------------------------------
[10/15 23:19:23    442s] 
[10/15 23:19:23    442s] [NR-eGR] ============ Routing rule table ============
[10/15 23:19:23    442s] [NR-eGR] Rule id: 0  Nets: 1034 
[10/15 23:19:23    442s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:19:23    442s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/15 23:19:23    442s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:19:23    442s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:19:23    442s] [NR-eGR] ========================================
[10/15 23:19:23    442s] [NR-eGR] 
[10/15 23:19:23    442s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer7 : = 800 / 22156 (3.61%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer8 : = 874 / 22195 (3.94%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer9 : = 1245 / 11600 (10.73%)
[10/15 23:19:23    442s] (I)       blocked tracks on layer10 : = 2866 / 11040 (25.96%)
[10/15 23:19:23    442s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Reset routing kernel
[10/15 23:19:23    442s] (I)       Started Global Routing ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Initialization ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       totalPins=3297  totalGlobalPin=3144 (95.36%)
[10/15 23:19:23    442s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Net group 1 ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Generate topology ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       total 2D Cap : 490203 = (230919 H, 259284 V)
[10/15 23:19:23    442s] [NR-eGR] Layer group 1: route 1034 net(s) in layer range [2, 10]
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] (I)       ============  Phase 1a Route ============
[10/15 23:19:23    442s] (I)       Started Phase 1a ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Pattern routing ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:19:23    442s] (I)       Started Add via demand to 2D ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] (I)       ============  Phase 1b Route ============
[10/15 23:19:23    442s] (I)       Started Phase 1b ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:19:23    442s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[10/15 23:19:23    442s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] (I)       ============  Phase 1c Route ============
[10/15 23:19:23    442s] (I)       Started Phase 1c ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:19:23    442s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] (I)       ============  Phase 1d Route ============
[10/15 23:19:23    442s] (I)       Started Phase 1d ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:19:23    442s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] (I)       ============  Phase 1e Route ============
[10/15 23:19:23    442s] (I)       Started Phase 1e ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Route legalization ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:19:23    442s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[10/15 23:19:23    442s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] (I)       ============  Phase 1l Route ============
[10/15 23:19:23    442s] (I)       Started Phase 1l ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Layer assignment (1T) ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Clean cong LA ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:19:23    442s] (I)       Layer  2:      97044      2674         0           0       97440    ( 0.00%) 
[10/15 23:19:23    442s] (I)       Layer  3:     131979      2685         0           0      132250    ( 0.00%) 
[10/15 23:19:23    442s] (I)       Layer  4:      65623      1048         0           0       66120    ( 0.00%) 
[10/15 23:19:23    442s] (I)       Layer  5:      65591        47         0           0       66125    ( 0.00%) 
[10/15 23:19:23    442s] (I)       Layer  6:      65475        40         0           0       66120    ( 0.00%) 
[10/15 23:19:23    442s] (I)       Layer  7:      21335         0         0         243       21798    ( 1.10%) 
[10/15 23:19:23    442s] (I)       Layer  8:      21128         0         0         726       21313    ( 3.29%) 
[10/15 23:19:23    442s] (I)       Layer  9:      10355         0         0        2511        9060    (21.70%) 
[10/15 23:19:23    442s] (I)       Layer 10:       8107         0         0        4260        6760    (38.66%) 
[10/15 23:19:23    442s] (I)       Total:        486637      6494         0        7740      486986    ( 1.56%) 
[10/15 23:19:23    442s] (I)       
[10/15 23:19:23    442s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:19:23    442s] [NR-eGR]                        OverCon            
[10/15 23:19:23    442s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:19:23    442s] [NR-eGR]       Layer                (0)    OverCon 
[10/15 23:19:23    442s] [NR-eGR] ----------------------------------------------
[10/15 23:19:23    442s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR] ----------------------------------------------
[10/15 23:19:23    442s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/15 23:19:23    442s] [NR-eGR] 
[10/15 23:19:23    442s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Started Export 3D cong map ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       total 2D Cap : 491086 = (231332 H, 259754 V)
[10/15 23:19:23    442s] (I)       Started Export 2D cong map ( Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:19:23    442s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:19:23    442s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1361.43 MB )
[10/15 23:19:23    442s] OPERPROF: Starting HotSpotCal at level 1, MEM:1361.4M
[10/15 23:19:23    442s] [hotspot] +------------+---------------+---------------+
[10/15 23:19:23    442s] [hotspot] |            |   max hotspot | total hotspot |
[10/15 23:19:23    442s] [hotspot] +------------+---------------+---------------+
[10/15 23:19:23    442s] [hotspot] | normalized |          0.00 |          0.00 |
[10/15 23:19:23    442s] [hotspot] +------------+---------------+---------------+
[10/15 23:19:23    442s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:19:23    442s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/15 23:19:23    442s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:1361.4M
[10/15 23:19:23    442s] Starting delay calculation for Setup views
[10/15 23:19:23    442s] #################################################################################
[10/15 23:19:23    442s] # Design Stage: PreRoute
[10/15 23:19:23    442s] # Design Name: DLX
[10/15 23:19:23    442s] # Design Mode: 90nm
[10/15 23:19:23    442s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:19:23    442s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:19:23    442s] # Signoff Settings: SI Off 
[10/15 23:19:23    442s] #################################################################################
[10/15 23:19:23    442s] Calculate delays in Single mode...
[10/15 23:19:23    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 1351.4M, InitMEM = 1351.4M)
[10/15 23:19:23    442s] Start delay calculation (fullDC) (1 T). (MEM=1351.43)
[10/15 23:19:23    442s] End AAE Lib Interpolated Model. (MEM=1362.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:19:24    443s] Total number of fetched objects 1222
[10/15 23:19:24    443s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:19:24    443s] End delay calculation. (MEM=1378.63 CPU=0:00:00.7 REAL=0:00:01.0)
[10/15 23:19:24    443s] End delay calculation (fullDC). (MEM=1378.63 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:19:24    443s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1378.6M) ***
[10/15 23:19:24    443s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:24 mem=1378.6M)
[10/15 23:19:24    443s] Reported timing to dir ./timingReports
[10/15 23:19:24    443s] **optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1165.5M, totSessionCpu=0:07:24 **
[10/15 23:19:24    443s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1332.6M
[10/15 23:19:24    443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1332.6M
[10/15 23:19:27    443s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.136  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:11, mem = 1166.2M, totSessionCpu=0:07:24 **
[10/15 23:19:27    443s] *** Finished optDesign ***
[10/15 23:19:27    443s] 
[10/15 23:19:27    443s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:19 real=  0:01:21)
[10/15 23:19:27    443s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[10/15 23:19:27    443s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:12.7 real=0:00:12.7)
[10/15 23:19:27    443s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.8 real=0:00:04.8)
[10/15 23:19:27    443s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:06.3 real=0:00:06.3)
[10/15 23:19:27    443s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:12.3 real=0:00:12.3)
[10/15 23:19:27    443s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:19:27    443s] Deleting Lib Analyzer.
[10/15 23:19:27    444s] clean pInstBBox. size 0
[10/15 23:19:27    444s] All LLGs are deleted
[10/15 23:19:27    444s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1347.9M
[10/15 23:19:27    444s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1347.9M
[10/15 23:19:27    444s] Deleting Cell Server ...
[10/15 23:19:27    444s] #optDebug: fT-D <X 1 0 0 0>
[10/15 23:19:27    444s] VSMManager cleared!
[10/15 23:19:27    444s] **place_opt_design ... cpu = 0:01:09, real = 0:01:11, mem = 1273.9M **
[10/15 23:19:27    444s] *** Finished GigaPlace ***
[10/15 23:19:27    444s] 
[10/15 23:19:27    444s] *** Summary of all messages that are not suppressed in this session:
[10/15 23:19:27    444s] Severity  ID               Count  Summary                                  
[10/15 23:19:27    444s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[10/15 23:19:27    444s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[10/15 23:19:27    444s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[10/15 23:19:27    444s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/15 23:19:27    444s] WARNING   IMPOPT-7098        223  WARNING: %s is an undriven net with %d f...
[10/15 23:19:27    444s] *** Message Summary: 233 warning(s), 0 error(s)
[10/15 23:19:27    444s] 
[10/15 23:19:27    444s] 
[10/15 23:19:27    444s] =============================================================================================
[10/15 23:19:27    444s]  Final TAT Report for place_opt_design
[10/15 23:19:27    444s] =============================================================================================
[10/15 23:19:27    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:19:27    444s] ---------------------------------------------------------------------------------------------
[10/15 23:19:27    444s] [ WnsOpt                 ]      1   0:00:11.8  (  16.7 % )     0:00:12.3 /  0:00:12.3    1.0
[10/15 23:19:27    444s] [ GlobalOpt              ]      1   0:00:12.7  (  18.0 % )     0:00:12.7 /  0:00:12.7    1.0
[10/15 23:19:27    444s] [ DrvOpt                 ]      3   0:00:11.9  (  16.8 % )     0:00:11.9 /  0:00:12.0    1.0
[10/15 23:19:27    444s] [ SimplifyNetlist        ]      1   0:00:05.1  (   7.2 % )     0:00:05.1 /  0:00:05.1    1.0
[10/15 23:19:27    444s] [ AreaOpt                ]      2   0:00:04.4  (   6.2 % )     0:00:04.7 /  0:00:04.7    1.0
[10/15 23:19:27    444s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/15 23:19:27    444s] [ IncrReplace            ]      1   0:00:06.3  (   8.8 % )     0:00:06.3 /  0:00:06.3    1.0
[10/15 23:19:27    444s] [ RefinePlace            ]      2   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/15 23:19:27    444s] [ TimingUpdate           ]      4   0:00:00.9  (   1.2 % )     0:00:07.8 /  0:00:07.8    1.0
[10/15 23:19:27    444s] [ FullDelayCalc          ]      2   0:00:06.9  (   9.8 % )     0:00:06.9 /  0:00:07.0    1.0
[10/15 23:19:27    444s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:09.9 /  0:00:07.5    0.8
[10/15 23:19:27    444s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[10/15 23:19:27    444s] [ DrvReport              ]      2   0:00:03.1  (   4.3 % )     0:00:03.1 /  0:00:00.6    0.2
[10/15 23:19:27    444s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:19:27    444s] [ MISC                   ]          0:00:06.7  (   9.4 % )     0:00:06.7 /  0:00:06.7    1.0
[10/15 23:19:27    444s] ---------------------------------------------------------------------------------------------
[10/15 23:19:27    444s]  place_opt_design TOTAL             0:01:10.8  ( 100.0 % )     0:01:10.8 /  0:01:08.6    1.0
[10/15 23:19:27    444s] ---------------------------------------------------------------------------------------------
[10/15 23:19:27    444s] 
[10/15 23:20:04    457s] <CMD> create_ccopt_clock_tree_spec
[10/15 23:20:04    457s] Creating clock tree spec for modes (timing configs): coherent-synthesis
[10/15 23:20:04    457s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/15 23:20:04    457s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:20:04    457s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:20:04    457s] Summary for sequential cells identification: 
[10/15 23:20:04    457s]   Identified SBFF number: 16
[10/15 23:20:04    457s]   Identified MBFF number: 0
[10/15 23:20:04    457s]   Identified SB Latch number: 0
[10/15 23:20:04    457s]   Identified MB Latch number: 0
[10/15 23:20:04    457s]   Not identified SBFF number: 0
[10/15 23:20:04    457s]   Not identified MBFF number: 0
[10/15 23:20:04    457s]   Not identified SB Latch number: 0
[10/15 23:20:04    457s]   Not identified MB Latch number: 0
[10/15 23:20:04    457s]   Number of sequential cells which are not FFs: 13
[10/15 23:20:04    457s]  Visiting view : default
[10/15 23:20:04    457s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:20:04    457s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:20:04    457s]  Visiting view : default
[10/15 23:20:04    457s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:20:04    457s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:20:04    457s]  Setting StdDelay to 10.10
[10/15 23:20:04    457s] Creating Cell Server, finished. 
[10/15 23:20:04    457s] 
[10/15 23:20:04    457s] Reset timing graph...
[10/15 23:20:04    457s] Ignoring AAE DB Resetting ...
[10/15 23:20:04    457s] Reset timing graph done.
[10/15 23:20:04    457s] Ignoring AAE DB Resetting ...
[10/15 23:20:04    457s] Analyzing clock structure...
[10/15 23:20:04    457s] Analyzing clock structure done.
[10/15 23:20:05    457s] Reset timing graph...
[10/15 23:20:05    457s] Ignoring AAE DB Resetting ...
[10/15 23:20:05    457s] Reset timing graph done.
[10/15 23:20:05    457s] Extracting original clock gating for Clk...
[10/15 23:20:05    457s]   clock_tree Clk contains 13 sinks and 0 clock gates.
[10/15 23:20:05    457s]   Extraction for Clk complete.
[10/15 23:20:05    457s] Extracting original clock gating for Clk done.
[10/15 23:20:05    457s] The skew group Clk/coherent-synthesis was created. It contains 13 sinks and 1 sources.
[10/15 23:20:05    457s] Checking clock tree convergence...
[10/15 23:20:05    457s] Checking clock tree convergence done.
[10/15 23:20:22    463s] <CMD> get_ccopt_clock_trees *
[10/15 23:20:52    474s] <CMD> set_ccopt_property target_max_trans 0.05
[10/15 23:21:10    480s] <CMD> set_ccopt_property target_skew 0.02
[10/15 23:21:29    487s] <CMD> ccopt_design
[10/15 23:21:29    487s] #% Begin ccopt_design (date=10/15 23:21:29, mem=1059.6M)
[10/15 23:21:29    487s] Turning off fast DC mode./nRuntime...
[10/15 23:21:29    487s] **INFO: User's settings:
[10/15 23:21:29    487s] setNanoRouteMode -droutePostRouteSpreadWire         1
[10/15 23:21:29    487s] setNanoRouteMode -extractThirdPartyCompatible       false
[10/15 23:21:29    487s] setNanoRouteMode -grouteExpTdStdDelay               10.1
[10/15 23:21:29    487s] setNanoRouteMode -timingEngine                      {}
[10/15 23:21:29    487s] setExtractRCMode -engine                            preRoute
[10/15 23:21:29    487s] setDelayCalMode -enable_high_fanout                 true
[10/15 23:21:29    487s] setDelayCalMode -eng_copyNetPropToNewNet            true
[10/15 23:21:29    487s] setDelayCalMode -engine                             aae
[10/15 23:21:29    487s] setDelayCalMode -ignoreNetLoad                      false
[10/15 23:21:29    487s] setDelayCalMode -SIAware                            false
[10/15 23:21:29    487s] setOptMode -activeHoldViews                         { default }
[10/15 23:21:29    487s] setOptMode -activeSetupViews                        { default }
[10/15 23:21:29    487s] setOptMode -autoSetupViews                          { default}
[10/15 23:21:29    487s] setOptMode -autoTDGRSetupViews                      { default}
[10/15 23:21:29    487s] setOptMode -drcMargin                               0
[10/15 23:21:29    487s] setOptMode -fixDrc                                  true
[10/15 23:21:29    487s] setOptMode -optimizeFF                              true
[10/15 23:21:29    487s] setOptMode -preserveAllSequential                   true
[10/15 23:21:29    487s] setOptMode -setupTargetSlack                        0
[10/15 23:21:29    487s] setPlaceMode -maxRouteLayer                         6
[10/15 23:21:29    487s] setPlaceMode -place_design_floorplan_mode           false
[10/15 23:21:29    487s] setPlaceMode -place_detail_check_route              false
[10/15 23:21:29    487s] setPlaceMode -place_detail_preserve_routing         true
[10/15 23:21:29    487s] setPlaceMode -place_detail_remove_affected_routing  false
[10/15 23:21:29    487s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/15 23:21:29    487s] setPlaceMode -place_global_clock_gate_aware         true
[10/15 23:21:29    487s] setPlaceMode -place_global_cong_effort              auto
[10/15 23:21:29    487s] setPlaceMode -place_global_ignore_scan              true
[10/15 23:21:29    487s] setPlaceMode -place_global_ignore_spare             false
[10/15 23:21:29    487s] setPlaceMode -place_global_module_aware_spare       false
[10/15 23:21:29    487s] setPlaceMode -place_global_place_io_pins            true
[10/15 23:21:29    487s] setPlaceMode -place_global_reorder_scan             true
[10/15 23:21:29    487s] setPlaceMode -powerDriven                           false
[10/15 23:21:29    487s] setPlaceMode -timingDriven                          true
[10/15 23:21:29    487s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/15 23:21:29    487s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/15 23:21:29    487s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/15 23:21:29    487s] Set place::cacheFPlanSiteMark to 1
[10/15 23:21:29    487s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[10/15 23:21:29    487s] Using CCOpt effort standard.
[10/15 23:21:29    487s] CCOpt::Phase::Initialization...
[10/15 23:21:29    487s] Check Prerequisites...
[10/15 23:21:29    487s] Leaving CCOpt scope - CheckPlace...
[10/15 23:21:29    487s] OPERPROF: Starting checkPlace at level 1, MEM:1259.7M
[10/15 23:21:29    487s] z: 2, totalTracks: 1
[10/15 23:21:29    487s] z: 4, totalTracks: 1
[10/15 23:21:29    487s] z: 6, totalTracks: 1
[10/15 23:21:29    487s] z: 8, totalTracks: 1
[10/15 23:21:29    487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1259.7M
[10/15 23:21:29    487s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1259.7M
[10/15 23:21:29    487s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:21:29    487s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1259.7M
[10/15 23:21:29    487s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.015, MEM:1276.4M
[10/15 23:21:29    487s] SiteArray: non-trimmed site array dimensions = 108 x 803
[10/15 23:21:29    487s] SiteArray: use 442,368 bytes
[10/15 23:21:29    487s] SiteArray: current memory after site array memory allocation 1276.4M
[10/15 23:21:29    487s] SiteArray: FP blocked sites are writable
[10/15 23:21:29    487s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:1276.4M
[10/15 23:21:29    487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1276.4M
[10/15 23:21:29    487s] Begin checking placement ... (start mem=1259.7M, init mem=1276.4M)
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] Running CheckPlace using 1 thread in normal mode...
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] ...checkPlace normal is done!
[10/15 23:21:29    487s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1276.4M
[10/15 23:21:29    487s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1276.4M
[10/15 23:21:29    487s] *info: Placed = 991           
[10/15 23:21:29    487s] *info: Unplaced = 0           
[10/15 23:21:29    487s] Placement Density:7.49%(1728/23069)
[10/15 23:21:29    487s] Placement Density (including fixed std cells):7.49%(1728/23069)
[10/15 23:21:29    487s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1276.4M
[10/15 23:21:29    487s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1276.4M
[10/15 23:21:29    487s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1276.4M)
[10/15 23:21:29    487s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.052, MEM:1276.4M
[10/15 23:21:29    487s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/15 23:21:29    487s] Innovus will update I/O latencies
[10/15 23:21:29    487s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/15 23:21:29    487s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/15 23:21:29    487s] Executing ccopt post-processing.
[10/15 23:21:29    487s] Synthesizing clock trees with CCOpt...
[10/15 23:21:29    487s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/15 23:21:29    487s] CCOpt::Phase::PreparingToBalance...
[10/15 23:21:29    487s] Leaving CCOpt scope - Initializing power interface...
[10/15 23:21:29    487s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] Positive (advancing) pin insertion delays
[10/15 23:21:29    487s] =========================================
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] Found 0 advancing pin insertion delay (0.000% of 13 clock tree sinks)
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] Negative (delaying) pin insertion delays
[10/15 23:21:29    487s] ========================================
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] Found 0 delaying pin insertion delay (0.000% of 13 clock tree sinks)
[10/15 23:21:29    487s] Notify start of optimization...
[10/15 23:21:29    487s] Notify start of optimization done.
[10/15 23:21:29    487s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/15 23:21:29    487s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:21:29    487s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1276.4M
[10/15 23:21:29    487s] All LLGs are deleted
[10/15 23:21:29    487s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1276.4M
[10/15 23:21:29    487s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1276.4M
[10/15 23:21:29    487s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1276.4M
[10/15 23:21:29    487s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:21:29    487s] ### Creating LA Mngr. totSessionCpu=0:08:08 mem=1276.4M
[10/15 23:21:29    487s] ### Creating LA Mngr, finished. totSessionCpu=0:08:08 mem=1276.4M
[10/15 23:21:29    487s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Import and model ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Create place DB ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Import place data ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read instances and placement ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read nets ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Create route DB ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       == Non-default Options ==
[10/15 23:21:29    487s] (I)       Maximum routing layer                              : 10
[10/15 23:21:29    487s] (I)       Number of threads                                  : 1
[10/15 23:21:29    487s] (I)       Method to set GCell size                           : row
[10/15 23:21:29    487s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:21:29    487s] (I)       Started Import route data ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Use row-based GCell size
[10/15 23:21:29    487s] (I)       Use row-based GCell align
[10/15 23:21:29    487s] (I)       GCell unit size   : 2800
[10/15 23:21:29    487s] (I)       GCell multiplier  : 1
[10/15 23:21:29    487s] (I)       GCell row height  : 2800
[10/15 23:21:29    487s] (I)       Actual row height : 2800
[10/15 23:21:29    487s] (I)       GCell align ref   : 10260 10080
[10/15 23:21:29    487s] [NR-eGR] Track table information for default rule: 
[10/15 23:21:29    487s] [NR-eGR] metal1 has no routable track
[10/15 23:21:29    487s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal7 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal8 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal9 has single uniform track structure
[10/15 23:21:29    487s] [NR-eGR] metal10 has single uniform track structure
[10/15 23:21:29    487s] (I)       ===========================================================================
[10/15 23:21:29    487s] (I)       == Report All Rule Vias ==
[10/15 23:21:29    487s] (I)       ===========================================================================
[10/15 23:21:29    487s] (I)        Via Rule : (Default)
[10/15 23:21:29    487s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:21:29    487s] (I)       ---------------------------------------------------------------------------
[10/15 23:21:29    487s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/15 23:21:29    487s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/15 23:21:29    487s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:21:29    487s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:21:29    487s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:21:29    487s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:21:29    487s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:21:29    487s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:21:29    487s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:21:29    487s] (I)       ===========================================================================
[10/15 23:21:29    487s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read routing blockages ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read instance blockages ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read PG blockages ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Read 3800 PG shapes
[10/15 23:21:29    487s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read boundary cut boxes ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:21:29    487s] [NR-eGR] #Instance Blockages : 0
[10/15 23:21:29    487s] [NR-eGR] #PG Blockages       : 3800
[10/15 23:21:29    487s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:21:29    487s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:21:29    487s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read blackboxes ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:21:29    487s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read prerouted ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:21:29    487s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read unlegalized nets ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read nets ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Read numTotalNets=1034  numIgnoredNets=0
[10/15 23:21:29    487s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Set up via pillars ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       early_global_route_priority property id does not exist.
[10/15 23:21:29    487s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Model blockages into capacity
[10/15 23:21:29    487s] (I)       Read Num Blocks=3800  Num Prerouted Wires=0  Num CS=0
[10/15 23:21:29    487s] (I)       Started Initialize 3D capacity ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 6 (H) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 7 (V) : #blockages 436 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 8 (H) : #blockages 476 : #preroutes 0
[10/15 23:21:29    487s] (I)       Layer 9 (V) : #blockages 272 : #preroutes 0
[10/15 23:21:29    487s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       -- layer congestion ratio --
[10/15 23:21:29    487s] (I)       Layer 1 : 0.100000
[10/15 23:21:29    487s] (I)       Layer 2 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 3 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 4 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 5 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 6 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 7 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 8 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 9 : 0.700000
[10/15 23:21:29    487s] (I)       Layer 10 : 0.700000
[10/15 23:21:29    487s] (I)       ----------------------------
[10/15 23:21:29    487s] (I)       Number of ignored nets                =      0
[10/15 23:21:29    487s] (I)       Number of connected nets              =      0
[10/15 23:21:29    487s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:21:29    487s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:21:29    487s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:21:29    487s] (I)       Finished Import route data ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Read aux data ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Others data preparation ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:21:29    487s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Create route kernel ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Ndr track 0 does not exist
[10/15 23:21:29    487s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:21:29    487s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:21:29    487s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:21:29    487s] (I)       Site width          :   380  (dbu)
[10/15 23:21:29    487s] (I)       Row height          :  2800  (dbu)
[10/15 23:21:29    487s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:21:29    487s] (I)       GCell width         :  2800  (dbu)
[10/15 23:21:29    487s] (I)       GCell height        :  2800  (dbu)
[10/15 23:21:29    487s] (I)       Grid                :   116   115    10
[10/15 23:21:29    487s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/15 23:21:29    487s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/15 23:21:29    487s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/15 23:21:29    487s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/15 23:21:29    487s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/15 23:21:29    487s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/15 23:21:29    487s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/15 23:21:29    487s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/15 23:21:29    487s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/15 23:21:29    487s] (I)       Total num of tracks :     0   857  1152   581   575   581   191   193   100    96
[10/15 23:21:29    487s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/15 23:21:29    487s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/15 23:21:29    487s] (I)       --------------------------------------------------------
[10/15 23:21:29    487s] 
[10/15 23:21:29    487s] [NR-eGR] ============ Routing rule table ============
[10/15 23:21:29    487s] [NR-eGR] Rule id: 0  Nets: 1034 
[10/15 23:21:29    487s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:21:29    487s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/15 23:21:29    487s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:21:29    487s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:21:29    487s] [NR-eGR] ========================================
[10/15 23:21:29    487s] [NR-eGR] 
[10/15 23:21:29    487s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer7 : = 800 / 22156 (3.61%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer8 : = 874 / 22195 (3.94%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer9 : = 1245 / 11600 (10.73%)
[10/15 23:21:29    487s] (I)       blocked tracks on layer10 : = 2866 / 11040 (25.96%)
[10/15 23:21:29    487s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Reset routing kernel
[10/15 23:21:29    487s] (I)       Started Global Routing ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Initialization ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       totalPins=3297  totalGlobalPin=3144 (95.36%)
[10/15 23:21:29    487s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Net group 1 ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Generate topology ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       total 2D Cap : 490203 = (230919 H, 259284 V)
[10/15 23:21:29    487s] [NR-eGR] Layer group 1: route 1034 net(s) in layer range [2, 10]
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] (I)       ============  Phase 1a Route ============
[10/15 23:21:29    487s] (I)       Started Phase 1a ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Pattern routing ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:21:29    487s] (I)       Started Add via demand to 2D ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] (I)       ============  Phase 1b Route ============
[10/15 23:21:29    487s] (I)       Started Phase 1b ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:21:29    487s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[10/15 23:21:29    487s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] (I)       ============  Phase 1c Route ============
[10/15 23:21:29    487s] (I)       Started Phase 1c ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:21:29    487s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] (I)       ============  Phase 1d Route ============
[10/15 23:21:29    487s] (I)       Started Phase 1d ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:21:29    487s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] (I)       ============  Phase 1e Route ============
[10/15 23:21:29    487s] (I)       Started Phase 1e ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Route legalization ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:21:29    487s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[10/15 23:21:29    487s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] (I)       ============  Phase 1l Route ============
[10/15 23:21:29    487s] (I)       Started Phase 1l ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Layer assignment (1T) ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Clean cong LA ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:21:29    487s] (I)       Layer  2:      97044      2674         0           0       97440    ( 0.00%) 
[10/15 23:21:29    487s] (I)       Layer  3:     131979      2685         0           0      132250    ( 0.00%) 
[10/15 23:21:29    487s] (I)       Layer  4:      65623      1048         0           0       66120    ( 0.00%) 
[10/15 23:21:29    487s] (I)       Layer  5:      65591        47         0           0       66125    ( 0.00%) 
[10/15 23:21:29    487s] (I)       Layer  6:      65475        40         0           0       66120    ( 0.00%) 
[10/15 23:21:29    487s] (I)       Layer  7:      21335         0         0         243       21798    ( 1.10%) 
[10/15 23:21:29    487s] (I)       Layer  8:      21128         0         0         726       21313    ( 3.29%) 
[10/15 23:21:29    487s] (I)       Layer  9:      10355         0         0        2511        9060    (21.70%) 
[10/15 23:21:29    487s] (I)       Layer 10:       8107         0         0        4260        6760    (38.66%) 
[10/15 23:21:29    487s] (I)       Total:        486637      6494         0        7740      486986    ( 1.56%) 
[10/15 23:21:29    487s] (I)       
[10/15 23:21:29    487s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:21:29    487s] [NR-eGR]                        OverCon            
[10/15 23:21:29    487s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:21:29    487s] [NR-eGR]       Layer                (0)    OverCon 
[10/15 23:21:29    487s] [NR-eGR] ----------------------------------------------
[10/15 23:21:29    487s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR] ----------------------------------------------
[10/15 23:21:29    487s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/15 23:21:29    487s] [NR-eGR] 
[10/15 23:21:29    487s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Export 3D cong map ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       total 2D Cap : 491086 = (231332 H, 259754 V)
[10/15 23:21:29    487s] (I)       Started Export 2D cong map ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:21:29    487s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:21:29    487s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Free existing wires ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       ============= Track Assignment ============
[10/15 23:21:29    487s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Track Assignment (1T) ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/15 23:21:29    487s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Run Multi-thread track assignment
[10/15 23:21:29    487s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Export ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Started Export DB wires ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Started Export all nets ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Started Set wire vias ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:21:29    487s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3248
[10/15 23:21:29    487s] [NR-eGR] metal2  (2V) length: 2.312795e+03um, number of vias: 3995
[10/15 23:21:29    487s] [NR-eGR] metal3  (3H) length: 3.327090e+03um, number of vias: 1103
[10/15 23:21:29    487s] [NR-eGR] metal4  (4V) length: 1.409160e+03um, number of vias: 24
[10/15 23:21:29    487s] [NR-eGR] metal5  (5H) length: 5.904500e+01um, number of vias: 19
[10/15 23:21:29    487s] [NR-eGR] metal6  (6V) length: 5.796000e+01um, number of vias: 0
[10/15 23:21:29    487s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[10/15 23:21:29    487s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[10/15 23:21:29    487s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/15 23:21:29    487s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/15 23:21:29    487s] [NR-eGR] Total length: 7.166050e+03um, number of vias: 8389
[10/15 23:21:29    487s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:21:29    487s] [NR-eGR] Total eGR-routed clock nets wire length: 2.161650e+02um 
[10/15 23:21:29    487s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:21:29    487s] (I)       Started Update net boxes ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Update timing ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] (I)       Started Postprocess design ( Curr Mem: 1276.41 MB )
[10/15 23:21:29    487s] Saved RC grid cleaned up.
[10/15 23:21:29    487s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.41 MB )
[10/15 23:21:29    487s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1274.41 MB )
[10/15 23:21:29    487s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/15 23:21:29    487s] Rebuilding timing graph...
[10/15 23:21:29    488s] Rebuilding timing graph done.
[10/15 23:21:29    488s] Legalization setup...
[10/15 23:21:29    488s] Using cell based legalization.
[10/15 23:21:29    488s] Initializing placement interface...
[10/15 23:21:29    488s]   Use check_library -place or consult logv if problems occur.
[10/15 23:21:29    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:1280.2M
[10/15 23:21:29    488s] z: 2, totalTracks: 1
[10/15 23:21:29    488s] z: 4, totalTracks: 1
[10/15 23:21:29    488s] z: 6, totalTracks: 1
[10/15 23:21:29    488s] z: 8, totalTracks: 1
[10/15 23:21:29    488s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1280.2M
[10/15 23:21:29    488s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:21:29    488s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1280.2M
[10/15 23:21:29    488s] SiteArray: non-trimmed site array dimensions = 108 x 803
[10/15 23:21:29    488s] SiteArray: use 442,368 bytes
[10/15 23:21:29    488s] SiteArray: current memory after site array memory allocation 1280.2M
[10/15 23:21:29    488s] SiteArray: FP blocked sites are writable
[10/15 23:21:29    488s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:21:29    488s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:     Starting CMU at level 3, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1280.2M
[10/15 23:21:29    488s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1280.2MB).
[10/15 23:21:29    488s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.035, MEM:1280.2M
[10/15 23:21:29    488s] Initializing placement interface done.
[10/15 23:21:29    488s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1280.2M
[10/15 23:21:29    488s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[10/15 23:21:29    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:1280.2M
[10/15 23:21:29    488s] z: 2, totalTracks: 1
[10/15 23:21:29    488s] z: 4, totalTracks: 1
[10/15 23:21:29    488s] z: 6, totalTracks: 1
[10/15 23:21:29    488s] z: 8, totalTracks: 1
[10/15 23:21:29    488s] #spOpts: mergeVia=F 
[10/15 23:21:29    488s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:     Starting CMU at level 3, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1280.2M
[10/15 23:21:29    488s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1280.2M
[10/15 23:21:29    488s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1280.2MB).
[10/15 23:21:29    488s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1280.2M
[10/15 23:21:29    488s] (I)       Load db... (mem=1280.2M)
[10/15 23:21:29    488s] (I)       Read data from FE... (mem=1280.2M)
[10/15 23:21:29    488s] (I)       Started Read instances and placement ( Curr Mem: 1280.19 MB )
[10/15 23:21:29    488s] (I)       Number of ignored instance 0
[10/15 23:21:29    488s] (I)       Number of inbound cells 0
[10/15 23:21:29    488s] (I)       numMoveCells=991, numMacros=0  numPads=162  numMultiRowHeightInsts=0
[10/15 23:21:29    488s] (I)       cell height: 2800, count: 991
[10/15 23:21:29    488s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1280.19 MB )
[10/15 23:21:29    488s] (I)       Read rows... (mem=1280.2M)
[10/15 23:21:29    488s] (I)       Done Read rows (cpu=0.000s, mem=1280.2M)
[10/15 23:21:29    488s] (I)       Done Read data from FE (cpu=0.000s, mem=1280.2M)
[10/15 23:21:29    488s] (I)       Done Load db (cpu=0.000s, mem=1280.2M)
[10/15 23:21:29    488s] (I)       Constructing placeable region... (mem=1280.2M)
[10/15 23:21:29    488s] (I)       Constructing bin map
[10/15 23:21:29    488s] (I)       Initialize bin information with width=28000 height=28000
[10/15 23:21:29    488s] (I)       Done constructing bin map
[10/15 23:21:29    488s] (I)       Removing 0 blocked bin with high fixed inst density
[10/15 23:21:29    488s] (I)       Compute region effective width... (mem=1280.2M)
[10/15 23:21:29    488s] (I)       Done Compute region effective width (cpu=0.000s, mem=1280.2M)
[10/15 23:21:29    488s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1280.2M)
[10/15 23:21:29    488s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/15 23:21:29    488s] Validating CTS configuration...
[10/15 23:21:29    488s] Checking module port directions...
[10/15 23:21:29    488s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/15 23:21:29    488s] Non-default CCOpt properties:
[10/15 23:21:29    488s] cts_merge_clock_gates is set for at least one object
[10/15 23:21:29    488s] cts_merge_clock_logic is set for at least one object
[10/15 23:21:29    488s] route_type is set for at least one object
[10/15 23:21:29    488s] target_max_trans is set for at least one object
[10/15 23:21:29    488s] target_skew is set for at least one object
[10/15 23:21:29    488s] Route type trimming info:
[10/15 23:21:29    488s]   No route type modifications were made.
[10/15 23:21:29    488s] **ERROR: (IMPCCOPT-1349):	Clock tree Clk connects to 15 module(s) without definitions in the netlist.
Accumulated time to calculate placeable region: 0
[10/15 23:21:29    488s] (I)       Initializing Steiner engine. 
[10/15 23:21:30    488s] LayerId::1 widthSet size::4
[10/15 23:21:30    488s] LayerId::2 widthSet size::4
[10/15 23:21:30    488s] LayerId::3 widthSet size::4
[10/15 23:21:30    488s] LayerId::4 widthSet size::4
[10/15 23:21:30    488s] LayerId::5 widthSet size::4
[10/15 23:21:30    488s] LayerId::6 widthSet size::4
[10/15 23:21:30    488s] LayerId::7 widthSet size::4
[10/15 23:21:30    488s] LayerId::8 widthSet size::4
[10/15 23:21:30    488s] LayerId::9 widthSet size::4
[10/15 23:21:30    488s] LayerId::10 widthSet size::3
[10/15 23:21:30    488s] Updating RC grid for preRoute extraction ...
[10/15 23:21:30    488s] Initializing multi-corner capacitance tables ... 
[10/15 23:21:30    488s] Initializing multi-corner resistance tables ...
[10/15 23:21:30    488s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:21:30    488s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:21:30    488s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261564 ; uaWl: 1.000000 ; uaWlH: 0.212972 ; aWlH: 0.000000 ; Pmax: 0.834500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[10/15 23:21:30    488s] End AAE Lib Interpolated Model. (MEM=1280.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:21:30    488s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree Clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[10/15 23:21:30    488s] Library trimming buffers in power domain auto-default and half-corner std-typ:both.late removed 0 of 3 cells
[10/15 23:21:30    488s] Original list had 3 cells:
[10/15 23:21:30    488s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[10/15 23:21:30    488s] Library trimming was not able to trim any cells:
[10/15 23:21:30    488s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[10/15 23:21:30    488s] Accumulated time to calculate placeable region: 0
[10/15 23:21:30    488s] Accumulated time to calculate placeable region: 0
[10/15 23:21:31    489s] Clock tree balancer configuration for clock_tree Clk:
[10/15 23:21:31    489s] Non-default CCOpt properties:
[10/15 23:21:31    489s]   cts_merge_clock_gates: true (default: false)
[10/15 23:21:31    489s]   cts_merge_clock_logic: true (default: false)
[10/15 23:21:31    489s]   route_type (leaf): default_route_type_leaf (default: default)
[10/15 23:21:31    489s]   route_type (trunk): default_route_type_nonleaf (default: default)
[10/15 23:21:31    489s]   route_type (top): default_route_type_nonleaf (default: default)
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_0
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_1
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_10
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_11
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_12
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_13
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_14
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_2
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_3
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_4
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_5
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_6
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_7
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_8
[10/15 23:21:31    489s] Found 1 module instances of undefined cell reg_N32_9
[10/15 23:21:31    489s] CTS will not run on this clock tree.
[10/15 23:21:31    489s] For power domain auto-default:
[10/15 23:21:31    489s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[10/15 23:21:31    489s]   Inverters:   
[10/15 23:21:31    489s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[10/15 23:21:31    489s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[10/15 23:21:31    489s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 23068.584um^2
[10/15 23:21:31    489s] Top Routing info:
[10/15 23:21:31    489s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:21:31    489s]   Unshielded; Mask Constraint: 0; Source: route_type.
[10/15 23:21:31    489s] Trunk Routing info:
[10/15 23:21:31    489s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:21:31    489s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/15 23:21:31    489s] Leaf Routing info:
[10/15 23:21:31    489s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:21:31    489s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/15 23:21:31    489s] For timing_corner std-typ:both, late and power domain auto-default:
[10/15 23:21:31    489s]   Slew time target (leaf):    0.050ns
[10/15 23:21:31    489s]   Slew time target (trunk):   0.050ns
[10/15 23:21:31    489s]   Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[10/15 23:21:31    489s]   Buffer unit delay: 0.042ns
[10/15 23:21:31    489s]   Buffer max distance: 383.704um
[10/15 23:21:31    489s] Fastest wire driving cells and distances:
[10/15 23:21:31    489s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=383.704um, saturatedSlew=0.043ns, speed=3996.916um per ns, cellArea=3.466um^2 per 1000um}
[10/15 23:21:31    489s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=550.588um, saturatedSlew=0.043ns, speed=5629.734um per ns, cellArea=14.010um^2 per 1000um}
[10/15 23:21:31    489s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=549.804um, saturatedSlew=0.043ns, speed=5842.763um per ns, cellArea=12.579um^2 per 1000um}
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Logic Sizing Table:
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ----------------------------------------------------------
[10/15 23:21:31    489s] Cell    Instance count    Source    Eligible library cells
[10/15 23:21:31    489s] ----------------------------------------------------------
[10/15 23:21:31    489s]   (empty table)
[10/15 23:21:31    489s] ----------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Clock tree balancer configuration for skew_group Clk/coherent-synthesis:
[10/15 23:21:31    489s]   Sources:                     pin Clk
[10/15 23:21:31    489s]   Total number of sinks:       13
[10/15 23:21:31    489s]   Delay constrained sinks:     13
[10/15 23:21:31    489s]   Non-leaf sinks:              0
[10/15 23:21:31    489s]   Ignore pins:                 0
[10/15 23:21:31    489s]  Timing corner std-typ:both.late:
[10/15 23:21:31    489s]   Skew target:                 0.020ns
[10/15 23:21:31    489s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree Clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/15 23:21:31    489s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree Clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/15 23:21:31    489s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree Clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/15 23:21:31    489s] Primary reporting skew groups are:
[10/15 23:21:31    489s] skew_group Clk/coherent-synthesis with 13 clock sinks
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Clock DAG stats initial state:
[10/15 23:21:31    489s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/15 23:21:31    489s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/15 23:21:31    489s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/15 23:21:31    489s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:21:31    489s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Layer information for route type default_route_type_leaf:
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] Layer      Preferred    Route    Res.          Cap.          RC
[10/15 23:21:31    489s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] metal1     N            H          5.429         0.119         0.646
[10/15 23:21:31    489s] metal2     N            V          3.571         0.120         0.430
[10/15 23:21:31    489s] metal3     Y            H          3.571         0.131         0.468
[10/15 23:21:31    489s] metal4     Y            V          1.500         0.146         0.219
[10/15 23:21:31    489s] metal5     N            H          1.500         0.124         0.185
[10/15 23:21:31    489s] metal6     N            V          1.500         0.122         0.184
[10/15 23:21:31    489s] metal7     N            H          0.188         0.158         0.030
[10/15 23:21:31    489s] metal8     N            V          0.188         0.125         0.024
[10/15 23:21:31    489s] metal9     N            H          0.038         0.155         0.006
[10/15 23:21:31    489s] metal10    N            V          0.038         0.124         0.005
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:21:31    489s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Layer information for route type default_route_type_nonleaf:
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] Layer      Preferred    Route    Res.          Cap.          RC
[10/15 23:21:31    489s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] metal1     N            H          5.429         0.168         0.911
[10/15 23:21:31    489s] metal2     N            V          3.571         0.150         0.535
[10/15 23:21:31    489s] metal3     Y            H          3.571         0.175         0.624
[10/15 23:21:31    489s] metal4     Y            V          1.500         0.190         0.285
[10/15 23:21:31    489s] metal5     N            H          1.500         0.175         0.262
[10/15 23:21:31    489s] metal6     N            V          1.500         0.174         0.261
[10/15 23:21:31    489s] metal7     N            H          0.188         0.196         0.037
[10/15 23:21:31    489s] metal8     N            V          0.188         0.171         0.032
[10/15 23:21:31    489s] metal9     N            H          0.038         0.205         0.008
[10/15 23:21:31    489s] metal10    N            V          0.038         0.180         0.007
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:21:31    489s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Layer information for route type default_route_type_nonleaf:
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] Layer      Preferred    Route    Res.          Cap.          RC
[10/15 23:21:31    489s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] metal1     N            H          5.429         0.119         0.646
[10/15 23:21:31    489s] metal2     N            V          3.571         0.120         0.430
[10/15 23:21:31    489s] metal3     Y            H          3.571         0.131         0.468
[10/15 23:21:31    489s] metal4     Y            V          1.500         0.146         0.219
[10/15 23:21:31    489s] metal5     N            H          1.500         0.124         0.185
[10/15 23:21:31    489s] metal6     N            V          1.500         0.122         0.184
[10/15 23:21:31    489s] metal7     N            H          0.188         0.158         0.030
[10/15 23:21:31    489s] metal8     N            V          0.188         0.125         0.024
[10/15 23:21:31    489s] metal9     N            H          0.038         0.155         0.006
[10/15 23:21:31    489s] metal10    N            V          0.038         0.124         0.005
[10/15 23:21:31    489s] ----------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Via selection for estimated routes (rule default):
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ---------------------------------------------------------------------
[10/15 23:21:31    489s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[10/15 23:21:31    489s] Range                         (Ohm)    (fF)     (fs)     Only
[10/15 23:21:31    489s] ---------------------------------------------------------------------
[10/15 23:21:31    489s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[10/15 23:21:31    489s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[10/15 23:21:31    489s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[10/15 23:21:31    489s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[10/15 23:21:31    489s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[10/15 23:21:31    489s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[10/15 23:21:31    489s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[10/15 23:21:31    489s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[10/15 23:21:31    489s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[10/15 23:21:31    489s] ---------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] No ideal or dont_touch nets found in the clock tree
[10/15 23:21:31    489s] No dont_touch hnets found in the clock tree
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Filtering reasons for cell type: buffer
[10/15 23:21:31    489s] =======================================
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] -------------------------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] Clock trees    Power domain    Reason                         Library cells
[10/15 23:21:31    489s] -------------------------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[10/15 23:21:31    489s] -------------------------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Filtering reasons for cell type: inverter
[10/15 23:21:31    489s] =========================================
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] -------------------------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] Clock trees    Power domain    Reason                         Library cells
[10/15 23:21:31    489s] -------------------------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[10/15 23:21:31    489s] -------------------------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.8)
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] CCOpt configuration status: cannot run ccopt_design.
[10/15 23:21:31    489s] Check the log for details of problem(s) found:
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ---------------------------------------------------
[10/15 23:21:31    489s] Design configuration problems
[10/15 23:21:31    489s] ---------------------------------------------------
[10/15 23:21:31    489s] One or more clock trees have configuration problems
[10/15 23:21:31    489s] ---------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Clock tree configuration problems:
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ------------------------------------------------------------------------
[10/15 23:21:31    489s] Clock tree    Problem
[10/15 23:21:31    489s] ------------------------------------------------------------------------
[10/15 23:21:31    489s] Clk           Contains instances which have no definition in the netlist
[10/15 23:21:31    489s] ------------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.2 real=0:00:02.3)
[10/15 23:21:31    489s] Runtime done. (took cpu=0:00:02.4 real=0:00:02.4)
[10/15 23:21:31    489s] Runtime Report Coverage % = 97.9
[10/15 23:21:31    489s] Runtime Summary
[10/15 23:21:31    489s] ===============
[10/15 23:21:31    489s] Clock Runtime:  (86%) Core CTS           2.01 (Init 2.01, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[10/15 23:21:31    489s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[10/15 23:21:31    489s] Clock Runtime:  (13%) Other CTS          0.30 (Init 0.30, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[10/15 23:21:31    489s] Clock Runtime: (100%) Total              2.31
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] Runtime Summary:
[10/15 23:21:31    489s] ================
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] ------------------------------------------------------------------------------------
[10/15 23:21:31    489s] wall  % time  children  called  name
[10/15 23:21:31    489s] ------------------------------------------------------------------------------------
[10/15 23:21:31    489s] 2.36  100.00    2.36      0       
[10/15 23:21:31    489s] 2.36  100.00    2.31      1     Runtime
[10/15 23:21:31    489s] 0.06    2.45    0.06      1     CCOpt::Phase::Initialization
[10/15 23:21:31    489s] 0.06    2.43    0.06      1       Check Prerequisites
[10/15 23:21:31    489s] 0.06    2.33    0.00      1         Leaving CCOpt scope - CheckPlace
[10/15 23:21:31    489s] 2.26   95.46    2.13      1     CCOpt::Phase::PreparingToBalance
[10/15 23:21:31    489s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Initializing power interface
[10/15 23:21:31    489s] 0.25   10.52    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[10/15 23:21:31    489s] 0.12    4.95    0.00      1       Legalization setup
[10/15 23:21:31    489s] 1.76   74.56    0.00      1       Validating CTS configuration
[10/15 23:21:31    489s] 0.00    0.02    0.00      1         Checking module port directions
[10/15 23:21:31    489s] ------------------------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/15 23:21:31    489s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1321.3M
[10/15 23:21:31    489s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1321.3M
[10/15 23:21:31    489s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[10/15 23:21:31    489s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[10/15 23:21:31    489s] Set place::cacheFPlanSiteMark to 0
[10/15 23:21:31    489s] All LLGs are deleted
[10/15 23:21:31    489s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1321.3M
[10/15 23:21:31    489s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1321.3M
[10/15 23:21:31    489s] 3
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] *** Summary of all messages that are not suppressed in this session:
[10/15 23:21:31    489s] Severity  ID               Count  Summary                                  
[10/15 23:21:31    489s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[10/15 23:21:31    489s] ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
[10/15 23:21:31    489s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[10/15 23:21:31    489s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[10/15 23:21:31    489s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[10/15 23:21:31    489s] *** Message Summary: 8 warning(s), 2 error(s)
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] 
[10/15 23:21:31    489s] =============================================================================================
[10/15 23:21:31    489s]  Final TAT Report for ccopt_design
[10/15 23:21:31    489s] =============================================================================================
[10/15 23:21:31    489s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:21:31    489s] ---------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:21:31    489s] [ MISC                   ]          0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[10/15 23:21:31    489s] ---------------------------------------------------------------------------------------------
[10/15 23:21:31    489s]  ccopt_design TOTAL                 0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[10/15 23:21:31    489s] ---------------------------------------------------------------------------------------------
[10/15 23:21:31    489s] 
[10/15 23:21:31    490s] #% End ccopt_design (date=10/15 23:21:31, total cpu=0:00:02.6, real=0:00:02.0, peak res=1074.7M, current mem=1074.7M)
[10/15 23:21:31    490s] 
[10/15 23:22:18    506s] <CMD> timeDesign -postCTS
[10/15 23:22:18    506s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:18    506s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1280.6M
[10/15 23:22:18    506s] All LLGs are deleted
[10/15 23:22:18    506s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1280.6M
[10/15 23:22:18    506s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1280.6M
[10/15 23:22:18    506s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1280.6M
[10/15 23:22:18    506s] Start to check current routing status for nets...
[10/15 23:22:18    506s] All nets are already routed correctly.
[10/15 23:22:18    506s] End to check current routing status for nets (mem=1280.6M)
[10/15 23:22:18    506s] Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
[10/15 23:22:18    506s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:22:18    506s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:22:18    506s] PreRoute RC Extraction called for design DLX.
[10/15 23:22:18    506s] RC Extraction called in multi-corner(1) mode.
[10/15 23:22:18    506s] RCMode: PreRoute
[10/15 23:22:18    506s]       RC Corner Indexes            0   
[10/15 23:22:18    506s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:22:18    506s] Resistance Scaling Factor    : 1.00000 
[10/15 23:22:18    506s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:22:18    506s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:22:18    506s] Shrink Factor                : 1.00000
[10/15 23:22:18    506s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:22:18    506s] Using capacitance table file ...
[10/15 23:22:18    506s] LayerId::1 widthSet size::4
[10/15 23:22:18    506s] LayerId::2 widthSet size::4
[10/15 23:22:18    506s] LayerId::3 widthSet size::4
[10/15 23:22:18    506s] LayerId::4 widthSet size::4
[10/15 23:22:18    506s] LayerId::5 widthSet size::4
[10/15 23:22:18    506s] LayerId::6 widthSet size::4
[10/15 23:22:18    506s] LayerId::7 widthSet size::4
[10/15 23:22:18    506s] LayerId::8 widthSet size::4
[10/15 23:22:18    506s] LayerId::9 widthSet size::4
[10/15 23:22:18    506s] LayerId::10 widthSet size::3
[10/15 23:22:18    506s] Updating RC grid for preRoute extraction ...
[10/15 23:22:18    506s] Initializing multi-corner capacitance tables ... 
[10/15 23:22:18    506s] Initializing multi-corner resistance tables ...
[10/15 23:22:18    506s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:18    506s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:18    506s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261564 ; uaWl: 1.000000 ; uaWlH: 0.212972 ; aWlH: 0.000000 ; Pmax: 0.834500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[10/15 23:22:18    506s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1280.621M)
[10/15 23:22:18    506s] Effort level <high> specified for reg2reg path_group
[10/15 23:22:18    506s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1286.6M
[10/15 23:22:18    506s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1286.6M
[10/15 23:22:18    506s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1286.6M
[10/15 23:22:18    506s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.011, MEM:1286.6M
[10/15 23:22:18    506s] Fast DP-INIT is on for default
[10/15 23:22:18    506s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1286.6M
[10/15 23:22:18    506s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1286.6M
[10/15 23:22:18    506s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1286.6M
[10/15 23:22:18    506s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1286.6M
[10/15 23:22:18    506s] Starting delay calculation for Setup views
[10/15 23:22:18    506s] #################################################################################
[10/15 23:22:18    506s] # Design Stage: PreRoute
[10/15 23:22:18    506s] # Design Name: DLX
[10/15 23:22:18    506s] # Design Mode: 90nm
[10/15 23:22:18    506s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:22:18    506s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:22:18    506s] # Signoff Settings: SI Off 
[10/15 23:22:18    506s] #################################################################################
[10/15 23:22:18    506s] Calculate delays in Single mode...
[10/15 23:22:18    506s] Topological Sorting (REAL = 0:00:00.0, MEM = 1284.6M, InitMEM = 1284.6M)
[10/15 23:22:18    506s] Start delay calculation (fullDC) (1 T). (MEM=1284.64)
[10/15 23:22:18    506s] End AAE Lib Interpolated Model. (MEM=1296.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:22:19    507s] Total number of fetched objects 1222
[10/15 23:22:19    507s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:22:19    507s] End delay calculation. (MEM=1311.84 CPU=0:00:00.7 REAL=0:00:01.0)
[10/15 23:22:19    507s] End delay calculation (fullDC). (MEM=1311.84 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:22:19    507s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1311.8M) ***
[10/15 23:22:19    507s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:08:28 mem=1311.8M)
[10/15 23:22:22    508s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/15 23:22:22    508s] Total CPU time: 1.65 sec
[10/15 23:22:22    508s] Total Real time: 4.0 sec
[10/15 23:22:22    508s] Total Memory Usage: 1277.105469 Mbytes
[10/15 23:22:22    508s] 
[10/15 23:22:22    508s] =============================================================================================
[10/15 23:22:22    508s]  Final TAT Report for timeDesign
[10/15 23:22:22    508s] =============================================================================================
[10/15 23:22:22    508s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:22:22    508s] ---------------------------------------------------------------------------------------------
[10/15 23:22:22    508s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:22    508s] [ TimingUpdate           ]      1   0:00:00.1  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[10/15 23:22:22    508s] [ FullDelayCalc          ]      1   0:00:00.9  (  21.4 % )     0:00:00.9 /  0:00:00.9    1.0
[10/15 23:22:22    508s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:04.0 /  0:00:01.3    0.3
[10/15 23:22:22    508s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:22:22    508s] [ DrvReport              ]      1   0:00:02.7  (  62.3 % )     0:00:02.8 /  0:00:00.1    0.0
[10/15 23:22:22    508s] [ GenerateReports        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:22:22    508s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[10/15 23:22:22    508s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[10/15 23:22:22    508s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:22:22    508s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:22    508s] [ GenerateDrvReportData  ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:22:22    508s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:22:22    508s] [ MISC                   ]          0:00:00.4  (   8.4 % )     0:00:00.4 /  0:00:00.4    1.0
[10/15 23:22:22    508s] ---------------------------------------------------------------------------------------------
[10/15 23:22:22    508s]  timeDesign TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:01.7    0.4
[10/15 23:22:22    508s] ---------------------------------------------------------------------------------------------
[10/15 23:22:22    508s] 
[10/15 23:22:31    511s] <CMD> optDesign -postCTS
[10/15 23:22:31    511s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1087.9M, totSessionCpu=0:08:31 **
[10/15 23:22:31    511s] **INFO: User settings:
[10/15 23:22:31    511s] setExtractRCMode -engine                            preRoute
[10/15 23:22:31    511s] setUsefulSkewMode -maxAllowedDelay                  1
[10/15 23:22:31    511s] setUsefulSkewMode -maxSkew                          false
[10/15 23:22:31    511s] setUsefulSkewMode -noBoundary                       false
[10/15 23:22:31    511s] setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[10/15 23:22:31    511s] setDelayCalMode -enable_high_fanout                 true
[10/15 23:22:31    511s] setDelayCalMode -eng_copyNetPropToNewNet            true
[10/15 23:22:31    511s] setDelayCalMode -engine                             aae
[10/15 23:22:31    511s] setDelayCalMode -ignoreNetLoad                      false
[10/15 23:22:31    511s] setDelayCalMode -SIAware                            false
[10/15 23:22:31    511s] setOptMode -activeHoldViews                         { default }
[10/15 23:22:31    511s] setOptMode -activeSetupViews                        { default }
[10/15 23:22:31    511s] setOptMode -autoSetupViews                          { default}
[10/15 23:22:31    511s] setOptMode -autoTDGRSetupViews                      { default}
[10/15 23:22:31    511s] setOptMode -drcMargin                               0
[10/15 23:22:31    511s] setOptMode -fixDrc                                  true
[10/15 23:22:31    511s] setOptMode -optimizeFF                              true
[10/15 23:22:31    511s] setOptMode -preserveAllSequential                   false
[10/15 23:22:31    511s] setOptMode -setupTargetSlack                        0
[10/15 23:22:31    511s] setPlaceMode -maxRouteLayer                         6
[10/15 23:22:31    511s] setPlaceMode -place_design_floorplan_mode           false
[10/15 23:22:31    511s] setPlaceMode -place_detail_check_route              false
[10/15 23:22:31    511s] setPlaceMode -place_detail_preserve_routing         true
[10/15 23:22:31    511s] setPlaceMode -place_detail_remove_affected_routing  false
[10/15 23:22:31    511s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/15 23:22:31    511s] setPlaceMode -place_global_clock_gate_aware         true
[10/15 23:22:31    511s] setPlaceMode -place_global_cong_effort              auto
[10/15 23:22:31    511s] setPlaceMode -place_global_ignore_scan              true
[10/15 23:22:31    511s] setPlaceMode -place_global_ignore_spare             false
[10/15 23:22:31    511s] setPlaceMode -place_global_module_aware_spare       false
[10/15 23:22:31    511s] setPlaceMode -place_global_place_io_pins            true
[10/15 23:22:31    511s] setPlaceMode -place_global_reorder_scan             true
[10/15 23:22:31    511s] setPlaceMode -powerDriven                           false
[10/15 23:22:31    511s] setPlaceMode -timingDriven                          true
[10/15 23:22:31    511s] setAnalysisMode -analysisType                       single
[10/15 23:22:31    511s] setAnalysisMode -checkType                          setup
[10/15 23:22:31    511s] setAnalysisMode -clkSrcPath                         true
[10/15 23:22:31    511s] setAnalysisMode -clockPropagation                   sdcControl
[10/15 23:22:31    511s] setAnalysisMode -skew                               true
[10/15 23:22:31    511s] setAnalysisMode -usefulSkew                         true
[10/15 23:22:31    511s] setAnalysisMode -virtualIPO                         false
[10/15 23:22:31    511s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/15 23:22:31    511s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/15 23:22:31    511s] 
[10/15 23:22:31    511s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/15 23:22:31    511s] Need call spDPlaceInit before registerPrioInstLoc.
[10/15 23:22:31    511s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:31    511s] OPERPROF: Starting DPlace-Init at level 1, MEM:1277.1M
[10/15 23:22:31    511s] z: 2, totalTracks: 1
[10/15 23:22:31    511s] z: 4, totalTracks: 1
[10/15 23:22:31    511s] z: 6, totalTracks: 1
[10/15 23:22:31    511s] z: 8, totalTracks: 1
[10/15 23:22:31    511s] #spOpts: mergeVia=F 
[10/15 23:22:31    511s] All LLGs are deleted
[10/15 23:22:31    511s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1277.1M
[10/15 23:22:31    511s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1277.1M
[10/15 23:22:31    511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1277.1M
[10/15 23:22:31    511s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1277.1M
[10/15 23:22:31    511s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:22:31    511s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1277.1M
[10/15 23:22:31    511s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.015, MEM:1293.8M
[10/15 23:22:31    511s] Fast DP-INIT is on for default
[10/15 23:22:31    511s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:22:31    511s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1293.8M
[10/15 23:22:31    511s] OPERPROF:     Starting CMU at level 3, MEM:1293.8M
[10/15 23:22:31    511s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1293.8M
[10/15 23:22:31    511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1293.8M
[10/15 23:22:31    511s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1293.8MB).
[10/15 23:22:31    511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:1293.8M
[10/15 23:22:31    511s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1293.8M
[10/15 23:22:31    511s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1293.8M
[10/15 23:22:31    511s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:31    511s] 
[10/15 23:22:31    511s] Creating Lib Analyzer ...
[10/15 23:22:31    511s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:31    511s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:22:31    511s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:22:31    511s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:22:31    511s] 
[10/15 23:22:31    511s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:32    512s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:32 mem=1299.9M
[10/15 23:22:32    512s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:32 mem=1299.9M
[10/15 23:22:32    512s] Creating Lib Analyzer, finished. 
[10/15 23:22:32    512s] Effort level <high> specified for reg2reg path_group
[10/15 23:22:32    512s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1093.1M, totSessionCpu=0:08:32 **
[10/15 23:22:32    512s] *** optDesign -postCTS ***
[10/15 23:22:32    512s] DRC Margin: user margin 0.0; extra margin 0.2
[10/15 23:22:32    512s] Hold Target Slack: user slack 0
[10/15 23:22:32    512s] Setup Target Slack: user slack 0; extra slack 0.0
[10/15 23:22:32    512s] setUsefulSkewMode -ecoRoute false
[10/15 23:22:32    512s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1301.9M
[10/15 23:22:32    512s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1301.9M
[10/15 23:22:32    512s] Multi-VT timing optimization disabled based on library information.
[10/15 23:22:32    512s] Deleting Cell Server ...
[10/15 23:22:32    512s] Deleting Lib Analyzer.
[10/15 23:22:32    512s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:22:32    512s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:22:32    512s] Summary for sequential cells identification: 
[10/15 23:22:32    512s]   Identified SBFF number: 16
[10/15 23:22:32    512s]   Identified MBFF number: 0
[10/15 23:22:32    512s]   Identified SB Latch number: 0
[10/15 23:22:32    512s]   Identified MB Latch number: 0
[10/15 23:22:32    512s]   Not identified SBFF number: 0
[10/15 23:22:32    512s]   Not identified MBFF number: 0
[10/15 23:22:32    512s]   Not identified SB Latch number: 0
[10/15 23:22:32    512s]   Not identified MB Latch number: 0
[10/15 23:22:32    512s]   Number of sequential cells which are not FFs: 13
[10/15 23:22:32    512s]  Visiting view : default
[10/15 23:22:32    512s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:22:32    512s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:22:32    512s]  Visiting view : default
[10/15 23:22:32    512s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:22:32    512s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:22:32    512s]  Setting StdDelay to 10.10
[10/15 23:22:32    512s] Creating Cell Server, finished. 
[10/15 23:22:32    512s] 
[10/15 23:22:32    512s] Deleting Cell Server ...
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:32    512s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1301.9M
[10/15 23:22:32    512s] All LLGs are deleted
[10/15 23:22:32    512s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1301.9M
[10/15 23:22:32    512s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1301.9M
[10/15 23:22:32    512s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1301.9M
[10/15 23:22:32    512s] Start to check current routing status for nets...
[10/15 23:22:32    512s] All nets are already routed correctly.
[10/15 23:22:32    512s] End to check current routing status for nets (mem=1301.9M)
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:32    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    512s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] Compute RC Scale Done ...
[10/15 23:22:33    513s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1459.7M
[10/15 23:22:33    513s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1459.7M
[10/15 23:22:33    513s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1459.7M
[10/15 23:22:33    513s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.014, MEM:1459.7M
[10/15 23:22:33    513s] Fast DP-INIT is on for default
[10/15 23:22:33    513s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1459.7M
[10/15 23:22:33    513s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.028, MEM:1459.7M
[10/15 23:22:33    513s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1167.2M, totSessionCpu=0:08:33 **
[10/15 23:22:33    513s] ** INFO : this run is activating low effort ccoptDesign flow
[10/15 23:22:33    513s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:22:33    513s] ### Creating PhyDesignMc. totSessionCpu=0:08:33 mem=1372.7M
[10/15 23:22:33    513s] OPERPROF: Starting DPlace-Init at level 1, MEM:1372.7M
[10/15 23:22:33    513s] z: 2, totalTracks: 1
[10/15 23:22:33    513s] z: 4, totalTracks: 1
[10/15 23:22:33    513s] z: 6, totalTracks: 1
[10/15 23:22:33    513s] z: 8, totalTracks: 1
[10/15 23:22:33    513s] #spOpts: mergeVia=F 
[10/15 23:22:33    513s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1372.7M
[10/15 23:22:33    513s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1372.7M
[10/15 23:22:33    513s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1372.7MB).
[10/15 23:22:33    513s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1372.7M
[10/15 23:22:33    513s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:22:33    513s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:33 mem=1372.7M
[10/15 23:22:33    513s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1372.7M
[10/15 23:22:33    513s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1372.7M
[10/15 23:22:33    513s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:22:33    513s] #optDebug: fT-E <X 2 0 0 1>
[10/15 23:22:33    513s] *** Starting optimizing excluded clock nets MEM= 1372.7M) ***
[10/15 23:22:33    513s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.7M) ***
[10/15 23:22:33    513s] *** Starting optimizing excluded clock nets MEM= 1372.7M) ***
[10/15 23:22:33    513s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1372.7M) ***
[10/15 23:22:33    513s] Info: Done creating the CCOpt slew target map.
[10/15 23:22:33    513s] Begin: GigaOpt high fanout net optimization
[10/15 23:22:33    513s] GigaOpt HFN: use maxLocalDensity 1.2
[10/15 23:22:33    513s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/15 23:22:33    513s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:22:33    513s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:22:33    513s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (81.9), totSession cpu/real = 0:08:33.4/0:16:53.8 (0.5), mem = 1372.7M
[10/15 23:22:33    513s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.9
[10/15 23:22:33    513s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:22:33    513s] ### Creating PhyDesignMc. totSessionCpu=0:08:33 mem=1380.7M
[10/15 23:22:33    513s] OPERPROF: Starting DPlace-Init at level 1, MEM:1380.7M
[10/15 23:22:33    513s] z: 2, totalTracks: 1
[10/15 23:22:33    513s] z: 4, totalTracks: 1
[10/15 23:22:33    513s] z: 6, totalTracks: 1
[10/15 23:22:33    513s] z: 8, totalTracks: 1
[10/15 23:22:33    513s] #spOpts: mergeVia=F 
[10/15 23:22:33    513s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1380.7M
[10/15 23:22:33    513s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1380.7M
[10/15 23:22:33    513s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1380.7MB).
[10/15 23:22:33    513s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1380.7M
[10/15 23:22:33    513s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:22:33    513s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:33 mem=1380.7M
[10/15 23:22:33    513s] ### Creating RouteCongInterface, started
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:33    513s] ### Creating LA Mngr. totSessionCpu=0:08:33 mem=1380.7M
[10/15 23:22:33    513s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:34    514s] ### Creating LA Mngr, finished. totSessionCpu=0:08:34 mem=1380.7M
[10/15 23:22:34    514s] 
[10/15 23:22:34    514s] Creating Lib Analyzer ...
[10/15 23:22:34    514s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:34    514s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:22:34    514s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:22:34    514s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:22:34    514s] 
[10/15 23:22:34    514s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:34    514s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:35 mem=1380.7M
[10/15 23:22:35    514s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:35 mem=1380.7M
[10/15 23:22:35    514s] Creating Lib Analyzer, finished. 
[10/15 23:22:35    514s] 
[10/15 23:22:35    514s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/15 23:22:35    514s] 
[10/15 23:22:35    514s] #optDebug: {0, 1.000}
[10/15 23:22:35    514s] ### Creating RouteCongInterface, finished
[10/15 23:22:35    514s] ### Creating LA Mngr. totSessionCpu=0:08:35 mem=1380.7M
[10/15 23:22:35    514s] ### Creating LA Mngr, finished. totSessionCpu=0:08:35 mem=1380.7M
[10/15 23:22:38    518s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:22:38    518s] Total-nets :: 1034, Stn-nets :: 0, ratio :: 0 %
[10/15 23:22:38    518s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1380.7M
[10/15 23:22:38    518s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1380.7M
[10/15 23:22:38    518s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:22:38    518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.9
[10/15 23:22:38    518s] *** DrvOpt [finish] : cpu/real = 0:00:05.3/0:00:05.2 (1.0), totSession cpu/real = 0:08:38.6/0:16:59.0 (0.5), mem = 1380.7M
[10/15 23:22:38    518s] 
[10/15 23:22:38    518s] =============================================================================================
[10/15 23:22:38    518s]  Step TAT Report for DrvOpt #4
[10/15 23:22:38    518s] =============================================================================================
[10/15 23:22:38    518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:22:38    518s] ---------------------------------------------------------------------------------------------
[10/15 23:22:38    518s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[10/15 23:22:38    518s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  25.6 % )     0:00:01.3 /  0:00:01.3    1.0
[10/15 23:22:38    518s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:38    518s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[10/15 23:22:38    518s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:01.4 /  0:00:01.4    1.0
[10/15 23:22:38    518s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:38    518s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:38    518s] [ MISC                   ]          0:00:03.8  (  73.2 % )     0:00:03.8 /  0:00:03.9    1.0
[10/15 23:22:38    518s] ---------------------------------------------------------------------------------------------
[10/15 23:22:38    518s]  DrvOpt #4 TOTAL                    0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.3    1.0
[10/15 23:22:38    518s] ---------------------------------------------------------------------------------------------
[10/15 23:22:38    518s] 
[10/15 23:22:38    518s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/15 23:22:38    518s] End: GigaOpt high fanout net optimization
[10/15 23:22:38    518s] Deleting Lib Analyzer.
[10/15 23:22:38    518s] Begin: GigaOpt Global Optimization
[10/15 23:22:38    518s] *info: use new DP (enabled)
[10/15 23:22:38    518s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/15 23:22:38    518s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:22:38    518s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:22:38    518s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:38.8/0:16:59.1 (0.5), mem = 1380.7M
[10/15 23:22:38    518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.10
[10/15 23:22:38    518s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:22:38    518s] ### Creating PhyDesignMc. totSessionCpu=0:08:39 mem=1380.7M
[10/15 23:22:38    518s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:22:38    518s] OPERPROF: Starting DPlace-Init at level 1, MEM:1380.7M
[10/15 23:22:38    518s] z: 2, totalTracks: 1
[10/15 23:22:38    518s] z: 4, totalTracks: 1
[10/15 23:22:38    518s] z: 6, totalTracks: 1
[10/15 23:22:38    518s] z: 8, totalTracks: 1
[10/15 23:22:38    518s] #spOpts: mergeVia=F 
[10/15 23:22:38    518s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1380.7M
[10/15 23:22:38    518s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1380.7M
[10/15 23:22:38    518s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1380.7MB).
[10/15 23:22:38    518s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1380.7M
[10/15 23:22:38    518s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:22:38    518s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:39 mem=1380.7M
[10/15 23:22:38    518s] ### Creating RouteCongInterface, started
[10/15 23:22:38    518s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:38    518s] 
[10/15 23:22:38    518s] Creating Lib Analyzer ...
[10/15 23:22:38    518s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:39    518s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:22:39    518s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:22:39    518s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:22:39    518s] 
[10/15 23:22:39    518s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:39    519s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:39 mem=1380.7M
[10/15 23:22:39    519s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:39 mem=1380.7M
[10/15 23:22:39    519s] Creating Lib Analyzer, finished. 
[10/15 23:22:39    519s] 
[10/15 23:22:39    519s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/15 23:22:39    519s] 
[10/15 23:22:39    519s] #optDebug: {0, 1.000}
[10/15 23:22:39    519s] ### Creating RouteCongInterface, finished
[10/15 23:22:39    519s] {MG  {4 0 1 0.0736206}  {7 0 2.4 0.247013}  {9 0 8.5 0.842129} }
[10/15 23:22:39    519s] ### Creating LA Mngr. totSessionCpu=0:08:39 mem=1380.7M
[10/15 23:22:39    519s] ### Creating LA Mngr, finished. totSessionCpu=0:08:39 mem=1380.7M
[10/15 23:22:48    528s] *info: 1 clock net excluded
[10/15 23:22:48    528s] *info: 2 special nets excluded.
[10/15 23:22:48    528s] *info: 6964 no-driver nets excluded.
[10/15 23:22:50    530s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1399.8M
[10/15 23:22:50    530s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1399.8M
[10/15 23:22:51    530s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/15 23:22:51    530s] +--------+--------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:22:51    530s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point         |
[10/15 23:22:51    530s] +--------+--------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:22:51    530s] |   0.000|   0.000|     7.49%|   0:00:00.0| 1399.8M|   default|       NA| NA                        |
[10/15 23:22:51    530s] +--------+--------+----------+------------+--------+----------+---------+---------------------------+
[10/15 23:22:51    530s] 
[10/15 23:22:51    530s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1399.8M) ***
[10/15 23:22:51    530s] 
[10/15 23:22:51    530s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1399.8M) ***
[10/15 23:22:51    530s] Bottom Preferred Layer:
[10/15 23:22:51    530s]     None
[10/15 23:22:51    530s] Via Pillar Rule:
[10/15 23:22:51    530s]     None
[10/15 23:22:51    530s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/15 23:22:51    531s] Total-nets :: 1034, Stn-nets :: 0, ratio :: 0 %
[10/15 23:22:51    531s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1380.7M
[10/15 23:22:51    531s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1380.7M
[10/15 23:22:51    531s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:22:51    531s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.10
[10/15 23:22:51    531s] *** SetupOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:08:51.0/0:17:11.3 (0.5), mem = 1380.7M
[10/15 23:22:51    531s] 
[10/15 23:22:51    531s] =============================================================================================
[10/15 23:22:51    531s]  Step TAT Report for GlobalOpt #2
[10/15 23:22:51    531s] =============================================================================================
[10/15 23:22:51    531s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:22:51    531s] ---------------------------------------------------------------------------------------------
[10/15 23:22:51    531s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[10/15 23:22:51    531s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:00.6    1.0
[10/15 23:22:51    531s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:51    531s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:22:51    531s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[10/15 23:22:51    531s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:51    531s] [ TransformInit          ]      1   0:00:11.3  (  92.3 % )     0:00:11.3 /  0:00:11.3    1.0
[10/15 23:22:51    531s] [ MISC                   ]          0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:22:51    531s] ---------------------------------------------------------------------------------------------
[10/15 23:22:51    531s]  GlobalOpt #2 TOTAL                 0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:12.3    1.0
[10/15 23:22:51    531s] ---------------------------------------------------------------------------------------------
[10/15 23:22:51    531s] 
[10/15 23:22:51    531s] End: GigaOpt Global Optimization
[10/15 23:22:51    531s] *** Timing Is met
[10/15 23:22:51    531s] *** Check timing (0:00:00.0)
[10/15 23:22:51    531s] Deleting Lib Analyzer.
[10/15 23:22:51    531s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[10/15 23:22:51    531s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:22:51    531s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:22:51    531s] ### Creating LA Mngr. totSessionCpu=0:08:51 mem=1376.7M
[10/15 23:22:51    531s] ### Creating LA Mngr, finished. totSessionCpu=0:08:51 mem=1376.7M
[10/15 23:22:51    531s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/15 23:22:51    531s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1376.7M
[10/15 23:22:51    531s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1376.7M
[10/15 23:22:51    531s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:51    531s] **INFO: Flow update: Design timing is met.
[10/15 23:22:51    531s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:51    531s] **INFO: Flow update: Design timing is met.
[10/15 23:22:51    531s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/15 23:22:51    531s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:22:51    531s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:22:51    531s] ### Creating LA Mngr. totSessionCpu=0:08:51 mem=1374.7M
[10/15 23:22:51    531s] ### Creating LA Mngr, finished. totSessionCpu=0:08:51 mem=1374.7M
[10/15 23:22:51    531s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:22:51    531s] ### Creating PhyDesignMc. totSessionCpu=0:08:51 mem=1393.8M
[10/15 23:22:51    531s] OPERPROF: Starting DPlace-Init at level 1, MEM:1393.8M
[10/15 23:22:51    531s] z: 2, totalTracks: 1
[10/15 23:22:51    531s] z: 4, totalTracks: 1
[10/15 23:22:51    531s] z: 6, totalTracks: 1
[10/15 23:22:51    531s] z: 8, totalTracks: 1
[10/15 23:22:51    531s] #spOpts: mergeVia=F 
[10/15 23:22:51    531s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1393.8M
[10/15 23:22:51    531s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1393.8M
[10/15 23:22:51    531s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1393.8MB).
[10/15 23:22:51    531s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1393.8M
[10/15 23:22:51    531s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:22:51    531s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:51 mem=1393.8M
[10/15 23:22:51    531s] Begin: Area Reclaim Optimization
[10/15 23:22:51    531s] 
[10/15 23:22:51    531s] Creating Lib Analyzer ...
[10/15 23:22:51    531s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:22:51    531s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:22:51    531s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:22:51    531s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:22:51    531s] 
[10/15 23:22:51    531s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:52    532s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:52 mem=1397.8M
[10/15 23:22:52    532s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:52 mem=1397.8M
[10/15 23:22:52    532s] Creating Lib Analyzer, finished. 
[10/15 23:22:52    532s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:52.1/0:17:12.4 (0.5), mem = 1397.8M
[10/15 23:22:52    532s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.11
[10/15 23:22:52    532s] ### Creating RouteCongInterface, started
[10/15 23:22:52    532s] 
[10/15 23:22:52    532s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[10/15 23:22:52    532s] 
[10/15 23:22:52    532s] #optDebug: {0, 1.000}
[10/15 23:22:52    532s] ### Creating RouteCongInterface, finished
[10/15 23:22:52    532s] ### Creating LA Mngr. totSessionCpu=0:08:52 mem=1397.8M
[10/15 23:22:52    532s] ### Creating LA Mngr, finished. totSessionCpu=0:08:52 mem=1397.8M
[10/15 23:22:52    532s] Usable buffer cells for single buffer setup transform:
[10/15 23:22:52    532s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[10/15 23:22:52    532s] Number of usable buffer cells above: 9
[10/15 23:22:53    533s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1397.8M
[10/15 23:22:53    533s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1397.8M
[10/15 23:22:53    533s] Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 7.49
[10/15 23:22:53    533s] +----------+---------+--------+--------+------------+--------+
[10/15 23:22:53    533s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/15 23:22:53    533s] +----------+---------+--------+--------+------------+--------+
[10/15 23:22:53    533s] |     7.49%|        -|   0.005|   0.000|   0:00:00.0| 1397.8M|
[10/15 23:22:53    533s] |     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
[10/15 23:22:53    533s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/15 23:22:53    533s] |     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
[10/15 23:22:53    533s] |     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
[10/15 23:22:54    533s] |     7.49%|        0|   0.005|   0.000|   0:00:01.0| 1437.4M|
[10/15 23:22:54    533s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[10/15 23:22:54    533s] |     7.49%|        0|   0.005|   0.000|   0:00:00.0| 1437.4M|
[10/15 23:22:54    533s] +----------+---------+--------+--------+------------+--------+
[10/15 23:22:54    533s] Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 7.49
[10/15 23:22:54    533s] 
[10/15 23:22:54    533s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/15 23:22:54    533s] --------------------------------------------------------------
[10/15 23:22:54    533s] |                                   | Total     | Sequential |
[10/15 23:22:54    533s] --------------------------------------------------------------
[10/15 23:22:54    533s] | Num insts resized                 |       0  |       0    |
[10/15 23:22:54    533s] | Num insts undone                  |       0  |       0    |
[10/15 23:22:54    533s] | Num insts Downsized               |       0  |       0    |
[10/15 23:22:54    533s] | Num insts Samesized               |       0  |       0    |
[10/15 23:22:54    533s] | Num insts Upsized                 |       0  |       0    |
[10/15 23:22:54    533s] | Num multiple commits+uncommits    |       0  |       -    |
[10/15 23:22:54    533s] --------------------------------------------------------------
[10/15 23:22:54    533s] Bottom Preferred Layer:
[10/15 23:22:54    533s]     None
[10/15 23:22:54    533s] Via Pillar Rule:
[10/15 23:22:54    533s]     None
[10/15 23:22:54    533s] End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
[10/15 23:22:54    533s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1437.4M
[10/15 23:22:54    533s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1437.4M
[10/15 23:22:54    533s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1437.4M
[10/15 23:22:54    533s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1437.4M
[10/15 23:22:54    534s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.5
[10/15 23:22:54    534s] OPERPROF: Starting RefinePlace at level 1, MEM:1437.4M
[10/15 23:22:54    534s] *** Starting refinePlace (0:08:54 mem=1437.4M) ***
[10/15 23:22:54    534s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:22:54    534s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:22:54    534s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/15 23:22:54    534s] Type 'man IMPSP-5140' for more detail.
[10/15 23:22:54    534s] **WARN: (IMPSP-315):	Found 991 instances insts with no PG Term connections.
[10/15 23:22:54    534s] Type 'man IMPSP-315' for more detail.
[10/15 23:22:54    534s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1437.4M
[10/15 23:22:54    534s] Starting refinePlace ...
[10/15 23:22:54    534s] One DDP V2 for no tweak run.
[10/15 23:22:54    534s] 
[10/15 23:22:54    534s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[10/15 23:22:54    534s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:22:54    534s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1437.4MB) @(0:08:54 - 0:08:54).
[10/15 23:22:54    534s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:22:54    534s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.4MB
[10/15 23:22:54    534s] Statistics of distance of Instance movement in refine placement:
[10/15 23:22:54    534s]   maximum (X+Y) =         0.00 um
[10/15 23:22:54    534s]   mean    (X+Y) =         0.00 um
[10/15 23:22:54    534s] Summary Report:
[10/15 23:22:54    534s] Instances move: 0 (out of 991 movable)
[10/15 23:22:54    534s] Instances flipped: 0
[10/15 23:22:54    534s] Mean displacement: 0.00 um
[10/15 23:22:54    534s] Max displacement: 0.00 um 
[10/15 23:22:54    534s] Total instances moved : 0
[10/15 23:22:54    534s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.062, MEM:1437.4M
[10/15 23:22:54    534s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:22:54    534s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1437.4MB
[10/15 23:22:54    534s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1437.4MB) @(0:08:54 - 0:08:54).
[10/15 23:22:54    534s] *** Finished refinePlace (0:08:54 mem=1437.4M) ***
[10/15 23:22:54    534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.5
[10/15 23:22:54    534s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.074, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1437.4M
[10/15 23:22:54    534s] *** maximum move = 0.00 um ***
[10/15 23:22:54    534s] *** Finished re-routing un-routed nets (1437.4M) ***
[10/15 23:22:54    534s] OPERPROF: Starting DPlace-Init at level 1, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1437.4M
[10/15 23:22:54    534s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1437.4M
[10/15 23:22:54    534s] 
[10/15 23:22:54    534s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1437.4M) ***
[10/15 23:22:54    534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.11
[10/15 23:22:54    534s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:08:54.2/0:17:14.5 (0.5), mem = 1437.4M
[10/15 23:22:54    534s] 
[10/15 23:22:54    534s] =============================================================================================
[10/15 23:22:54    534s]  Step TAT Report for AreaOpt #3
[10/15 23:22:54    534s] =============================================================================================
[10/15 23:22:54    534s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:22:54    534s] ---------------------------------------------------------------------------------------------
[10/15 23:22:54    534s] [ RefinePlace            ]      1   0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:22:54    534s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/15 23:22:54    534s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  26.2 % )     0:00:00.8 /  0:00:00.8    1.0
[10/15 23:22:54    534s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:54    534s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:22:54    534s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:54    534s] [ OptSingleIteration     ]      5   0:00:00.1  (   4.5 % )     0:00:00.6 /  0:00:00.7    1.0
[10/15 23:22:54    534s] [ OptGetWeight           ]    147   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[10/15 23:22:54    534s] [ OptEval                ]    147   0:00:00.4  (  15.1 % )     0:00:00.4 /  0:00:00.5    1.1
[10/15 23:22:54    534s] [ OptCommit              ]    147   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:22:54    534s] [ PostCommitDelayUpdate  ]    148   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[10/15 23:22:54    534s] [ MISC                   ]          0:00:01.2  (  41.8 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:22:54    534s] ---------------------------------------------------------------------------------------------
[10/15 23:22:54    534s]  AreaOpt #3 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[10/15 23:22:54    534s] ---------------------------------------------------------------------------------------------
[10/15 23:22:54    534s] 
[10/15 23:22:54    534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1418.3M
[10/15 23:22:54    534s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1418.3M
[10/15 23:22:54    534s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:22:54    534s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1378.35M, totSessionCpu=0:08:54).
[10/15 23:22:54    534s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1378.3M
[10/15 23:22:54    534s] All LLGs are deleted
[10/15 23:22:54    534s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1378.3M
[10/15 23:22:54    534s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1378.3M
[10/15 23:22:54    534s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1378.3M
[10/15 23:22:54    534s] ### Creating LA Mngr. totSessionCpu=0:08:54 mem=1378.3M
[10/15 23:22:54    534s] ### Creating LA Mngr, finished. totSessionCpu=0:08:54 mem=1378.3M
[10/15 23:22:54    534s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Import and model ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Create place DB ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Import place data ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read instances and placement ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read nets ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Create route DB ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       == Non-default Options ==
[10/15 23:22:54    534s] (I)       Maximum routing layer                              : 10
[10/15 23:22:54    534s] (I)       Number of threads                                  : 1
[10/15 23:22:54    534s] (I)       Method to set GCell size                           : row
[10/15 23:22:54    534s] (I)       Counted 2347 PG shapes. We will not process PG shapes layer by layer.
[10/15 23:22:54    534s] (I)       Started Import route data ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Use row-based GCell size
[10/15 23:22:54    534s] (I)       Use row-based GCell align
[10/15 23:22:54    534s] (I)       GCell unit size   : 2800
[10/15 23:22:54    534s] (I)       GCell multiplier  : 1
[10/15 23:22:54    534s] (I)       GCell row height  : 2800
[10/15 23:22:54    534s] (I)       Actual row height : 2800
[10/15 23:22:54    534s] (I)       GCell align ref   : 10260 10080
[10/15 23:22:54    534s] [NR-eGR] Track table information for default rule: 
[10/15 23:22:54    534s] [NR-eGR] metal1 has no routable track
[10/15 23:22:54    534s] [NR-eGR] metal2 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal3 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal4 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal5 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal6 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal7 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal8 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal9 has single uniform track structure
[10/15 23:22:54    534s] [NR-eGR] metal10 has single uniform track structure
[10/15 23:22:54    534s] (I)       ===========================================================================
[10/15 23:22:54    534s] (I)       == Report All Rule Vias ==
[10/15 23:22:54    534s] (I)       ===========================================================================
[10/15 23:22:54    534s] (I)        Via Rule : (Default)
[10/15 23:22:54    534s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[10/15 23:22:54    534s] (I)       ---------------------------------------------------------------------------
[10/15 23:22:54    534s] (I)        1    9 : via1_8                      9 : via1_8                   
[10/15 23:22:54    534s] (I)        2   10 : via2_8                     10 : via2_8                   
[10/15 23:22:54    534s] (I)        3   19 : via3_2                     19 : via3_2                   
[10/15 23:22:54    534s] (I)        4   22 : via4_0                     22 : via4_0                   
[10/15 23:22:54    534s] (I)        5   23 : via5_0                     23 : via5_0                   
[10/15 23:22:54    534s] (I)        6   24 : via6_0                     24 : via6_0                   
[10/15 23:22:54    534s] (I)        7   25 : via7_0                     25 : via7_0                   
[10/15 23:22:54    534s] (I)        8   26 : via8_0                     26 : via8_0                   
[10/15 23:22:54    534s] (I)        9   27 : via9_0                     27 : via9_0                   
[10/15 23:22:54    534s] (I)       ===========================================================================
[10/15 23:22:54    534s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read routing blockages ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read instance blockages ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read PG blockages ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Read 3800 PG shapes
[10/15 23:22:54    534s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read boundary cut boxes ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] #Routing Blockages  : 0
[10/15 23:22:54    534s] [NR-eGR] #Instance Blockages : 0
[10/15 23:22:54    534s] [NR-eGR] #PG Blockages       : 3800
[10/15 23:22:54    534s] [NR-eGR] #Halo Blockages     : 0
[10/15 23:22:54    534s] [NR-eGR] #Boundary Blockages : 0
[10/15 23:22:54    534s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read blackboxes ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/15 23:22:54    534s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read prerouted ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/15 23:22:54    534s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read unlegalized nets ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read nets ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Read numTotalNets=1034  numIgnoredNets=0
[10/15 23:22:54    534s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Set up via pillars ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       early_global_route_priority property id does not exist.
[10/15 23:22:54    534s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Model blockages into capacity
[10/15 23:22:54    534s] (I)       Read Num Blocks=3800  Num Prerouted Wires=0  Num CS=0
[10/15 23:22:54    534s] (I)       Started Initialize 3D capacity ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Layer 1 (V) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 2 (H) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 3 (V) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 4 (H) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 5 (V) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 6 (H) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 7 (V) : #blockages 436 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 8 (H) : #blockages 476 : #preroutes 0
[10/15 23:22:54    534s] (I)       Layer 9 (V) : #blockages 272 : #preroutes 0
[10/15 23:22:54    534s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       -- layer congestion ratio --
[10/15 23:22:54    534s] (I)       Layer 1 : 0.100000
[10/15 23:22:54    534s] (I)       Layer 2 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 3 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 4 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 5 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 6 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 7 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 8 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 9 : 0.700000
[10/15 23:22:54    534s] (I)       Layer 10 : 0.700000
[10/15 23:22:54    534s] (I)       ----------------------------
[10/15 23:22:54    534s] (I)       Number of ignored nets                =      0
[10/15 23:22:54    534s] (I)       Number of connected nets              =      0
[10/15 23:22:54    534s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Number of clock nets                  =      1.  Ignored: No
[10/15 23:22:54    534s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/15 23:22:54    534s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/15 23:22:54    534s] (I)       Finished Import route data ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Read aux data ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Others data preparation ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/15 23:22:54    534s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Create route kernel ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Ndr track 0 does not exist
[10/15 23:22:54    534s] (I)       ---------------------Grid Graph Info--------------------
[10/15 23:22:54    534s] (I)       Routing area        : (0, 0) - (325660, 322560)
[10/15 23:22:54    534s] (I)       Core area           : (10260, 10080) - (315400, 312480)
[10/15 23:22:54    534s] (I)       Site width          :   380  (dbu)
[10/15 23:22:54    534s] (I)       Row height          :  2800  (dbu)
[10/15 23:22:54    534s] (I)       GCell row height    :  2800  (dbu)
[10/15 23:22:54    534s] (I)       GCell width         :  2800  (dbu)
[10/15 23:22:54    534s] (I)       GCell height        :  2800  (dbu)
[10/15 23:22:54    534s] (I)       Grid                :   116   115    10
[10/15 23:22:54    534s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[10/15 23:22:54    534s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[10/15 23:22:54    534s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[10/15 23:22:54    534s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[10/15 23:22:54    534s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[10/15 23:22:54    534s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[10/15 23:22:54    534s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[10/15 23:22:54    534s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[10/15 23:22:54    534s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[10/15 23:22:54    534s] (I)       Total num of tracks :     0   857  1152   581   575   581   191   193   100    96
[10/15 23:22:54    534s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[10/15 23:22:54    534s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[10/15 23:22:54    534s] (I)       --------------------------------------------------------
[10/15 23:22:54    534s] 
[10/15 23:22:54    534s] [NR-eGR] ============ Routing rule table ============
[10/15 23:22:54    534s] [NR-eGR] Rule id: 0  Nets: 1034 
[10/15 23:22:54    534s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/15 23:22:54    534s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[10/15 23:22:54    534s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:22:54    534s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[10/15 23:22:54    534s] [NR-eGR] ========================================
[10/15 23:22:54    534s] [NR-eGR] 
[10/15 23:22:54    534s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer2 : = 2180 / 98555 (2.21%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer3 : = 652 / 133632 (0.49%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer4 : = 1852 / 66815 (2.77%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer5 : = 762 / 66700 (1.14%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer6 : = 1852 / 66815 (2.77%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer7 : = 800 / 22156 (3.61%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer8 : = 874 / 22195 (3.94%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer9 : = 1245 / 11600 (10.73%)
[10/15 23:22:54    534s] (I)       blocked tracks on layer10 : = 2866 / 11040 (25.96%)
[10/15 23:22:54    534s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Reset routing kernel
[10/15 23:22:54    534s] (I)       Started Global Routing ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Initialization ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       totalPins=3297  totalGlobalPin=3144 (95.36%)
[10/15 23:22:54    534s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Net group 1 ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Generate topology ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       total 2D Cap : 490203 = (230919 H, 259284 V)
[10/15 23:22:54    534s] [NR-eGR] Layer group 1: route 1034 net(s) in layer range [2, 10]
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] (I)       ============  Phase 1a Route ============
[10/15 23:22:54    534s] (I)       Started Phase 1a ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Pattern routing ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:22:54    534s] (I)       Started Add via demand to 2D ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] (I)       ============  Phase 1b Route ============
[10/15 23:22:54    534s] (I)       Started Phase 1b ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:22:54    534s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[10/15 23:22:54    534s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] (I)       ============  Phase 1c Route ============
[10/15 23:22:54    534s] (I)       Started Phase 1c ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:22:54    534s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] (I)       ============  Phase 1d Route ============
[10/15 23:22:54    534s] (I)       Started Phase 1d ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:22:54    534s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] (I)       ============  Phase 1e Route ============
[10/15 23:22:54    534s] (I)       Started Phase 1e ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Route legalization ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Usage: 4730 = (2352 H, 2378 V) = (1.02% H, 0.92% V) = (3.293e+03um H, 3.329e+03um V)
[10/15 23:22:54    534s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.622000e+03um
[10/15 23:22:54    534s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] (I)       ============  Phase 1l Route ============
[10/15 23:22:54    534s] (I)       Started Phase 1l ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Layer assignment (1T) ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Clean cong LA ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/15 23:22:54    534s] (I)       Layer  2:      97044      2674         0           0       97440    ( 0.00%) 
[10/15 23:22:54    534s] (I)       Layer  3:     131979      2685         0           0      132250    ( 0.00%) 
[10/15 23:22:54    534s] (I)       Layer  4:      65623      1048         0           0       66120    ( 0.00%) 
[10/15 23:22:54    534s] (I)       Layer  5:      65591        47         0           0       66125    ( 0.00%) 
[10/15 23:22:54    534s] (I)       Layer  6:      65475        40         0           0       66120    ( 0.00%) 
[10/15 23:22:54    534s] (I)       Layer  7:      21335         0         0         243       21798    ( 1.10%) 
[10/15 23:22:54    534s] (I)       Layer  8:      21128         0         0         726       21313    ( 3.29%) 
[10/15 23:22:54    534s] (I)       Layer  9:      10355         0         0        2511        9060    (21.70%) 
[10/15 23:22:54    534s] (I)       Layer 10:       8107         0         0        4260        6760    (38.66%) 
[10/15 23:22:54    534s] (I)       Total:        486637      6494         0        7740      486986    ( 1.56%) 
[10/15 23:22:54    534s] (I)       
[10/15 23:22:54    534s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/15 23:22:54    534s] [NR-eGR]                        OverCon            
[10/15 23:22:54    534s] [NR-eGR]                         #Gcell     %Gcell
[10/15 23:22:54    534s] [NR-eGR]       Layer                (0)    OverCon 
[10/15 23:22:54    534s] [NR-eGR] ----------------------------------------------
[10/15 23:22:54    534s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR] ----------------------------------------------
[10/15 23:22:54    534s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/15 23:22:54    534s] [NR-eGR] 
[10/15 23:22:54    534s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Export 3D cong map ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       total 2D Cap : 491086 = (231332 H, 259754 V)
[10/15 23:22:54    534s] (I)       Started Export 2D cong map ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/15 23:22:54    534s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/15 23:22:54    534s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Free existing wires ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       ============= Track Assignment ============
[10/15 23:22:54    534s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Track Assignment (1T) ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[10/15 23:22:54    534s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Run Multi-thread track assignment
[10/15 23:22:54    534s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Export ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Started Export DB wires ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Started Export all nets ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Started Set wire vias ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:22:54    534s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3248
[10/15 23:22:54    534s] [NR-eGR] metal2  (2V) length: 2.312795e+03um, number of vias: 3995
[10/15 23:22:54    534s] [NR-eGR] metal3  (3H) length: 3.327090e+03um, number of vias: 1103
[10/15 23:22:54    534s] [NR-eGR] metal4  (4V) length: 1.409160e+03um, number of vias: 24
[10/15 23:22:54    534s] [NR-eGR] metal5  (5H) length: 5.904500e+01um, number of vias: 19
[10/15 23:22:54    534s] [NR-eGR] metal6  (6V) length: 5.796000e+01um, number of vias: 0
[10/15 23:22:54    534s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[10/15 23:22:54    534s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[10/15 23:22:54    534s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/15 23:22:54    534s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[10/15 23:22:54    534s] [NR-eGR] Total length: 7.166050e+03um, number of vias: 8389
[10/15 23:22:54    534s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:22:54    534s] [NR-eGR] Total eGR-routed clock nets wire length: 2.161650e+02um 
[10/15 23:22:54    534s] [NR-eGR] --------------------------------------------------------------------------
[10/15 23:22:54    534s] (I)       Started Update net boxes ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Started Update timing ( Curr Mem: 1378.35 MB )
[10/15 23:22:54    534s] (I)       Finished Update timing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1368.83 MB )
[10/15 23:22:54    534s] (I)       Finished Export ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1368.83 MB )
[10/15 23:22:54    534s] (I)       Started Postprocess design ( Curr Mem: 1368.83 MB )
[10/15 23:22:54    534s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1364.83 MB )
[10/15 23:22:54    534s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1364.83 MB )
[10/15 23:22:54    534s] Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
[10/15 23:22:54    534s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:22:54    534s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:22:54    534s] PreRoute RC Extraction called for design DLX.
[10/15 23:22:54    534s] RC Extraction called in multi-corner(1) mode.
[10/15 23:22:54    534s] RCMode: PreRoute
[10/15 23:22:54    534s]       RC Corner Indexes            0   
[10/15 23:22:54    534s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:22:54    534s] Resistance Scaling Factor    : 1.00000 
[10/15 23:22:54    534s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:22:54    534s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:22:54    534s] Shrink Factor                : 1.00000
[10/15 23:22:54    534s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:22:54    534s] Using capacitance table file ...
[10/15 23:22:54    534s] LayerId::1 widthSet size::4
[10/15 23:22:54    534s] LayerId::2 widthSet size::4
[10/15 23:22:54    534s] LayerId::3 widthSet size::4
[10/15 23:22:54    534s] LayerId::4 widthSet size::4
[10/15 23:22:54    534s] LayerId::5 widthSet size::4
[10/15 23:22:54    534s] LayerId::6 widthSet size::4
[10/15 23:22:54    534s] LayerId::7 widthSet size::4
[10/15 23:22:54    534s] LayerId::8 widthSet size::4
[10/15 23:22:54    534s] LayerId::9 widthSet size::4
[10/15 23:22:54    534s] LayerId::10 widthSet size::3
[10/15 23:22:54    534s] Updating RC grid for preRoute extraction ...
[10/15 23:22:54    534s] Initializing multi-corner capacitance tables ... 
[10/15 23:22:54    534s] Initializing multi-corner resistance tables ...
[10/15 23:22:54    534s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:22:54    534s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261564 ; uaWl: 1.000000 ; uaWlH: 0.212972 ; aWlH: 0.000000 ; Pmax: 0.834500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[10/15 23:22:54    534s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1364.832M)
[10/15 23:22:54    534s] Compute RC Scale Done ...
[10/15 23:22:54    534s] OPERPROF: Starting HotSpotCal at level 1, MEM:1364.8M
[10/15 23:22:54    534s] [hotspot] +------------+---------------+---------------+
[10/15 23:22:54    534s] [hotspot] |            |   max hotspot | total hotspot |
[10/15 23:22:54    534s] [hotspot] +------------+---------------+---------------+
[10/15 23:22:54    534s] [hotspot] | normalized |          0.00 |          0.00 |
[10/15 23:22:54    534s] [hotspot] +------------+---------------+---------------+
[10/15 23:22:54    534s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:22:54    534s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/15 23:22:54    534s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:1364.8M
[10/15 23:22:54    534s] #################################################################################
[10/15 23:22:54    534s] # Design Stage: PreRoute
[10/15 23:22:54    534s] # Design Name: DLX
[10/15 23:22:54    534s] # Design Mode: 90nm
[10/15 23:22:54    534s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:22:54    534s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:22:54    534s] # Signoff Settings: SI Off 
[10/15 23:22:54    534s] #################################################################################
[10/15 23:22:55    534s] Calculate delays in Single mode...
[10/15 23:22:55    534s] Topological Sorting (REAL = 0:00:00.0, MEM = 1366.8M, InitMEM = 1366.8M)
[10/15 23:22:55    534s] Start delay calculation (fullDC) (1 T). (MEM=1366.85)
[10/15 23:22:55    534s] End AAE Lib Interpolated Model. (MEM=1378.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:22:56    535s] Total number of fetched objects 1222
[10/15 23:22:56    535s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:22:56    535s] End delay calculation. (MEM=1385.05 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:22:56    535s] End delay calculation (fullDC). (MEM=1385.05 CPU=0:00:01.0 REAL=0:00:01.0)
[10/15 23:22:56    535s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1385.1M) ***
[10/15 23:22:56    536s] Begin: GigaOpt postEco DRV Optimization
[10/15 23:22:56    536s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[10/15 23:22:56    536s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:22:56    536s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:22:56    536s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:56.1/0:17:16.4 (0.5), mem = 1385.1M
[10/15 23:22:56    536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.12
[10/15 23:22:56    536s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:22:56    536s] ### Creating PhyDesignMc. totSessionCpu=0:08:56 mem=1385.1M
[10/15 23:22:56    536s] OPERPROF: Starting DPlace-Init at level 1, MEM:1385.1M
[10/15 23:22:56    536s] z: 2, totalTracks: 1
[10/15 23:22:56    536s] z: 4, totalTracks: 1
[10/15 23:22:56    536s] z: 6, totalTracks: 1
[10/15 23:22:56    536s] z: 8, totalTracks: 1
[10/15 23:22:56    536s] #spOpts: mergeVia=F 
[10/15 23:22:56    536s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1385.1M
[10/15 23:22:56    536s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1385.1M
[10/15 23:22:56    536s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:22:56    536s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1385.1M
[10/15 23:22:56    536s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.016, MEM:1417.1M
[10/15 23:22:56    536s] Fast DP-INIT is on for default
[10/15 23:22:56    536s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:22:56    536s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.030, MEM:1417.1M
[10/15 23:22:56    536s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.032, MEM:1417.1M
[10/15 23:22:56    536s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1417.1MB).
[10/15 23:22:56    536s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.038, MEM:1417.1M
[10/15 23:22:56    536s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:22:56    536s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:56 mem=1417.1M
[10/15 23:22:56    536s] ### Creating RouteCongInterface, started
[10/15 23:22:56    536s] 
[10/15 23:22:56    536s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[10/15 23:22:56    536s] 
[10/15 23:22:56    536s] #optDebug: {0, 1.000}
[10/15 23:22:56    536s] ### Creating RouteCongInterface, finished
[10/15 23:22:56    536s] ### Creating LA Mngr. totSessionCpu=0:08:56 mem=1417.1M
[10/15 23:22:56    536s] ### Creating LA Mngr, finished. totSessionCpu=0:08:56 mem=1417.1M
[10/15 23:22:59    539s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1436.1M
[10/15 23:22:59    539s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1436.1M
[10/15 23:22:59    539s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:22:59    539s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/15 23:22:59    539s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:22:59    539s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/15 23:22:59    539s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:22:59    539s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:22:59    539s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|   7.49|          |         |
[10/15 23:22:59    539s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:22:59    539s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|   7.49| 0:00:00.0|  1436.1M|
[10/15 23:22:59    539s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:22:59    539s] Bottom Preferred Layer:
[10/15 23:22:59    539s]     None
[10/15 23:22:59    539s] Via Pillar Rule:
[10/15 23:22:59    539s]     None
[10/15 23:22:59    539s] 
[10/15 23:22:59    539s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1436.1M) ***
[10/15 23:22:59    539s] 
[10/15 23:22:59    539s] Total-nets :: 1034, Stn-nets :: 0, ratio :: 0 %
[10/15 23:22:59    539s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1417.1M
[10/15 23:22:59    539s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1417.1M
[10/15 23:22:59    539s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:22:59    539s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.12
[10/15 23:22:59    539s] *** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:08:59.8/0:17:20.1 (0.5), mem = 1417.1M
[10/15 23:22:59    539s] 
[10/15 23:22:59    539s] =============================================================================================
[10/15 23:22:59    539s]  Step TAT Report for DrvOpt #5
[10/15 23:22:59    539s] =============================================================================================
[10/15 23:22:59    539s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:22:59    539s] ---------------------------------------------------------------------------------------------
[10/15 23:22:59    539s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[10/15 23:22:59    539s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:59    539s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.2
[10/15 23:22:59    539s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:22:59    539s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:22:59    539s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[10/15 23:22:59    539s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[10/15 23:22:59    539s] [ MISC                   ]          0:00:03.7  (  96.9 % )     0:00:03.7 /  0:00:03.7    1.0
[10/15 23:22:59    539s] ---------------------------------------------------------------------------------------------
[10/15 23:22:59    539s]  DrvOpt #5 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[10/15 23:22:59    539s] ---------------------------------------------------------------------------------------------
[10/15 23:22:59    539s] 
[10/15 23:22:59    539s] End: GigaOpt postEco DRV Optimization
[10/15 23:22:59    539s] **INFO: Flow update: Design timing is met.
[10/15 23:22:59    539s] Running refinePlace -preserveRouting true -hardFence false
[10/15 23:22:59    539s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1417.1M
[10/15 23:22:59    539s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1417.1M
[10/15 23:22:59    539s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1417.1M
[10/15 23:22:59    539s] z: 2, totalTracks: 1
[10/15 23:22:59    539s] z: 4, totalTracks: 1
[10/15 23:22:59    539s] z: 6, totalTracks: 1
[10/15 23:22:59    539s] z: 8, totalTracks: 1
[10/15 23:22:59    539s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1417.1M
[10/15 23:23:00    539s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1417.1M
[10/15 23:23:00    539s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1417.1MB).
[10/15 23:23:00    539s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.016, MEM:1417.1M
[10/15 23:23:00    539s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.017, MEM:1417.1M
[10/15 23:23:00    539s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.6
[10/15 23:23:00    539s] OPERPROF:   Starting RefinePlace at level 2, MEM:1417.1M
[10/15 23:23:00    539s] *** Starting refinePlace (0:09:00 mem=1417.1M) ***
[10/15 23:23:00    539s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:23:00    539s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/15 23:23:00    539s] Type 'man IMPSP-5140' for more detail.
[10/15 23:23:00    539s] **WARN: (IMPSP-315):	Found 991 instances insts with no PG Term connections.
[10/15 23:23:00    539s] Type 'man IMPSP-315' for more detail.
[10/15 23:23:00    539s] 
[10/15 23:23:00    539s] Starting Small incrNP...
[10/15 23:23:00    539s] User Input Parameters:
[10/15 23:23:00    539s] - Congestion Driven    : Off
[10/15 23:23:00    539s] - Timing Driven        : Off
[10/15 23:23:00    539s] - Area-Violation Based : Off
[10/15 23:23:00    539s] - Start Rollback Level : -5
[10/15 23:23:00    539s] - Legalized            : On
[10/15 23:23:00    539s] - Window Based         : Off
[10/15 23:23:00    539s] - eDen incr mode       : Off
[10/15 23:23:00    539s] - Small incr mode      : On
[10/15 23:23:00    539s] 
[10/15 23:23:00    539s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1417.1M
[10/15 23:23:00    539s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:1417.1M
[10/15 23:23:00    539s] default core: bins with density > 0.750 =  2.48 % ( 3 / 121 )
[10/15 23:23:00    539s] Density distribution unevenness ratio = 79.077%
[10/15 23:23:00    539s] cost 0.854054, thresh 1.000000
[10/15 23:23:00    539s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1417.1M)
[10/15 23:23:00    539s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/15 23:23:00    539s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1417.1M
[10/15 23:23:00    539s] Starting refinePlace ...
[10/15 23:23:00    539s] One DDP V2 for no tweak run.
[10/15 23:23:00    539s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/15 23:23:00    539s] ** Cut row section cpu time 0:00:00.0.
[10/15 23:23:00    539s]    Spread Effort: high, pre-route mode, useDDP on.
[10/15 23:23:00    539s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1417.1MB) @(0:09:00 - 0:09:00).
[10/15 23:23:00    539s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:23:00    539s] wireLenOptFixPriorityInst 0 inst fixed
[10/15 23:23:00    539s] 
[10/15 23:23:00    539s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[10/15 23:23:00    539s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:23:00    539s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1417.1MB) @(0:09:00 - 0:09:00).
[10/15 23:23:00    539s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/15 23:23:00    539s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1417.1MB
[10/15 23:23:00    539s] Statistics of distance of Instance movement in refine placement:
[10/15 23:23:00    539s]   maximum (X+Y) =         0.00 um
[10/15 23:23:00    539s]   mean    (X+Y) =         0.00 um
[10/15 23:23:00    539s] Summary Report:
[10/15 23:23:00    539s] Instances move: 0 (out of 991 movable)
[10/15 23:23:00    539s] Instances flipped: 0
[10/15 23:23:00    539s] Mean displacement: 0.00 um
[10/15 23:23:00    539s] Max displacement: 0.00 um 
[10/15 23:23:00    539s] Total instances moved : 0
[10/15 23:23:00    539s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.100, MEM:1417.1M
[10/15 23:23:00    539s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:23:00    539s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1417.1MB
[10/15 23:23:00    539s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1417.1MB) @(0:09:00 - 0:09:00).
[10/15 23:23:00    539s] *** Finished refinePlace (0:09:00 mem=1417.1M) ***
[10/15 23:23:00    539s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.6
[10/15 23:23:00    539s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.120, REAL:0.114, MEM:1417.1M
[10/15 23:23:00    539s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1417.1M
[10/15 23:23:00    540s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:1417.1M
[10/15 23:23:00    540s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.140, REAL:0.140, MEM:1417.1M
[10/15 23:23:00    540s] **INFO: Flow update: Design timing is met.
[10/15 23:23:00    540s] **INFO: Flow update: Design timing is met.
[10/15 23:23:00    540s] #optDebug: fT-D <X 1 0 0 0>
[10/15 23:23:00    540s] 
[10/15 23:23:00    540s] Active setup views:
[10/15 23:23:00    540s]  default
[10/15 23:23:00    540s]   Dominating endpoints: 0
[10/15 23:23:00    540s]   Dominating TNS: -0.000
[10/15 23:23:00    540s] 
[10/15 23:23:00    540s] Extraction called for design 'DLX' of instances=991 and nets=8006 using extraction engine 'preRoute' .
[10/15 23:23:00    540s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:23:00    540s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:23:00    540s] PreRoute RC Extraction called for design DLX.
[10/15 23:23:00    540s] RC Extraction called in multi-corner(1) mode.
[10/15 23:23:00    540s] RCMode: PreRoute
[10/15 23:23:00    540s]       RC Corner Indexes            0   
[10/15 23:23:00    540s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:23:00    540s] Resistance Scaling Factor    : 1.00000 
[10/15 23:23:00    540s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:23:00    540s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:23:00    540s] Shrink Factor                : 1.00000
[10/15 23:23:00    540s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/15 23:23:00    540s] Using capacitance table file ...
[10/15 23:23:00    540s] LayerId::1 widthSet size::4
[10/15 23:23:00    540s] LayerId::2 widthSet size::4
[10/15 23:23:00    540s] LayerId::3 widthSet size::4
[10/15 23:23:00    540s] LayerId::4 widthSet size::4
[10/15 23:23:00    540s] LayerId::5 widthSet size::4
[10/15 23:23:00    540s] LayerId::6 widthSet size::4
[10/15 23:23:00    540s] LayerId::7 widthSet size::4
[10/15 23:23:00    540s] LayerId::8 widthSet size::4
[10/15 23:23:00    540s] LayerId::9 widthSet size::4
[10/15 23:23:00    540s] LayerId::10 widthSet size::3
[10/15 23:23:00    540s] Updating RC grid for preRoute extraction ...
[10/15 23:23:00    540s] Initializing multi-corner capacitance tables ... 
[10/15 23:23:00    540s] Initializing multi-corner resistance tables ...
[10/15 23:23:00    540s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:23:00    540s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261564 ; uaWl: 1.000000 ; uaWlH: 0.212972 ; aWlH: 0.000000 ; Pmax: 0.834500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[10/15 23:23:00    540s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1364.543M)
[10/15 23:23:00    540s] Starting delay calculation for Setup views
[10/15 23:23:00    540s] #################################################################################
[10/15 23:23:00    540s] # Design Stage: PreRoute
[10/15 23:23:00    540s] # Design Name: DLX
[10/15 23:23:00    540s] # Design Mode: 90nm
[10/15 23:23:00    540s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:23:00    540s] # Parasitics Mode: No SPEF/RCDB 
[10/15 23:23:00    540s] # Signoff Settings: SI Off 
[10/15 23:23:00    540s] #################################################################################
[10/15 23:23:00    540s] Calculate delays in Single mode...
[10/15 23:23:00    540s] Topological Sorting (REAL = 0:00:00.0, MEM = 1366.6M, InitMEM = 1366.6M)
[10/15 23:23:00    540s] Start delay calculation (fullDC) (1 T). (MEM=1366.56)
[10/15 23:23:00    540s] End AAE Lib Interpolated Model. (MEM=1378.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:23:01    541s] Total number of fetched objects 1222
[10/15 23:23:01    541s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:23:01    541s] End delay calculation. (MEM=1393.76 CPU=0:00:00.7 REAL=0:00:01.0)
[10/15 23:23:01    541s] End delay calculation (fullDC). (MEM=1393.76 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:23:01    541s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1393.8M) ***
[10/15 23:23:01    541s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:09:01 mem=1393.8M)
[10/15 23:23:01    541s] Reported timing to dir ./timingReports
[10/15 23:23:01    541s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1173.0M, totSessionCpu=0:09:01 **
[10/15 23:23:01    541s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1348.8M
[10/15 23:23:01    541s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1348.8M
[10/15 23:23:04    541s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:33, mem = 1173.6M, totSessionCpu=0:09:02 **
[10/15 23:23:04    541s] *** Finished optDesign ***
[10/15 23:23:04    541s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:23:04    541s] Deleting Lib Analyzer.
[10/15 23:23:04    541s] Info: Destroy the CCOpt slew target map.
[10/15 23:23:04    541s] clean pInstBBox. size 0
[10/15 23:23:04    541s] All LLGs are deleted
[10/15 23:23:04    541s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1364.0M
[10/15 23:23:04    541s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1364.0M
[10/15 23:23:04    541s] 
[10/15 23:23:04    541s] =============================================================================================
[10/15 23:23:04    541s]  Final TAT Report for optDesign
[10/15 23:23:04    541s] =============================================================================================
[10/15 23:23:04    541s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:23:04    541s] ---------------------------------------------------------------------------------------------
[10/15 23:23:04    541s] [ GlobalOpt              ]      1   0:00:12.3  (  37.1 % )     0:00:12.3 /  0:00:12.3    1.0
[10/15 23:23:04    541s] [ DrvOpt                 ]      2   0:00:09.0  (  27.3 % )     0:00:09.0 /  0:00:09.1    1.0
[10/15 23:23:04    541s] [ AreaOpt                ]      1   0:00:02.6  (   8.0 % )     0:00:02.9 /  0:00:02.9    1.0
[10/15 23:23:04    541s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:23:04    541s] [ RefinePlace            ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[10/15 23:23:04    541s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:23:04    541s] [ FullDelayCalc          ]      1   0:00:01.1  (   3.4 % )     0:00:01.1 /  0:00:01.1    1.0
[10/15 23:23:04    541s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.4 % )     0:00:03.2 /  0:00:00.5    0.1
[10/15 23:23:04    541s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/15 23:23:04    541s] [ DrvReport              ]      2   0:00:03.0  (   8.9 % )     0:00:03.0 /  0:00:00.2    0.1
[10/15 23:23:04    541s] [ GenerateReports        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:23:04    541s] [ MISC                   ]          0:00:04.3  (  13.0 % )     0:00:04.3 /  0:00:04.3    1.0
[10/15 23:23:04    541s] ---------------------------------------------------------------------------------------------
[10/15 23:23:04    541s]  optDesign TOTAL                    0:00:33.0  ( 100.0 % )     0:00:33.0 /  0:00:30.4    0.9
[10/15 23:23:04    541s] ---------------------------------------------------------------------------------------------
[10/15 23:23:04    541s] 
[10/15 23:23:04    541s] Deleting Cell Server ...
[10/15 23:23:13    545s] <CMD> getFillerMode -quiet
[10/15 23:23:51    558s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 -prefix FILLER
[10/15 23:23:51    558s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1364.0M
[10/15 23:23:51    558s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1364.0M
[10/15 23:23:51    558s] z: 2, totalTracks: 1
[10/15 23:23:51    558s] z: 4, totalTracks: 1
[10/15 23:23:51    558s] z: 6, totalTracks: 1
[10/15 23:23:51    558s] z: 8, totalTracks: 1
[10/15 23:23:51    558s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1364.0M
[10/15 23:23:51    558s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1364.0M
[10/15 23:23:51    558s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:23:51    558s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1364.0M
[10/15 23:23:51    558s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.150, REAL:0.031, MEM:1380.8M
[10/15 23:23:51    558s] SiteArray: non-trimmed site array dimensions = 108 x 803
[10/15 23:23:51    558s] SiteArray: use 442,368 bytes
[10/15 23:23:51    558s] SiteArray: current memory after site array memory allocation 1380.8M
[10/15 23:23:51    558s] SiteArray: FP blocked sites are writable
[10/15 23:23:51    558s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:23:51    558s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1380.8M
[10/15 23:23:51    558s] Process 19225 wires and vias for routing blockage and capacity analysis
[10/15 23:23:51    558s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.015, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.170, REAL:0.060, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.062, MEM:1380.8M
[10/15 23:23:51    558s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1380.8MB).
[10/15 23:23:51    558s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.068, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1380.8M
[10/15 23:23:51    558s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[10/15 23:23:51    558s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1380.8M
[10/15 23:23:51    558s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1380.8M
[10/15 23:23:51    558s] AddFiller init all instances time CPU:0.010, REAL:0.001
[10/15 23:23:52    559s] AddFiller main function time CPU:0.497, REAL:0.501
[10/15 23:23:52    559s] Filler instance commit time CPU:0.237, REAL:0.236
[10/15 23:23:52    559s] *INFO: Adding fillers to top-module.
[10/15 23:23:52    559s] *INFO:   Added 2377 filler insts (cell FILLCELL_X32 / prefix FILLER).
[10/15 23:23:52    559s] *INFO:   Added 64 filler insts (cell FILLCELL_X16 / prefix FILLER).
[10/15 23:23:52    559s] *INFO:   Added 121 filler insts (cell FILLCELL_X8 / prefix FILLER).
[10/15 23:23:52    559s] *INFO:   Added 184 filler insts (cell FILLCELL_X4 / prefix FILLER).
[10/15 23:23:52    559s] *INFO:   Added 1435 filler insts (cell FILLCELL_X1 / prefix FILLER).
[10/15 23:23:52    559s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[10/15 23:23:52    559s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.500, REAL:0.505, MEM:1380.8M
[10/15 23:23:52    559s] *INFO: Total 4181 filler insts added - prefix FILLER (CPU: 0:00:00.7).
[10/15 23:23:52    559s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.500, REAL:0.506, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1380.8M
[10/15 23:23:52    559s] For 4181 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[10/15 23:23:52    559s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.003, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.510, REAL:0.510, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.510, REAL:0.510, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.004, MEM:1380.8M
[10/15 23:23:52    559s] All LLGs are deleted
[10/15 23:23:52    559s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.020, MEM:1380.8M
[10/15 23:23:52    559s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.710, REAL:0.606, MEM:1380.8M
[10/15 23:24:53    581s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[10/15 23:24:53    581s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/15 23:24:53    581s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/15 23:24:53    581s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/15 23:24:53    581s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/15 23:24:53    581s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[10/15 23:24:53    581s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[10/15 23:24:53    581s] Running Native NanoRoute ...
[10/15 23:24:53    581s] <CMD> routeDesign -globalDetail
[10/15 23:24:53    581s] ### Time Record (routeDesign) is installed.
[10/15 23:24:53    581s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.34 (MB), peak = 1194.18 (MB)
[10/15 23:24:53    581s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/15 23:24:53    581s] **INFO: User settings:
[10/15 23:24:53    581s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/15 23:24:53    581s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/15 23:24:53    581s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[10/15 23:24:53    581s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[10/15 23:24:53    581s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/15 23:24:53    581s] setNanoRouteMode -routeWithSiDriven                             false
[10/15 23:24:53    581s] setNanoRouteMode -routeWithTimingDriven                         false
[10/15 23:24:53    581s] setNanoRouteMode -timingEngine                                  {}
[10/15 23:24:53    581s] setExtractRCMode -engine                                        preRoute
[10/15 23:24:53    581s] setDelayCalMode -enable_high_fanout                             true
[10/15 23:24:53    581s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/15 23:24:53    581s] setDelayCalMode -engine                                         aae
[10/15 23:24:53    581s] setDelayCalMode -ignoreNetLoad                                  false
[10/15 23:24:53    581s] setDelayCalMode -SIAware                                        false
[10/15 23:24:53    581s] setSIMode -separate_delta_delay_on_data                         true
[10/15 23:24:53    581s] 
[10/15 23:24:53    581s] #**INFO: setDesignMode -flowEffort standard
[10/15 23:24:53    581s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/15 23:24:53    581s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/15 23:24:53    581s] OPERPROF: Starting checkPlace at level 1, MEM:1302.8M
[10/15 23:24:53    581s] z: 2, totalTracks: 1
[10/15 23:24:53    581s] z: 4, totalTracks: 1
[10/15 23:24:53    581s] z: 6, totalTracks: 1
[10/15 23:24:53    581s] z: 8, totalTracks: 1
[10/15 23:24:53    581s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1302.8M
[10/15 23:24:53    581s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1302.8M
[10/15 23:24:53    581s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:24:53    581s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1302.8M
[10/15 23:24:53    581s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.013, MEM:1302.8M
[10/15 23:24:53    581s] SiteArray: non-trimmed site array dimensions = 108 x 803
[10/15 23:24:53    581s] SiteArray: use 442,368 bytes
[10/15 23:24:53    581s] SiteArray: current memory after site array memory allocation 1302.8M
[10/15 23:24:53    581s] SiteArray: FP blocked sites are writable
[10/15 23:24:53    581s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:1302.8M
[10/15 23:24:53    581s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1302.8M
[10/15 23:24:53    581s] Begin checking placement ... (start mem=1302.8M, init mem=1302.8M)
[10/15 23:24:53    581s] 
[10/15 23:24:53    581s] Running CheckPlace using 1 thread in normal mode...
[10/15 23:24:53    581s] 
[10/15 23:24:53    581s] ...checkPlace normal is done!
[10/15 23:24:53    581s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1302.8M
[10/15 23:24:53    581s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1302.8M
[10/15 23:24:53    581s] *info: Placed = 5172          
[10/15 23:24:53    581s] *info: Unplaced = 0           
[10/15 23:24:53    581s] Placement Density:100.00%(23069/23069)
[10/15 23:24:53    581s] Placement Density (including fixed std cells):100.00%(23069/23069)
[10/15 23:24:53    581s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1302.8M
[10/15 23:24:53    581s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1302.8M
[10/15 23:24:53    581s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1302.8M)
[10/15 23:24:53    581s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.133, MEM:1302.8M
[10/15 23:24:53    581s] 
[10/15 23:24:53    581s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/15 23:24:53    581s] *** Changed status on (0) nets in Clock.
[10/15 23:24:53    581s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1302.8M) ***
[10/15 23:24:53    581s] 
[10/15 23:24:53    581s] globalDetailRoute
[10/15 23:24:53    581s] 
[10/15 23:24:53    581s] ### Time Record (globalDetailRoute) is installed.
[10/15 23:24:53    581s] #Start globalDetailRoute on Tue Oct 15 23:24:53 2024
[10/15 23:24:53    581s] #
[10/15 23:24:53    581s] ### Time Record (Pre Callback) is installed.
[10/15 23:24:53    581s] ### Time Record (Pre Callback) is uninstalled.
[10/15 23:24:53    581s] ### Time Record (DB Import) is installed.
[10/15 23:24:53    581s] ### Time Record (Timing Data Generation) is installed.
[10/15 23:24:53    581s] ### Time Record (Timing Data Generation) is uninstalled.
[10/15 23:24:53    581s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/15 23:24:53    581s] ### Net info: total nets: 8006
[10/15 23:24:53    581s] ### Net info: dirty nets: 5846
[10/15 23:24:53    581s] ### Net info: marked as disconnected nets: 0
[10/15 23:24:53    581s] #num needed restored net=0
[10/15 23:24:53    581s] #need_extraction net=0 (total=8006)
[10/15 23:24:53    581s] ### Net info: fully routed nets: 0
[10/15 23:24:53    581s] ### Net info: trivial (< 2 pins) nets: 6972
[10/15 23:24:53    581s] ### Net info: unrouted nets: 1034
[10/15 23:24:53    581s] ### Net info: re-extraction nets: 0
[10/15 23:24:53    581s] ### Net info: ignored nets: 0
[10/15 23:24:53    581s] ### Net info: skip routing nets: 0
[10/15 23:24:53    581s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/15 23:24:53    581s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/15 23:24:53    582s] ### import design signature (5): route=951420582 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2051801062 dirty_area=938544692 del_dirty_area=0 cell=435787702 placement=910064859 pin_access=1 halo=0
[10/15 23:24:53    582s] ### Time Record (DB Import) is uninstalled.
[10/15 23:24:53    582s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[10/15 23:24:53    582s] #RTESIG:78da8dd03d6fc2301006e0cefc8a9361482542ef1ce38f1589b554a8ed5ab98d13220547
[10/15 23:24:53    582s] #       b29da1ffbe469d5a85c08da747f7f12e57effb23308e1ba23252851f04cf478ea891979c
[10/15 23:24:53    582s] #       6fd513cf2d2adf766cb15c1d5e5eb934d0d83e3a283e87a15f43fdededb9fb82da3576ec
[10/15 23:24:53    582s] #       13449752e7dbc75f2e500042d1f9e45a17d6304617fe11891a183128620ab93b69b4a6bf
[10/15 23:24:53    582s] #       5b270c555a01e547f0525034fd60d3b414c46f8f13fa0eb43502d8a96b4ff3f79354082c
[10/15 23:24:53    582s] #       26eb6b1bea6c9d1fcfd72401f38377b34a4b01298cb3b7195220e7b32753a9db4f1a8177
[10/15 23:24:53    582s] #       209593b89ac2c30f8514b8e6
[10/15 23:24:53    582s] #
[10/15 23:24:53    582s] ### Time Record (Data Preparation) is installed.
[10/15 23:24:53    582s] #RTESIG:78da8dd14d4fc3300c0660cefb1556b64391d661a7593eae485c014dc0750a34ed2a75a9
[10/15 23:24:53    582s] #       94a407fe3d014ea0ae5d8ed6a3f8b5bddebc3d1c8071dc1195912a3c123c1e38a2465e72
[10/15 23:24:53    582s] #       be57773c97a87cbd67abf5e6e9f9854b038deda383e27d18fa2dd49fde9ebb0fa85d63c7
[10/15 23:24:53    582s] #       3e41742975bebdfde5020520149d4fae75610b6374e11f91a881118322a690ab93466bfa
[10/15 23:24:53    582s] #       db75c250a515501e04bf1f144d3fd8342d05f1e5ef84be02ed8d0076eadad37c7e920a81
[10/15 23:24:53    582s] #       c5647d6d439dadf3e3f99224607ef06e562994c07ed22d34d652400ae3ec108614c8f923
[10/15 23:24:53    582s] #       91a9d4f2368cc02b90ca2bbb98fae60b3961c598
[10/15 23:24:53    582s] #
[10/15 23:24:53    582s] ### Time Record (Data Preparation) is uninstalled.
[10/15 23:24:53    582s] ### Time Record (Global Routing) is installed.
[10/15 23:24:53    582s] ### Time Record (Global Routing) is uninstalled.
[10/15 23:24:53    582s] ### Time Record (Data Preparation) is installed.
[10/15 23:24:53    582s] #Start routing data preparation on Tue Oct 15 23:24:53 2024
[10/15 23:24:53    582s] #
[10/15 23:24:53    582s] #Minimum voltage of a net in the design = 0.000.
[10/15 23:24:53    582s] #Maximum voltage of a net in the design = 1.100.
[10/15 23:24:53    582s] #Voltage range [0.000 - 1.100] has 7854 nets.
[10/15 23:24:53    582s] #Voltage range [1.100 - 1.100] has 16 nets.
[10/15 23:24:53    582s] #Voltage range [0.000 - 0.000] has 136 nets.
[10/15 23:24:53    582s] ### Time Record (Cell Pin Access) is installed.
[10/15 23:24:53    582s] #Rebuild pin access data for design.
[10/15 23:24:53    582s] #Initial pin access analysis.
[10/15 23:24:54    582s] #Detail pin access analysis.
[10/15 23:24:54    582s] ### Time Record (Cell Pin Access) is uninstalled.
[10/15 23:24:54    582s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/15 23:24:54    582s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/15 23:24:54    582s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/15 23:24:54    582s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/15 23:24:54    582s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/15 23:24:54    582s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/15 23:24:54    582s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/15 23:24:54    582s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/15 23:24:54    582s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[10/15 23:24:54    582s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[10/15 23:24:54    582s] #Monitoring time of adding inner blkg by smac
[10/15 23:24:54    582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.51 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] #Regenerating Ggrids automatically.
[10/15 23:24:54    582s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/15 23:24:54    582s] #Using automatically generated G-grids.
[10/15 23:24:54    582s] #Done routing data preparation.
[10/15 23:24:54    582s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1098.87 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Finished routing data preparation on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Cpu time = 00:00:01
[10/15 23:24:54    582s] #Elapsed time = 00:00:01
[10/15 23:24:54    582s] #Increased memory = 5.98 (MB)
[10/15 23:24:54    582s] #Total memory = 1098.97 (MB)
[10/15 23:24:54    582s] #Peak memory = 1194.18 (MB)
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] ### Time Record (Data Preparation) is uninstalled.
[10/15 23:24:54    582s] ### Time Record (Global Routing) is installed.
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Start global routing on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Start global routing initialization on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Number of eco nets is 0
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Start global routing data preparation on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] ### build_merged_routing_blockage_rect_list starts on Tue Oct 15 23:24:54 2024 with memory = 1099.02 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] #Start routing resource analysis on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] ### init_is_bin_blocked starts on Tue Oct 15 23:24:54 2024 with memory = 1099.06 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Oct 15 23:24:54 2024 with memory = 1100.23 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### adjust_flow_cap starts on Tue Oct 15 23:24:54 2024 with memory = 1100.34 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### adjust_partial_route_blockage starts on Tue Oct 15 23:24:54 2024 with memory = 1100.34 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### set_via_blocked starts on Tue Oct 15 23:24:54 2024 with memory = 1100.34 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### copy_flow starts on Tue Oct 15 23:24:54 2024 with memory = 1100.34 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] #Routing resource analysis is done on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] ### report_flow_cap starts on Tue Oct 15 23:24:54 2024 with memory = 1100.34 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] #  Resource Analysis:
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/15 23:24:54    582s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/15 23:24:54    582s] #  --------------------------------------------------------------
[10/15 23:24:54    582s] #  metal1         H        1152           0        6006     7.98%
[10/15 23:24:54    582s] #  metal2         V         857           0        6006     0.00%
[10/15 23:24:54    582s] #  metal3         H        1152           0        6006     0.00%
[10/15 23:24:54    582s] #  metal4         V         581           0        6006     0.00%
[10/15 23:24:54    582s] #  metal5         H         575           0        6006     0.00%
[10/15 23:24:54    582s] #  metal6         V         581           0        6006     0.00%
[10/15 23:24:54    582s] #  metal7         H         191           0        6006     0.00%
[10/15 23:24:54    582s] #  metal8         V         193           0        6006     2.41%
[10/15 23:24:54    582s] #  metal9         H          73           4        6006    10.01%
[10/15 23:24:54    582s] #  metal10        V          59          18        6006    25.41%
[10/15 23:24:54    582s] #  --------------------------------------------------------------
[10/15 23:24:54    582s] #  Total                   5414       2.86%       60060     4.58%
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### analyze_m2_tracks starts on Tue Oct 15 23:24:54 2024 with memory = 1100.35 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### report_initial_resource starts on Tue Oct 15 23:24:54 2024 with memory = 1100.35 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### mark_pg_pins_accessibility starts on Tue Oct 15 23:24:54 2024 with memory = 1100.36 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### set_net_region starts on Tue Oct 15 23:24:54 2024 with memory = 1100.36 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Global routing data preparation is done on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.38 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] ### prepare_level starts on Tue Oct 15 23:24:54 2024 with memory = 1100.38 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### init level 1 starts on Tue Oct 15 23:24:54 2024 with memory = 1100.39 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### Level 1 hgrid = 78 X 77
[10/15 23:24:54    582s] ### prepare_level_flow starts on Tue Oct 15 23:24:54 2024 with memory = 1100.44 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #Global routing initialization is done on Tue Oct 15 23:24:54 2024
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.45 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] #
[10/15 23:24:54    582s] #start global routing iteration 1...
[10/15 23:24:54    582s] ### init_flow_edge starts on Tue Oct 15 23:24:54 2024 with memory = 1100.50 (MB), peak = 1194.18 (MB)
[10/15 23:24:54    582s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:54    582s] ### routing at level 1 (topmost level) iter 0
[10/15 23:24:55    583s] ### measure_qor starts on Tue Oct 15 23:24:55 2024 with memory = 1103.59 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    583s] ### measure_congestion starts on Tue Oct 15 23:24:55 2024 with memory = 1103.60 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    583s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    583s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    583s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1103.59 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    583s] #
[10/15 23:24:55    583s] #start global routing iteration 2...
[10/15 23:24:55    583s] ### routing at level 1 (topmost level) iter 1
[10/15 23:24:55    584s] ### measure_qor starts on Tue Oct 15 23:24:55 2024 with memory = 1103.85 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### measure_congestion starts on Tue Oct 15 23:24:55 2024 with memory = 1103.85 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.85 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] ### route_end starts on Tue Oct 15 23:24:55 2024 with memory = 1103.86 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #Total number of trivial nets (e.g. < 2 pins) = 6972 (skipped).
[10/15 23:24:55    584s] #Total number of routable nets = 1034.
[10/15 23:24:55    584s] #Total number of nets in the design = 8006.
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #1034 routable nets have only global wires.
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #Routed nets constraints summary:
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #        Rules   Unconstrained  
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #      Default            1034  
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #        Total            1034  
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #Routing constraints summary of the whole design:
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #        Rules   Unconstrained  
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #      Default            1034  
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #        Total            1034  
[10/15 23:24:55    584s] #-----------------------------
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] ### cal_base_flow starts on Tue Oct 15 23:24:55 2024 with memory = 1103.87 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### init_flow_edge starts on Tue Oct 15 23:24:55 2024 with memory = 1103.87 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### cal_flow starts on Tue Oct 15 23:24:55 2024 with memory = 1104.02 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### report_overcon starts on Tue Oct 15 23:24:55 2024 with memory = 1104.04 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #                 OverCon          
[10/15 23:24:55    584s] #                  #Gcell    %Gcell
[10/15 23:24:55    584s] #     Layer           (1)   OverCon  Flow/Cap
[10/15 23:24:55    584s] #  ----------------------------------------------
[10/15 23:24:55    584s] #  metal1        0(0.00%)   (0.00%)     0.22  
[10/15 23:24:55    584s] #  metal2        1(0.02%)   (0.02%)     0.06  
[10/15 23:24:55    584s] #  metal3        0(0.00%)   (0.00%)     0.04  
[10/15 23:24:55    584s] #  metal4        0(0.00%)   (0.00%)     0.03  
[10/15 23:24:55    584s] #  metal5        0(0.00%)   (0.00%)     0.02  
[10/15 23:24:55    584s] #  metal6        0(0.00%)   (0.00%)     0.03  
[10/15 23:24:55    584s] #  ----------------------------------------------
[10/15 23:24:55    584s] #     Total      1(0.00%)   (0.00%)
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/15 23:24:55    584s] #  Overflow after GR: 0.00% H + 0.00% V
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### cal_base_flow starts on Tue Oct 15 23:24:55 2024 with memory = 1104.05 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### init_flow_edge starts on Tue Oct 15 23:24:55 2024 with memory = 1104.05 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### cal_flow starts on Tue Oct 15 23:24:55 2024 with memory = 1104.05 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### export_cong_map starts on Tue Oct 15 23:24:55 2024 with memory = 1104.05 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### PDZT_Export::export_cong_map starts on Tue Oct 15 23:24:55 2024 with memory = 1104.18 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### import_cong_map starts on Tue Oct 15 23:24:55 2024 with memory = 1104.18 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #Hotspot report including placement blocked areas
[10/15 23:24:55    584s] OPERPROF: Starting HotSpotCal at level 1, MEM:1306.6M
[10/15 23:24:55    584s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/15 23:24:55    584s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/15 23:24:55    584s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/15 23:24:55    584s] [hotspot] |   metal1(H)    |             41.00 |             44.00 |    44.80    11.20   100.80    39.20 |
[10/15 23:24:55    584s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[10/15 23:24:55    584s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[10/15 23:24:55    584s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[10/15 23:24:55    584s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[10/15 23:24:55    584s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[10/15 23:24:55    584s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/15 23:24:55    584s] [hotspot] |      worst     | (metal1)    41.00 | (metal1)    44.00 |                                     |
[10/15 23:24:55    584s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/15 23:24:55    584s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/15 23:24:55    584s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/15 23:24:55    584s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:24:55    584s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/15 23:24:55    584s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/15 23:24:55    584s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:1306.6M
[10/15 23:24:55    584s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### update starts on Tue Oct 15 23:24:55 2024 with memory = 1104.19 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #Complete Global Routing.
[10/15 23:24:55    584s] #Total wire length = 6003 um.
[10/15 23:24:55    584s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal1 = 6 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal2 = 2459 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal3 = 2923 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal4 = 573 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal5 = 42 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:24:55    584s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:24:55    584s] #Total number of vias = 4912
[10/15 23:24:55    584s] #Up-Via Summary (total 4912):
[10/15 23:24:55    584s] #           
[10/15 23:24:55    584s] #-----------------------
[10/15 23:24:55    584s] # metal1           3060
[10/15 23:24:55    584s] # metal2           1590
[10/15 23:24:55    584s] # metal3            254
[10/15 23:24:55    584s] # metal4              8
[10/15 23:24:55    584s] #-----------------------
[10/15 23:24:55    584s] #                  4912 
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### report_overcon starts on Tue Oct 15 23:24:55 2024 with memory = 1104.63 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### report_overcon starts on Tue Oct 15 23:24:55 2024 with memory = 1104.63 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #Max overcon = 1 tracks.
[10/15 23:24:55    584s] #Total overcon = 0.00%.
[10/15 23:24:55    584s] #Worst layer Gcell overcon rate = 0.00%.
[10/15 23:24:55    584s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### global_route design signature (8): route=271058130 net_attr=1980055135
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #Global routing statistics:
[10/15 23:24:55    584s] #Cpu time = 00:00:01
[10/15 23:24:55    584s] #Elapsed time = 00:00:01
[10/15 23:24:55    584s] #Increased memory = 5.25 (MB)
[10/15 23:24:55    584s] #Total memory = 1104.21 (MB)
[10/15 23:24:55    584s] #Peak memory = 1194.18 (MB)
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #Finished global routing on Tue Oct 15 23:24:55 2024
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] #
[10/15 23:24:55    584s] ### Time Record (Global Routing) is uninstalled.
[10/15 23:24:55    584s] ### Time Record (Data Preparation) is installed.
[10/15 23:24:55    584s] ### Time Record (Data Preparation) is uninstalled.
[10/15 23:24:55    584s] ### track-assign external-init starts on Tue Oct 15 23:24:55 2024 with memory = 1103.08 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### Time Record (Track Assignment) is installed.
[10/15 23:24:55    584s] ### Time Record (Track Assignment) is uninstalled.
[10/15 23:24:55    584s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.08 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### track-assign engine-init starts on Tue Oct 15 23:24:55 2024 with memory = 1103.09 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] ### Time Record (Track Assignment) is installed.
[10/15 23:24:55    584s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:55    584s] ### track-assign core-engine starts on Tue Oct 15 23:24:55 2024 with memory = 1103.13 (MB), peak = 1194.18 (MB)
[10/15 23:24:55    584s] #Start Track Assignment.
[10/15 23:24:56    584s] #Done with 1052 horizontal wires in 3 hboxes and 1172 vertical wires in 3 hboxes.
[10/15 23:24:56    584s] #Done with 246 horizontal wires in 3 hboxes and 297 vertical wires in 3 hboxes.
[10/15 23:24:56    584s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[10/15 23:24:56    584s] #
[10/15 23:24:56    584s] #Track assignment summary:
[10/15 23:24:56    584s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/15 23:24:56    584s] #------------------------------------------------------------------------
[10/15 23:24:56    584s] # metal1         5.52 	  0.00%  	  0.00% 	  0.00%
[10/15 23:24:56    584s] # metal2      2464.07 	  0.08%  	  0.00% 	  0.00%
[10/15 23:24:56    584s] # metal3      2883.92 	  0.06%  	  0.00% 	  0.00%
[10/15 23:24:56    584s] # metal4       574.70 	  0.00%  	  0.00% 	  0.00%
[10/15 23:24:56    584s] # metal5        41.28 	  0.00%  	  0.00% 	  0.00%
[10/15 23:24:56    584s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[10/15 23:24:56    584s] #------------------------------------------------------------------------
[10/15 23:24:56    584s] # All        5969.48  	  0.06% 	  0.00% 	  0.00%
[10/15 23:24:56    584s] #Complete Track Assignment.
[10/15 23:24:56    584s] #Total wire length = 6526 um.
[10/15 23:24:56    584s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal1 = 381 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal2 = 2440 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal3 = 3085 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal4 = 579 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:24:56    584s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:24:56    584s] #Total number of vias = 4912
[10/15 23:24:56    584s] #Up-Via Summary (total 4912):
[10/15 23:24:56    584s] #           
[10/15 23:24:56    584s] #-----------------------
[10/15 23:24:56    584s] # metal1           3060
[10/15 23:24:56    584s] # metal2           1590
[10/15 23:24:56    584s] # metal3            254
[10/15 23:24:56    584s] # metal4              8
[10/15 23:24:56    584s] #-----------------------
[10/15 23:24:56    584s] #                  4912 
[10/15 23:24:56    584s] #
[10/15 23:24:56    584s] ### track_assign design signature (11): route=321661788
[10/15 23:24:56    584s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:24:56    584s] ### Time Record (Track Assignment) is uninstalled.
[10/15 23:24:56    584s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.31 (MB), peak = 1194.18 (MB)
[10/15 23:24:56    584s] #
[10/15 23:24:56    584s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/15 23:24:56    584s] #Cpu time = 00:00:03
[10/15 23:24:56    584s] #Elapsed time = 00:00:03
[10/15 23:24:56    584s] #Increased memory = 10.41 (MB)
[10/15 23:24:56    584s] #Total memory = 1103.32 (MB)
[10/15 23:24:56    584s] #Peak memory = 1194.18 (MB)
[10/15 23:24:56    584s] ### Time Record (Detail Routing) is installed.
[10/15 23:24:56    584s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/15 23:24:56    584s] #
[10/15 23:24:56    584s] #Start Detail Routing..
[10/15 23:24:56    584s] #start initial detail routing ...
[10/15 23:24:56    584s] ### Design has 0 dirty nets
[10/15 23:25:04    592s] #   number of violations = 0
[10/15 23:25:04    592s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1113.96 (MB), peak = 1194.18 (MB)
[10/15 23:25:04    592s] #Complete Detail Routing.
[10/15 23:25:04    592s] #Total wire length = 6872 um.
[10/15 23:25:04    592s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal1 = 402 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal2 = 3401 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal3 = 2710 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal4 = 319 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:25:04    592s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:25:04    592s] #Total number of vias = 5137
[10/15 23:25:04    592s] #Up-Via Summary (total 5137):
[10/15 23:25:04    592s] #           
[10/15 23:25:04    592s] #-----------------------
[10/15 23:25:04    592s] # metal1           3236
[10/15 23:25:04    592s] # metal2           1755
[10/15 23:25:04    592s] # metal3            140
[10/15 23:25:04    592s] # metal4              6
[10/15 23:25:04    592s] #-----------------------
[10/15 23:25:04    592s] #                  5137 
[10/15 23:25:04    592s] #
[10/15 23:25:04    592s] #Total number of DRC violations = 0
[10/15 23:25:04    592s] ### Time Record (Detail Routing) is uninstalled.
[10/15 23:25:04    592s] #Cpu time = 00:00:08
[10/15 23:25:04    592s] #Elapsed time = 00:00:08
[10/15 23:25:04    592s] #Increased memory = 8.53 (MB)
[10/15 23:25:04    592s] #Total memory = 1111.85 (MB)
[10/15 23:25:04    592s] #Peak memory = 1194.18 (MB)
[10/15 23:25:04    592s] ### Time Record (Post Route Wire Spreading) is installed.
[10/15 23:25:04    592s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/15 23:25:04    592s] #
[10/15 23:25:04    592s] #Start Post Route wire spreading..
[10/15 23:25:04    592s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/15 23:25:04    592s] #
[10/15 23:25:04    592s] #Start DRC checking..
[10/15 23:25:05    593s] #   number of violations = 0
[10/15 23:25:05    593s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.95 (MB), peak = 1194.18 (MB)
[10/15 23:25:05    593s] #CELL_VIEW DLX,init has no DRC violation.
[10/15 23:25:05    593s] #Total number of DRC violations = 0
[10/15 23:25:05    593s] #
[10/15 23:25:05    593s] #Start data preparation for wire spreading...
[10/15 23:25:05    593s] #
[10/15 23:25:05    593s] #Data preparation is done on Tue Oct 15 23:25:05 2024
[10/15 23:25:05    593s] #
[10/15 23:25:05    593s] ### track-assign engine-init starts on Tue Oct 15 23:25:05 2024 with memory = 1112.95 (MB), peak = 1194.18 (MB)
[10/15 23:25:05    593s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:25:05    593s] #
[10/15 23:25:05    593s] #Start Post Route Wire Spread.
[10/15 23:25:05    594s] #Done with 253 horizontal wires in 5 hboxes and 97 vertical wires in 5 hboxes.
[10/15 23:25:05    594s] #Complete Post Route Wire Spread.
[10/15 23:25:05    594s] #
[10/15 23:25:05    594s] #Total wire length = 6975 um.
[10/15 23:25:05    594s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal1 = 402 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal2 = 3428 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal3 = 2779 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal4 = 325 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:25:05    594s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:25:05    594s] #Total number of vias = 5137
[10/15 23:25:05    594s] #Up-Via Summary (total 5137):
[10/15 23:25:05    594s] #           
[10/15 23:25:05    594s] #-----------------------
[10/15 23:25:05    594s] # metal1           3236
[10/15 23:25:05    594s] # metal2           1755
[10/15 23:25:05    594s] # metal3            140
[10/15 23:25:05    594s] # metal4              6
[10/15 23:25:05    594s] #-----------------------
[10/15 23:25:05    594s] #                  5137 
[10/15 23:25:05    594s] #
[10/15 23:25:05    594s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/15 23:25:05    594s] #
[10/15 23:25:05    594s] #Start DRC checking..
[10/15 23:25:06    595s] #   number of violations = 0
[10/15 23:25:06    595s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.32 (MB), peak = 1194.18 (MB)
[10/15 23:25:06    595s] #CELL_VIEW DLX,init has no DRC violation.
[10/15 23:25:06    595s] #Total number of DRC violations = 0
[10/15 23:25:06    595s] #   number of violations = 0
[10/15 23:25:06    595s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.32 (MB), peak = 1194.18 (MB)
[10/15 23:25:06    595s] #CELL_VIEW DLX,init has no DRC violation.
[10/15 23:25:06    595s] #Total number of DRC violations = 0
[10/15 23:25:06    595s] #Post Route wire spread is done.
[10/15 23:25:06    595s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/15 23:25:06    595s] #Total wire length = 6975 um.
[10/15 23:25:06    595s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal1 = 402 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal2 = 3428 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal3 = 2779 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal4 = 325 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:25:06    595s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:25:06    595s] #Total number of vias = 5137
[10/15 23:25:06    595s] #Up-Via Summary (total 5137):
[10/15 23:25:06    595s] #           
[10/15 23:25:06    595s] #-----------------------
[10/15 23:25:06    595s] # metal1           3236
[10/15 23:25:06    595s] # metal2           1755
[10/15 23:25:06    595s] # metal3            140
[10/15 23:25:06    595s] # metal4              6
[10/15 23:25:06    595s] #-----------------------
[10/15 23:25:06    595s] #                  5137 
[10/15 23:25:06    595s] #
[10/15 23:25:06    595s] #detailRoute Statistics:
[10/15 23:25:06    595s] #Cpu time = 00:00:11
[10/15 23:25:06    595s] #Elapsed time = 00:00:11
[10/15 23:25:06    595s] #Increased memory = 6.88 (MB)
[10/15 23:25:06    595s] #Total memory = 1110.20 (MB)
[10/15 23:25:06    595s] #Peak memory = 1194.18 (MB)
[10/15 23:25:06    595s] ### global_detail_route design signature (29): route=2134539432 flt_obj=0 vio=1905142130 shield_wire=1
[10/15 23:25:06    595s] ### Time Record (DB Export) is installed.
[10/15 23:25:06    595s] ### export design design signature (30): route=2134539432 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1295165948 dirty_area=0 del_dirty_area=0 cell=435787702 placement=910064859 pin_access=1952135801 halo=741630521
[10/15 23:25:06    595s] ### Time Record (DB Export) is uninstalled.
[10/15 23:25:06    595s] ### Time Record (Post Callback) is installed.
[10/15 23:25:07    595s] ### Time Record (Post Callback) is uninstalled.
[10/15 23:25:07    595s] #
[10/15 23:25:07    595s] #globalDetailRoute statistics:
[10/15 23:25:07    595s] #Cpu time = 00:00:14
[10/15 23:25:07    595s] #Elapsed time = 00:00:14
[10/15 23:25:07    595s] #Increased memory = 1.59 (MB)
[10/15 23:25:07    595s] #Total memory = 1093.99 (MB)
[10/15 23:25:07    595s] #Peak memory = 1194.18 (MB)
[10/15 23:25:07    595s] #Number of warnings = 3
[10/15 23:25:07    595s] #Total number of warnings = 5
[10/15 23:25:07    595s] #Number of fails = 0
[10/15 23:25:07    595s] #Total number of fails = 0
[10/15 23:25:07    595s] #Complete globalDetailRoute on Tue Oct 15 23:25:07 2024
[10/15 23:25:07    595s] #
[10/15 23:25:07    595s] ### import design signature (31): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1952135801 halo=0
[10/15 23:25:07    595s] ### Time Record (globalDetailRoute) is uninstalled.
[10/15 23:25:07    595s] #Default setup view is reset to default.
[10/15 23:25:07    595s] #Default setup view is reset to default.
[10/15 23:25:07    595s] #routeDesign: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1069.73 (MB), peak = 1194.18 (MB)
[10/15 23:25:07    595s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:25:07    595s] 
[10/15 23:25:07    595s] ### Time Record (routeDesign) is uninstalled.
[10/15 23:25:07    595s] ### 
[10/15 23:25:07    595s] ###   Scalability Statistics
[10/15 23:25:07    595s] ### 
[10/15 23:25:07    595s] ### --------------------------------+----------------+----------------+----------------+
[10/15 23:25:07    595s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/15 23:25:07    595s] ### --------------------------------+----------------+----------------+----------------+
[10/15 23:25:07    595s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[10/15 23:25:07    595s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[10/15 23:25:07    595s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:07    595s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[10/15 23:25:07    595s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:03|             1.0|
[10/15 23:25:07    595s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[10/15 23:25:07    595s] ### --------------------------------+----------------+----------------+----------------+
[10/15 23:25:07    595s] ### 
[10/15 23:25:26    602s] <CMD> timeDesign -postRoute
[10/15 23:25:26    602s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/15 23:25:26    602s] Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
[10/15 23:25:26    602s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:25:26    602s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:25:26    602s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/15 23:25:26    602s] RC Extraction called in multi-corner(1) mode.
[10/15 23:25:26    602s] Process corner(s) are loaded.
[10/15 23:25:26    602s]  Corner: standard
[10/15 23:25:26    602s] extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d  -extended
[10/15 23:25:26    602s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/15 23:25:26    602s]       RC Corner Indexes            0   
[10/15 23:25:26    602s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:25:26    602s] Coupling Cap. Scaling Factor : 1.00000 
[10/15 23:25:26    602s] Resistance Scaling Factor    : 1.00000 
[10/15 23:25:26    602s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:25:26    602s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:25:26    602s] Shrink Factor                : 1.00000
[10/15 23:25:26    602s] LayerId::1 widthSet size::4
[10/15 23:25:26    602s] LayerId::2 widthSet size::4
[10/15 23:25:26    602s] LayerId::3 widthSet size::4
[10/15 23:25:26    602s] LayerId::4 widthSet size::4
[10/15 23:25:26    602s] LayerId::5 widthSet size::4
[10/15 23:25:26    602s] LayerId::6 widthSet size::4
[10/15 23:25:26    602s] LayerId::7 widthSet size::4
[10/15 23:25:26    602s] LayerId::8 widthSet size::4
[10/15 23:25:26    602s] LayerId::9 widthSet size::4
[10/15 23:25:26    602s] LayerId::10 widthSet size::3
[10/15 23:25:26    602s] Initializing multi-corner capacitance tables ... 
[10/15 23:25:26    602s] Initializing multi-corner resistance tables ...
[10/15 23:25:27    602s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.265446 ; uaWl: 1.000000 ; uaWlH: 0.052398 ; aWlH: 0.000000 ; Pmax: 0.813400 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[10/15 23:25:27    602s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1288.6M)
[10/15 23:25:27    602s] Creating parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for storing RC.
[10/15 23:25:27    602s] Extracted 10.0227% (CPU Time= 0:00:00.1  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 20.0187% (CPU Time= 0:00:00.1  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 30.0147% (CPU Time= 0:00:00.1  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 40.024% (CPU Time= 0:00:00.2  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 50.02% (CPU Time= 0:00:00.2  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 60.016% (CPU Time= 0:00:00.2  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 70.0253% (CPU Time= 0:00:00.2  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 80.0213% (CPU Time= 0:00:00.2  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 90.0173% (CPU Time= 0:00:00.2  MEM= 1354.1M)
[10/15 23:25:27    602s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1354.1M)
[10/15 23:25:27    603s] Number of Extracted Resistors     : 12640
[10/15 23:25:27    603s] Number of Extracted Ground Cap.   : 13668
[10/15 23:25:27    603s] Number of Extracted Coupling Cap. : 0
[10/15 23:25:27    603s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1322.129M)
[10/15 23:25:27    603s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1322.129M)
[10/15 23:25:27    603s] processing rcdb (/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d) for hinst (top) of cell (DLX);
[10/15 23:25:28    603s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 0 access done (mem: 1322.129M)
[10/15 23:25:28    603s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1322.129M)
[10/15 23:25:28    603s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 1322.129M)
[10/15 23:25:28    603s] Effort level <high> specified for reg2reg path_group
[10/15 23:25:28    603s] All LLGs are deleted
[10/15 23:25:28    603s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1294.1M
[10/15 23:25:28    603s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1294.1M
[10/15 23:25:28    603s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1294.1M
[10/15 23:25:28    603s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1294.1M
[10/15 23:25:28    603s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.016, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.029, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.032, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1294.1M
[10/15 23:25:28    604s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1294.1M
[10/15 23:25:28    604s] Starting delay calculation for Setup views
[10/15 23:25:28    604s] AAE DB initialization (MEM=1311.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/15 23:25:28    604s] #################################################################################
[10/15 23:25:28    604s] # Design Stage: PostRoute
[10/15 23:25:28    604s] # Design Name: DLX
[10/15 23:25:28    604s] # Design Mode: 90nm
[10/15 23:25:28    604s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:25:28    604s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:25:28    604s] # Signoff Settings: SI Off 
[10/15 23:25:28    604s] #################################################################################
[10/15 23:25:28    604s] Calculate delays in Single mode...
[10/15 23:25:28    604s] Topological Sorting (REAL = 0:00:00.0, MEM = 1311.2M, InitMEM = 1311.2M)
[10/15 23:25:28    604s] Start delay calculation (fullDC) (1 T). (MEM=1311.22)
[10/15 23:25:28    604s] LayerId::1 widthSet size::4
[10/15 23:25:28    604s] LayerId::2 widthSet size::4
[10/15 23:25:28    604s] LayerId::3 widthSet size::4
[10/15 23:25:28    604s] LayerId::4 widthSet size::4
[10/15 23:25:28    604s] LayerId::5 widthSet size::4
[10/15 23:25:28    604s] LayerId::6 widthSet size::4
[10/15 23:25:28    604s] LayerId::7 widthSet size::4
[10/15 23:25:28    604s] LayerId::8 widthSet size::4
[10/15 23:25:28    604s] LayerId::9 widthSet size::4
[10/15 23:25:28    604s] LayerId::10 widthSet size::3
[10/15 23:25:28    604s] Initializing multi-corner capacitance tables ... 
[10/15 23:25:28    604s] Initializing multi-corner resistance tables ...
[10/15 23:25:28    604s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052398 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:25:28    604s] siFlow : Timing analysis mode is single, using late cdB files
[10/15 23:25:28    604s] Start AAE Lib Loading. (MEM=1322.73)
[10/15 23:25:28    604s] End AAE Lib Loading. (MEM=1332.27 CPU=0:00:00.0 Real=0:00:00.0)
[10/15 23:25:28    604s] End AAE Lib Interpolated Model. (MEM=1332.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:28    604s] First Iteration Infinite Tw... 
[10/15 23:25:28    604s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1332.273M)
[10/15 23:25:28    604s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1332.3M)
[10/15 23:25:29    605s] Total number of fetched objects 1222
[10/15 23:25:29    605s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:29    605s] End delay calculation. (MEM=1365.5 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:25:29    605s] End delay calculation (fullDC). (MEM=1346.42 CPU=0:00:01.0 REAL=0:00:01.0)
[10/15 23:25:29    605s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1346.4M) ***
[10/15 23:25:29    605s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:10:05 mem=1338.4M)
[10/15 23:25:32    605s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:25:32    605s] Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/15 23:25:32    605s] Total CPU time: 2.94 sec
[10/15 23:25:32    605s] Total Real time: 6.0 sec
[10/15 23:25:32    605s] Total Memory Usage: 1306.683594 Mbytes
[10/15 23:25:32    605s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:25:32    605s] 
[10/15 23:25:32    605s] =============================================================================================
[10/15 23:25:32    605s]  Final TAT Report for timeDesign
[10/15 23:25:32    605s] =============================================================================================
[10/15 23:25:32    605s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:25:32    605s] ---------------------------------------------------------------------------------------------
[10/15 23:25:32    605s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:25:32    605s] [ ExtractRC              ]      1   0:00:01.3  (  22.7 % )     0:00:01.3 /  0:00:01.2    0.9
[10/15 23:25:32    605s] [ TimingUpdate           ]      1   0:00:00.1  (   1.3 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:25:32    605s] [ FullDelayCalc          ]      1   0:00:01.1  (  19.1 % )     0:00:01.1 /  0:00:01.1    1.0
[10/15 23:25:32    605s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:04.2 /  0:00:01.5    0.4
[10/15 23:25:32    605s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:25:32    605s] [ DrvReport              ]      1   0:00:02.7  (  47.1 % )     0:00:02.8 /  0:00:00.1    0.0
[10/15 23:25:32    605s] [ GenerateReports        ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:25:32    605s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:25:32    605s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:25:32    605s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[10/15 23:25:32    605s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:25:32    605s] [ GenerateDrvReportData  ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:25:32    605s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/15 23:25:32    605s] [ MISC                   ]          0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:25:32    605s] ---------------------------------------------------------------------------------------------
[10/15 23:25:32    605s]  timeDesign TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:02.9    0.5
[10/15 23:25:32    605s] ---------------------------------------------------------------------------------------------
[10/15 23:25:32    605s] 
[10/15 23:25:40    608s] <CMD> optDesign -postRoute
[10/15 23:25:40    608s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1103.2M, totSessionCpu=0:10:09 **
[10/15 23:25:40    608s] **INFO: User settings:
[10/15 23:25:40    608s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/15 23:25:40    608s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/15 23:25:40    608s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[10/15 23:25:40    608s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/15 23:25:40    608s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/15 23:25:40    608s] setNanoRouteMode -routeWithSiDriven                             false
[10/15 23:25:40    608s] setNanoRouteMode -routeWithTimingDriven                         false
[10/15 23:25:40    608s] setNanoRouteMode -timingEngine                                  {}
[10/15 23:25:40    608s] setExtractRCMode -coupled                                       false
[10/15 23:25:40    608s] setExtractRCMode -engine                                        postRoute
[10/15 23:25:40    608s] setUsefulSkewMode -ecoRoute                                     false
[10/15 23:25:40    608s] setUsefulSkewMode -maxAllowedDelay                              1
[10/15 23:25:40    608s] setUsefulSkewMode -maxSkew                                      false
[10/15 23:25:40    608s] setUsefulSkewMode -noBoundary                                   false
[10/15 23:25:40    608s] setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[10/15 23:25:40    608s] setDelayCalMode -enable_high_fanout                             true
[10/15 23:25:40    608s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/15 23:25:40    608s] setDelayCalMode -engine                                         aae
[10/15 23:25:40    608s] setDelayCalMode -ignoreNetLoad                                  false
[10/15 23:25:40    608s] setDelayCalMode -SIAware                                        false
[10/15 23:25:40    608s] setOptMode -activeSetupViews                                    { default }
[10/15 23:25:40    608s] setOptMode -autoSetupViews                                      { default}
[10/15 23:25:40    608s] setOptMode -autoTDGRSetupViews                                  { default}
[10/15 23:25:40    608s] setOptMode -drcMargin                                           0
[10/15 23:25:40    608s] setOptMode -fixDrc                                              true
[10/15 23:25:40    608s] setOptMode -optimizeFF                                          true
[10/15 23:25:40    608s] setOptMode -preserveAllSequential                               false
[10/15 23:25:40    608s] setOptMode -setupTargetSlack                                    0
[10/15 23:25:40    608s] setSIMode -separate_delta_delay_on_data                         true
[10/15 23:25:40    608s] setPlaceMode -maxRouteLayer                                     6
[10/15 23:25:40    608s] setPlaceMode -place_design_floorplan_mode                       false
[10/15 23:25:40    608s] setPlaceMode -place_detail_check_route                          false
[10/15 23:25:40    608s] setPlaceMode -place_detail_preserve_routing                     true
[10/15 23:25:40    608s] setPlaceMode -place_detail_remove_affected_routing              false
[10/15 23:25:40    608s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/15 23:25:40    608s] setPlaceMode -place_global_clock_gate_aware                     true
[10/15 23:25:40    608s] setPlaceMode -place_global_cong_effort                          auto
[10/15 23:25:40    608s] setPlaceMode -place_global_ignore_scan                          true
[10/15 23:25:40    608s] setPlaceMode -place_global_ignore_spare                         false
[10/15 23:25:40    608s] setPlaceMode -place_global_module_aware_spare                   false
[10/15 23:25:40    608s] setPlaceMode -place_global_place_io_pins                        true
[10/15 23:25:40    608s] setPlaceMode -place_global_reorder_scan                         true
[10/15 23:25:40    608s] setPlaceMode -powerDriven                                       false
[10/15 23:25:40    608s] setPlaceMode -timingDriven                                      true
[10/15 23:25:40    608s] setAnalysisMode -analysisType                                   single
[10/15 23:25:40    608s] setAnalysisMode -checkType                                      setup
[10/15 23:25:40    608s] setAnalysisMode -clkSrcPath                                     true
[10/15 23:25:40    608s] setAnalysisMode -clockPropagation                               sdcControl
[10/15 23:25:40    608s] setAnalysisMode -skew                                           true
[10/15 23:25:40    608s] setAnalysisMode -usefulSkew                                     true
[10/15 23:25:40    608s] setAnalysisMode -virtualIPO                                     false
[10/15 23:25:40    608s] 
[10/15 23:25:40    608s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/15 23:25:40    608s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/15 23:25:40    608s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:25:40    608s] Summary for sequential cells identification: 
[10/15 23:25:40    608s]   Identified SBFF number: 16
[10/15 23:25:40    608s]   Identified MBFF number: 0
[10/15 23:25:40    608s]   Identified SB Latch number: 0
[10/15 23:25:40    608s]   Identified MB Latch number: 0
[10/15 23:25:40    608s]   Not identified SBFF number: 0
[10/15 23:25:40    608s]   Not identified MBFF number: 0
[10/15 23:25:40    608s]   Not identified SB Latch number: 0
[10/15 23:25:40    608s]   Not identified MB Latch number: 0
[10/15 23:25:40    608s]   Number of sequential cells which are not FFs: 13
[10/15 23:25:40    608s]  Visiting view : default
[10/15 23:25:40    608s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:25:40    608s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:25:40    608s]  Visiting view : default
[10/15 23:25:40    608s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:25:40    608s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:25:40    608s]  Setting StdDelay to 10.10
[10/15 23:25:40    608s] Creating Cell Server, finished. 
[10/15 23:25:40    608s] 
[10/15 23:25:40    608s] Need call spDPlaceInit before registerPrioInstLoc.
[10/15 23:25:40    608s] GigaOpt running with 1 threads.
[10/15 23:25:40    608s] Info: 1 threads available for lower-level modules during optimization.
[10/15 23:25:40    608s] OPERPROF: Starting DPlace-Init at level 1, MEM:1308.7M
[10/15 23:25:40    608s] z: 2, totalTracks: 1
[10/15 23:25:40    608s] z: 4, totalTracks: 1
[10/15 23:25:40    608s] z: 6, totalTracks: 1
[10/15 23:25:40    608s] z: 8, totalTracks: 1
[10/15 23:25:40    608s] #spOpts: mergeVia=F 
[10/15 23:25:40    608s] All LLGs are deleted
[10/15 23:25:40    608s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1308.7M
[10/15 23:25:40    608s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1308.7M
[10/15 23:25:40    608s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1308.7M
[10/15 23:25:40    608s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1308.7M
[10/15 23:25:40    608s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:25:41    608s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1308.7M
[10/15 23:25:41    608s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.017, MEM:1325.4M
[10/15 23:25:41    608s] Fast DP-INIT is on for default
[10/15 23:25:41    608s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:25:41    608s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.037, MEM:1325.4M
[10/15 23:25:41    608s] OPERPROF:     Starting CMU at level 3, MEM:1325.4M
[10/15 23:25:41    608s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1325.4M
[10/15 23:25:41    608s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.044, MEM:1325.4M
[10/15 23:25:41    608s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1325.4MB).
[10/15 23:25:41    608s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.069, MEM:1325.4M
[10/15 23:25:41    608s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1325.4M
[10/15 23:25:41    608s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1325.4M
[10/15 23:25:41    608s] 
[10/15 23:25:41    608s] Creating Lib Analyzer ...
[10/15 23:25:41    608s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:25:41    608s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:25:41    608s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:25:41    608s] 
[10/15 23:25:41    608s] {RT standard 0 6 6 {4 0} 1}
[10/15 23:25:41    609s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:09 mem=1329.4M
[10/15 23:25:41    609s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:09 mem=1329.4M
[10/15 23:25:41    609s] Creating Lib Analyzer, finished. 
[10/15 23:25:41    609s] Effort level <high> specified for reg2reg path_group
[10/15 23:25:41    609s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1109.0M, totSessionCpu=0:10:09 **
[10/15 23:25:41    609s] Existing Dirty Nets : 0
[10/15 23:25:41    609s] New Signature Flow (optDesignCheckOptions) ....
[10/15 23:25:41    609s] #Taking db snapshot
[10/15 23:25:41    609s] #Taking db snapshot ... done
[10/15 23:25:41    609s] OPERPROF: Starting checkPlace at level 1, MEM:1331.4M
[10/15 23:25:41    609s] z: 2, totalTracks: 1
[10/15 23:25:41    609s] z: 4, totalTracks: 1
[10/15 23:25:41    609s] z: 6, totalTracks: 1
[10/15 23:25:41    609s] z: 8, totalTracks: 1
[10/15 23:25:41    609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1331.4M
[10/15 23:25:41    609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1331.4M
[10/15 23:25:41    609s] Begin checking placement ... (start mem=1331.4M, init mem=1331.4M)
[10/15 23:25:41    609s] 
[10/15 23:25:41    609s] Running CheckPlace using 1 thread in normal mode...
[10/15 23:25:42    609s] 
[10/15 23:25:42    609s] ...checkPlace normal is done!
[10/15 23:25:42    609s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.006, MEM:1331.4M
[10/15 23:25:42    609s] *info: Placed = 5172          
[10/15 23:25:42    609s] *info: Unplaced = 0           
[10/15 23:25:42    609s] Placement Density:100.00%(23069/23069)
[10/15 23:25:42    609s] Placement Density (including fixed std cells):100.00%(23069/23069)
[10/15 23:25:42    609s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1331.4M
[10/15 23:25:42    609s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1331.4M)
[10/15 23:25:42    609s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.174, MEM:1331.4M
[10/15 23:25:42    609s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/15 23:25:42    609s] *** optDesign -postRoute ***
[10/15 23:25:42    609s] DRC Margin: user margin 0.0; extra margin 0
[10/15 23:25:42    609s] Setup Target Slack: user slack 0
[10/15 23:25:42    609s] Hold Target Slack: user slack 0
[10/15 23:25:42    609s] All LLGs are deleted
[10/15 23:25:42    609s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.013, MEM:1331.4M
[10/15 23:25:42    609s] Fast DP-INIT is on for default
[10/15 23:25:42    609s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1331.4M
[10/15 23:25:42    609s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:1331.4M
[10/15 23:25:42    609s] Multi-VT timing optimization disabled based on library information.
[10/15 23:25:42    609s] Deleting Cell Server ...
[10/15 23:25:42    609s] Deleting Lib Analyzer.
[10/15 23:25:42    609s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:25:42    609s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:25:42    609s] Summary for sequential cells identification: 
[10/15 23:25:42    609s]   Identified SBFF number: 16
[10/15 23:25:42    609s]   Identified MBFF number: 0
[10/15 23:25:42    609s]   Identified SB Latch number: 0
[10/15 23:25:42    609s]   Identified MB Latch number: 0
[10/15 23:25:42    609s]   Not identified SBFF number: 0
[10/15 23:25:42    609s]   Not identified MBFF number: 0
[10/15 23:25:42    609s]   Not identified SB Latch number: 0
[10/15 23:25:42    609s]   Not identified MB Latch number: 0
[10/15 23:25:42    609s]   Number of sequential cells which are not FFs: 13
[10/15 23:25:42    609s]  Visiting view : default
[10/15 23:25:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:25:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:25:42    609s]  Visiting view : default
[10/15 23:25:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:25:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:25:42    609s]  Setting StdDelay to 10.10
[10/15 23:25:42    609s] Creating Cell Server, finished. 
[10/15 23:25:42    609s] 
[10/15 23:25:42    609s] Deleting Cell Server ...
[10/15 23:25:42    609s] ** INFO : this run is activating 'postRoute' automaton
[10/15 23:25:42    609s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 923 access done (mem: 1331.441M)
[10/15 23:25:42    609s] Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
[10/15 23:25:42    609s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:25:42    609s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:25:42    609s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/15 23:25:42    609s] RC Extraction called in multi-corner(1) mode.
[10/15 23:25:42    609s] Process corner(s) are loaded.
[10/15 23:25:42    609s]  Corner: standard
[10/15 23:25:42    609s] extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
[10/15 23:25:42    609s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/15 23:25:42    609s]       RC Corner Indexes            0   
[10/15 23:25:42    609s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:25:42    609s] Coupling Cap. Scaling Factor : 1.00000 
[10/15 23:25:42    609s] Resistance Scaling Factor    : 1.00000 
[10/15 23:25:42    609s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:25:42    609s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:25:42    609s] Shrink Factor                : 1.00000
[10/15 23:25:42    609s] LayerId::1 widthSet size::4
[10/15 23:25:42    609s] LayerId::2 widthSet size::4
[10/15 23:25:42    609s] LayerId::3 widthSet size::4
[10/15 23:25:42    609s] LayerId::4 widthSet size::4
[10/15 23:25:42    609s] LayerId::5 widthSet size::4
[10/15 23:25:42    609s] LayerId::6 widthSet size::4
[10/15 23:25:42    609s] LayerId::7 widthSet size::4
[10/15 23:25:42    609s] LayerId::8 widthSet size::4
[10/15 23:25:42    609s] LayerId::9 widthSet size::4
[10/15 23:25:42    609s] LayerId::10 widthSet size::3
[10/15 23:25:42    609s] Initializing multi-corner capacitance tables ... 
[10/15 23:25:42    609s] Initializing multi-corner resistance tables ...
[10/15 23:25:42    609s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052398 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:25:42    609s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1323.4M)
[10/15 23:25:42    609s] Creating parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for storing RC.
[10/15 23:25:42    610s] Extracted 10.0227% (CPU Time= 0:00:00.2  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 20.0187% (CPU Time= 0:00:00.2  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 30.0147% (CPU Time= 0:00:00.2  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 40.024% (CPU Time= 0:00:00.2  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 50.02% (CPU Time= 0:00:00.2  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 60.016% (CPU Time= 0:00:00.3  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 70.0253% (CPU Time= 0:00:00.3  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 80.0213% (CPU Time= 0:00:00.3  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 90.0173% (CPU Time= 0:00:00.3  MEM= 1389.0M)
[10/15 23:25:42    610s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1389.0M)
[10/15 23:25:42    610s] Number of Extracted Resistors     : 12640
[10/15 23:25:42    610s] Number of Extracted Ground Cap.   : 13668
[10/15 23:25:42    610s] Number of Extracted Coupling Cap. : 0
[10/15 23:25:42    610s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1356.988M)
[10/15 23:25:42    610s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1356.988M)
[10/15 23:25:42    610s] processing rcdb (/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d) for hinst (top) of cell (DLX);
[10/15 23:25:43    611s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 0 access done (mem: 1356.988M)
[10/15 23:25:43    611s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1356.988M)
[10/15 23:25:43    611s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1356.988M)
[10/15 23:25:43    611s] Starting delay calculation for Hold views
[10/15 23:25:43    611s] #################################################################################
[10/15 23:25:43    611s] # Design Stage: PostRoute
[10/15 23:25:43    611s] # Design Name: DLX
[10/15 23:25:43    611s] # Design Mode: 90nm
[10/15 23:25:43    611s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:25:43    611s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:25:43    611s] # Signoff Settings: SI Off 
[10/15 23:25:43    611s] #################################################################################
[10/15 23:25:43    611s] Calculate delays in Single mode...
[10/15 23:25:43    611s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.5M, InitMEM = 1345.5M)
[10/15 23:25:43    611s] Start delay calculation (fullDC) (1 T). (MEM=1345.47)
[10/15 23:25:43    611s] LayerId::1 widthSet size::4
[10/15 23:25:43    611s] LayerId::2 widthSet size::4
[10/15 23:25:43    611s] LayerId::3 widthSet size::4
[10/15 23:25:43    611s] LayerId::4 widthSet size::4
[10/15 23:25:43    611s] LayerId::5 widthSet size::4
[10/15 23:25:43    611s] LayerId::6 widthSet size::4
[10/15 23:25:43    611s] LayerId::7 widthSet size::4
[10/15 23:25:43    611s] LayerId::8 widthSet size::4
[10/15 23:25:43    611s] LayerId::9 widthSet size::4
[10/15 23:25:43    611s] LayerId::10 widthSet size::3
[10/15 23:25:43    611s] Initializing multi-corner capacitance tables ... 
[10/15 23:25:43    611s] Initializing multi-corner resistance tables ...
[10/15 23:25:43    611s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052398 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:25:44    611s] End AAE Lib Interpolated Model. (MEM=1356.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:44    611s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1356.988M)
[10/15 23:25:44    611s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1357.0M)
[10/15 23:25:44    612s] Total number of fetched objects 1222
[10/15 23:25:44    612s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:44    612s] End delay calculation. (MEM=1372.67 CPU=0:00:00.8 REAL=0:00:00.0)
[10/15 23:25:44    612s] End delay calculation (fullDC). (MEM=1372.67 CPU=0:00:01.0 REAL=0:00:01.0)
[10/15 23:25:44    612s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1372.7M) ***
[10/15 23:25:44    612s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:10:13 mem=1372.7M)
[10/15 23:25:45    612s] 
[10/15 23:25:45    612s] Active hold views:
[10/15 23:25:45    612s]  default
[10/15 23:25:45    612s]   Dominating endpoints: 0
[10/15 23:25:45    612s]   Dominating TNS: -0.000
[10/15 23:25:45    612s] 
[10/15 23:25:45    612s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:10:13 mem=1387.9M ***
[10/15 23:25:45    612s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[10/15 23:25:45    613s] Starting delay calculation for Setup views
[10/15 23:25:45    613s] #################################################################################
[10/15 23:25:45    613s] # Design Stage: PostRoute
[10/15 23:25:45    613s] # Design Name: DLX
[10/15 23:25:45    613s] # Design Mode: 90nm
[10/15 23:25:45    613s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:25:45    613s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:25:45    613s] # Signoff Settings: SI Off 
[10/15 23:25:45    613s] #################################################################################
[10/15 23:25:45    613s] Calculate delays in Single mode...
[10/15 23:25:45    613s] Topological Sorting (REAL = 0:00:00.0, MEM = 1376.4M, InitMEM = 1376.4M)
[10/15 23:25:45    613s] Start delay calculation (fullDC) (1 T). (MEM=1376.42)
[10/15 23:25:45    613s] End AAE Lib Interpolated Model. (MEM=1387.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:46    613s] Total number of fetched objects 1222
[10/15 23:25:46    613s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:46    613s] End delay calculation. (MEM=1372.67 CPU=0:00:00.7 REAL=0:00:01.0)
[10/15 23:25:46    613s] End delay calculation (fullDC). (MEM=1372.67 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:25:46    613s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1372.7M) ***
[10/15 23:25:46    614s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:10:14 mem=1372.7M)
[10/15 23:25:46    614s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1372.7M
[10/15 23:25:46    614s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1372.7M
[10/15 23:25:46    614s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1111.3M, totSessionCpu=0:10:14 **
[10/15 23:25:46    614s] Info: Done creating the CCOpt slew target map.
[10/15 23:25:46    614s] Running CCOpt-PRO on entire clock network
[10/15 23:25:46    614s] Net route status summary:
[10/15 23:25:46    614s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/15 23:25:46    614s]   Non-clock:  8005 (unrouted=6972, trialRouted=0, noStatus=0, routed=1033, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6972, (crossesIlmBoundary AND tooFewTerms=0)])
[10/15 23:25:46    614s] Clock tree cells fixed by user: 0 out of 0
[10/15 23:25:46    614s] PRO...
[10/15 23:25:46    614s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[10/15 23:25:46    614s] Initializing clock structures...
[10/15 23:25:46    614s]   Creating own balancer
[10/15 23:25:46    614s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[10/15 23:25:46    614s]   Removing CTS place status from clock tree and sinks.
[10/15 23:25:46    614s]   Removed CTS place status from 0 clock cells (out of 17 ) and 0 clock sinks (out of 0 ).
[10/15 23:25:46    614s]   Initializing legalizer
[10/15 23:25:46    614s]   Using cell based legalization.
[10/15 23:25:46    614s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[10/15 23:25:46    614s] OPERPROF: Starting DPlace-Init at level 1, MEM:1307.9M
[10/15 23:25:46    614s] z: 2, totalTracks: 1
[10/15 23:25:46    614s] z: 4, totalTracks: 1
[10/15 23:25:46    614s] z: 6, totalTracks: 1
[10/15 23:25:46    614s] z: 8, totalTracks: 1
[10/15 23:25:46    614s] #spOpts: mergeVia=F 
[10/15 23:25:46    614s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1307.9M
[10/15 23:25:46    614s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1307.9M
[10/15 23:25:46    614s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1307.9MB).
[10/15 23:25:46    614s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:1307.9M
[10/15 23:25:46    614s] (I)       Load db... (mem=1307.9M)
[10/15 23:25:46    614s] (I)       Read data from FE... (mem=1307.9M)
[10/15 23:25:46    614s] (I)       Started Read instances and placement ( Curr Mem: 1307.93 MB )
[10/15 23:25:46    614s] (I)       Number of ignored instance 0
[10/15 23:25:46    614s] (I)       Number of inbound cells 0
[10/15 23:25:46    614s] (I)       numMoveCells=5172, numMacros=0  numPads=162  numMultiRowHeightInsts=0
[10/15 23:25:46    614s] (I)       cell height: 2800, count: 5172
[10/15 23:25:46    614s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1307.93 MB )
[10/15 23:25:46    614s] (I)       Read rows... (mem=1307.9M)
[10/15 23:25:46    614s] (I)       Done Read rows (cpu=0.000s, mem=1307.9M)
[10/15 23:25:46    614s] (I)       Done Read data from FE (cpu=0.020s, mem=1307.9M)
[10/15 23:25:46    614s] (I)       Done Load db (cpu=0.020s, mem=1307.9M)
[10/15 23:25:46    614s] (I)       Constructing placeable region... (mem=1307.9M)
[10/15 23:25:46    614s] (I)       Constructing bin map
[10/15 23:25:46    614s] (I)       Initialize bin information with width=28000 height=28000
[10/15 23:25:46    614s] (I)       Done constructing bin map
[10/15 23:25:46    614s] (I)       Removing 0 blocked bin with high fixed inst density
[10/15 23:25:46    614s] (I)       Compute region effective width... (mem=1307.9M)
[10/15 23:25:46    614s] (I)       Done Compute region effective width (cpu=0.000s, mem=1307.9M)
[10/15 23:25:46    614s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1307.9M)
[10/15 23:25:46    614s]   Reconstructing clock tree datastructures, skew aware...
[10/15 23:25:46    614s]     Validating CTS configuration...
[10/15 23:25:46    614s]     Checking module port directions...
[10/15 23:25:46    614s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/15 23:25:46    614s]     Non-default CCOpt properties:
[10/15 23:25:46    614s]     adjacent_rows_legal: true (default: false)
[10/15 23:25:46    614s]     allow_non_fterm_identical_swaps: 0 (default: true)
[10/15 23:25:46    614s]     cell_density is set for at least one object
[10/15 23:25:46    614s]     cell_halo_rows: 0 (default: 1)
[10/15 23:25:46    614s]     cell_halo_sites: 0 (default: 4)
[10/15 23:25:46    614s]     force_design_routing_status: 1 (default: auto)
[10/15 23:25:46    614s]     route_type is set for at least one object
[10/15 23:25:46    614s]     target_max_trans is set for at least one object
[10/15 23:25:46    614s]     target_skew is set for at least one object
[10/15 23:25:46    614s]     Route type trimming info:
[10/15 23:25:46    614s]       No route type modifications were made.
[10/15 23:25:46    614s] **ERROR: (IMPCCOPT-1349):	Clock tree Clk connects to 15 module(s) without definitions in the netlist.
    Accumulated time to calculate placeable region: 0
[10/15 23:25:46    614s] (I)       Initializing Steiner engine. 
[10/15 23:25:46    614s] End AAE Lib Interpolated Model. (MEM=1309 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:46    614s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree Clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[10/15 23:25:46    614s]     Library trimming buffers in power domain auto-default and half-corner std-typ:both.late removed 0 of 3 cells
[10/15 23:25:46    614s]     Original list had 3 cells:
[10/15 23:25:46    614s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[10/15 23:25:46    614s]     Library trimming was not able to trim any cells:
[10/15 23:25:46    614s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[10/15 23:25:46    614s]     Accumulated time to calculate placeable region: 0
[10/15 23:25:46    614s]     Accumulated time to calculate placeable region: 0
[10/15 23:25:49    616s]     Clock tree balancer configuration for clock_tree Clk:
[10/15 23:25:49    616s]     Non-default CCOpt properties:
[10/15 23:25:49    616s]       cell_density: 1 (default: 0.75)
[10/15 23:25:49    616s]       route_type (leaf): default_route_type_leaf (default: default)
[10/15 23:25:49    616s]       route_type (trunk): default_route_type_nonleaf (default: default)
[10/15 23:25:49    616s]       route_type (top): default_route_type_nonleaf (default: default)
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_0
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_1
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_10
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_11
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_12
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_13
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_14
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_2
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_3
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_4
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_5
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_6
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_7
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_8
[10/15 23:25:49    616s]     Found 1 module instances of undefined cell reg_N32_9
[10/15 23:25:49    616s]     CTS will not run on this clock tree.
[10/15 23:25:49    616s]     For power domain auto-default:
[10/15 23:25:49    616s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[10/15 23:25:49    616s]       Inverters:   
[10/15 23:25:49    616s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[10/15 23:25:49    616s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[10/15 23:25:49    616s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 23068.584um^2
[10/15 23:25:49    616s]     Top Routing info:
[10/15 23:25:49    616s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:25:49    616s]       Unshielded; Mask Constraint: 0; Source: route_type.
[10/15 23:25:49    616s]     Trunk Routing info:
[10/15 23:25:49    616s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:25:49    616s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/15 23:25:49    616s]     Leaf Routing info:
[10/15 23:25:49    616s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:25:49    616s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/15 23:25:49    616s]     For timing_corner std-typ:both, late and power domain auto-default:
[10/15 23:25:49    616s]       Slew time target (leaf):    0.050ns
[10/15 23:25:49    616s]       Slew time target (trunk):   0.050ns
[10/15 23:25:49    616s]       Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[10/15 23:25:49    616s]       Buffer unit delay: 0.042ns
[10/15 23:25:49    616s]       Buffer max distance: 383.704um
[10/15 23:25:49    616s]     Fastest wire driving cells and distances:
[10/15 23:25:49    616s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=383.704um, saturatedSlew=0.043ns, speed=4030.504um per ns, cellArea=3.466um^2 per 1000um}
[10/15 23:25:49    616s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=550.588um, saturatedSlew=0.043ns, speed=5682.023um per ns, cellArea=14.010um^2 per 1000um}
[10/15 23:25:49    616s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=std-typ:both.late, optimalDrivingDistance=549.600um, saturatedSlew=0.044ns, speed=5878.075um per ns, cellArea=12.584um^2 per 1000um}
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Logic Sizing Table:
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ----------------------------------------------------------
[10/15 23:25:49    616s]     Cell    Instance count    Source    Eligible library cells
[10/15 23:25:49    616s]     ----------------------------------------------------------
[10/15 23:25:49    616s]       (empty table)
[10/15 23:25:49    616s]     ----------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Clock tree balancer configuration for skew_group Clk/coherent-synthesis:
[10/15 23:25:49    616s]       Sources:                     pin Clk
[10/15 23:25:49    616s]       Total number of sinks:       13
[10/15 23:25:49    616s]       Delay constrained sinks:     13
[10/15 23:25:49    616s]       Non-leaf sinks:              0
[10/15 23:25:49    616s]       Ignore pins:                 0
[10/15 23:25:49    616s]      Timing corner std-typ:both.late:
[10/15 23:25:49    616s]       Skew target:                 0.020ns
[10/15 23:25:49    616s]     Primary reporting skew groups are:
[10/15 23:25:49    616s]     skew_group Clk/coherent-synthesis with 13 clock sinks
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Clock DAG stats initial state:
[10/15 23:25:49    616s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[10/15 23:25:49    616s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/15 23:25:49    616s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/15 23:25:49    616s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:25:49    616s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Layer information for route type default_route_type_leaf:
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     Layer      Preferred    Route    Res.          Cap.          RC
[10/15 23:25:49    616s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     metal1     N            H          5.429         0.119         0.646
[10/15 23:25:49    616s]     metal2     N            V          3.571         0.120         0.430
[10/15 23:25:49    616s]     metal3     Y            H          3.571         0.131         0.468
[10/15 23:25:49    616s]     metal4     Y            V          1.500         0.146         0.219
[10/15 23:25:49    616s]     metal5     N            H          1.500         0.124         0.185
[10/15 23:25:49    616s]     metal6     N            V          1.500         0.122         0.184
[10/15 23:25:49    616s]     metal7     N            H          0.188         0.158         0.030
[10/15 23:25:49    616s]     metal8     N            V          0.188         0.125         0.024
[10/15 23:25:49    616s]     metal9     N            H          0.038         0.155         0.006
[10/15 23:25:49    616s]     metal10    N            V          0.038         0.124         0.005
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:25:49    616s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Layer information for route type default_route_type_nonleaf:
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     Layer      Preferred    Route    Res.          Cap.          RC
[10/15 23:25:49    616s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     metal1     N            H          5.429         0.168         0.911
[10/15 23:25:49    616s]     metal2     N            V          3.571         0.150         0.535
[10/15 23:25:49    616s]     metal3     Y            H          3.571         0.175         0.624
[10/15 23:25:49    616s]     metal4     Y            V          1.500         0.190         0.285
[10/15 23:25:49    616s]     metal5     N            H          1.500         0.175         0.262
[10/15 23:25:49    616s]     metal6     N            V          1.500         0.174         0.261
[10/15 23:25:49    616s]     metal7     N            H          0.188         0.196         0.037
[10/15 23:25:49    616s]     metal8     N            V          0.188         0.171         0.032
[10/15 23:25:49    616s]     metal9     N            H          0.038         0.205         0.008
[10/15 23:25:49    616s]     metal10    N            V          0.038         0.180         0.007
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[10/15 23:25:49    616s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Layer information for route type default_route_type_nonleaf:
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     Layer      Preferred    Route    Res.          Cap.          RC
[10/15 23:25:49    616s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     metal1     N            H          5.429         0.119         0.646
[10/15 23:25:49    616s]     metal2     N            V          3.571         0.120         0.430
[10/15 23:25:49    616s]     metal3     Y            H          3.571         0.131         0.468
[10/15 23:25:49    616s]     metal4     Y            V          1.500         0.146         0.219
[10/15 23:25:49    616s]     metal5     N            H          1.500         0.124         0.185
[10/15 23:25:49    616s]     metal6     N            V          1.500         0.122         0.184
[10/15 23:25:49    616s]     metal7     N            H          0.188         0.158         0.030
[10/15 23:25:49    616s]     metal8     N            V          0.188         0.125         0.024
[10/15 23:25:49    616s]     metal9     N            H          0.038         0.155         0.006
[10/15 23:25:49    616s]     metal10    N            V          0.038         0.124         0.005
[10/15 23:25:49    616s]     ----------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Via selection for estimated routes (rule default):
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ---------------------------------------------------------------------
[10/15 23:25:49    616s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[10/15 23:25:49    616s]     Range                         (Ohm)    (fF)     (fs)     Only
[10/15 23:25:49    616s]     ---------------------------------------------------------------------
[10/15 23:25:49    616s]     metal1-metal2     via1_7      5.000    0.008    0.040    false
[10/15 23:25:49    616s]     metal2-metal3     via2_5      5.000    0.008    0.038    false
[10/15 23:25:49    616s]     metal3-metal4     via3_2      5.000    0.008    0.041    false
[10/15 23:25:49    616s]     metal4-metal5     via4_0      3.000    0.008    0.024    false
[10/15 23:25:49    616s]     metal5-metal6     via5_0      3.000    0.007    0.021    false
[10/15 23:25:49    616s]     metal6-metal7     via6_0      3.000    0.017    0.051    false
[10/15 23:25:49    616s]     metal7-metal8     via7_0      1.000    0.023    0.023    false
[10/15 23:25:49    616s]     metal8-metal9     via8_0      1.000    0.035    0.035    false
[10/15 23:25:49    616s]     metal9-metal10    via9_0      0.500    0.041    0.020    false
[10/15 23:25:49    616s]     ---------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     No ideal or dont_touch nets found in the clock tree
[10/15 23:25:49    616s]     No dont_touch hnets found in the clock tree
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Filtering reasons for cell type: buffer
[10/15 23:25:49    616s]     =======================================
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     -------------------------------------------------------------------------------------------------------------
[10/15 23:25:49    616s]     Clock trees    Power domain    Reason                         Library cells
[10/15 23:25:49    616s]     -------------------------------------------------------------------------------------------------------------
[10/15 23:25:49    616s]     all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[10/15 23:25:49    616s]     -------------------------------------------------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Filtering reasons for cell type: inverter
[10/15 23:25:49    616s]     =========================================
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     -------------------------------------------------------------------------------------------------------------
[10/15 23:25:49    616s]     Clock trees    Power domain    Reason                         Library cells
[10/15 23:25:49    616s]     -------------------------------------------------------------------------------------------------------------
[10/15 23:25:49    616s]     all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[10/15 23:25:49    616s]     -------------------------------------------------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     CCOpt configuration status: cannot run ccopt_design.
[10/15 23:25:49    616s]     Check the log for details of problem(s) found:
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ---------------------------------------------------
[10/15 23:25:49    616s]     Design configuration problems
[10/15 23:25:49    616s]     ---------------------------------------------------
[10/15 23:25:49    616s]     One or more clock trees have configuration problems
[10/15 23:25:49    616s]     ---------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Clock tree configuration problems:
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     ------------------------------------------------------------------------
[10/15 23:25:49    616s]     Clock tree    Problem
[10/15 23:25:49    616s]     ------------------------------------------------------------------------
[10/15 23:25:49    616s]     Clk           Contains instances which have no definition in the netlist
[10/15 23:25:49    616s]     ------------------------------------------------------------------------
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     
[10/15 23:25:49    616s]     Failed to PreBalance
[10/15 23:25:49    616s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures, skew aware done.
[10/15 23:25:49    616s] Initializing clock structures done.
[10/15 23:25:49    616s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
[10/15 23:25:49    616s] numClockCells = 17, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/15 23:25:49    616s] DoPostRouteOptimization failed
[10/15 23:25:49    616s] PRO done. (took cpu=0:00:02.6 real=0:00:02.6)
[10/15 23:25:49    616s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1347.2M
[10/15 23:25:49    616s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1347.2M
[10/15 23:25:49    616s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[10/15 23:25:49    616s] ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
[10/15 23:25:49    616s] **INFO: Start fixing DRV (Mem = 1309.15M) ...
[10/15 23:25:49    616s] Begin: GigaOpt DRV Optimization
[10/15 23:25:49    616s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
[10/15 23:25:49    616s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:25:49    616s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:25:49    616s] End AAE Lib Interpolated Model. (MEM=1309.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:49    616s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:16.9/0:20:09.5 (0.5), mem = 1309.2M
[10/15 23:25:49    616s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.13
[10/15 23:25:49    616s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:25:49    616s] ### Creating PhyDesignMc. totSessionCpu=0:10:17 mem=1309.2M
[10/15 23:25:49    616s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.2M
[10/15 23:25:49    616s] z: 2, totalTracks: 1
[10/15 23:25:49    616s] z: 4, totalTracks: 1
[10/15 23:25:49    616s] z: 6, totalTracks: 1
[10/15 23:25:49    616s] z: 8, totalTracks: 1
[10/15 23:25:49    616s] #spOpts: mergeVia=F 
[10/15 23:25:49    616s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.2M
[10/15 23:25:49    616s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1309.2M
[10/15 23:25:49    616s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1309.2MB).
[10/15 23:25:49    616s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1309.2M
[10/15 23:25:49    616s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:25:49    616s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:17 mem=1309.2M
[10/15 23:25:49    617s] ### Creating RouteCongInterface, started
[10/15 23:25:49    617s] ### Creating LA Mngr. totSessionCpu=0:10:17 mem=1410.7M
[10/15 23:25:49    617s] {RT standard 0 6 6 {4 0} 1}
[10/15 23:25:50    617s] ### Creating LA Mngr, finished. totSessionCpu=0:10:18 mem=1426.7M
[10/15 23:25:50    617s] ### Creating RouteCongInterface, finished
[10/15 23:25:50    617s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:25:50    617s] 
[10/15 23:25:50    617s] Creating Lib Analyzer ...
[10/15 23:25:50    617s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:25:50    617s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:25:50    617s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:25:50    617s] 
[10/15 23:25:50    617s] {RT standard 0 6 6 {4 0} 1}
[10/15 23:25:50    618s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:18 mem=1426.7M
[10/15 23:25:50    618s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:18 mem=1426.7M
[10/15 23:25:50    618s] Creating Lib Analyzer, finished. 
[10/15 23:25:54    621s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/15 23:25:54    621s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1445.8M
[10/15 23:25:54    621s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1445.8M
[10/15 23:25:54    621s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:25:54    621s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/15 23:25:54    621s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:25:54    621s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/15 23:25:54    621s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:25:54    621s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:25:54    621s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00|          |         |
[10/15 23:25:54    621s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/15 23:25:54    621s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1445.8M|
[10/15 23:25:54    621s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/15 23:25:54    621s] Bottom Preferred Layer:
[10/15 23:25:54    621s]     None
[10/15 23:25:54    621s] Via Pillar Rule:
[10/15 23:25:54    621s]     None
[10/15 23:25:54    621s] 
[10/15 23:25:54    621s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1445.8M) ***
[10/15 23:25:54    621s] 
[10/15 23:25:54    621s] Total-nets :: 1034, Stn-nets :: 0, ratio :: 0 %
[10/15 23:25:54    621s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1426.7M
[10/15 23:25:54    621s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1426.7M
[10/15 23:25:54    621s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:25:54    621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.13
[10/15 23:25:54    621s] *** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:10:21.8/0:20:14.5 (0.5), mem = 1426.7M
[10/15 23:25:54    621s] 
[10/15 23:25:54    621s] =============================================================================================
[10/15 23:25:54    621s]  Step TAT Report for DrvOpt #6
[10/15 23:25:54    621s] =============================================================================================
[10/15 23:25:54    621s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:25:54    621s] ---------------------------------------------------------------------------------------------
[10/15 23:25:54    621s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[10/15 23:25:54    621s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[10/15 23:25:54    621s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  20.0 % )     0:00:01.0 /  0:00:01.0    1.0
[10/15 23:25:54    621s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:25:54    621s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:25:54    621s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[10/15 23:25:54    621s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:25:54    621s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:25:54    621s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:25:54    621s] [ MISC                   ]          0:00:03.6  (  72.0 % )     0:00:03.6 /  0:00:03.6    1.0
[10/15 23:25:54    621s] ---------------------------------------------------------------------------------------------
[10/15 23:25:54    621s]  DrvOpt #6 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[10/15 23:25:54    621s] ---------------------------------------------------------------------------------------------
[10/15 23:25:54    621s] 
[10/15 23:25:54    621s] drv optimizer changes nothing and skips refinePlace
[10/15 23:25:54    621s] End: GigaOpt DRV Optimization
[10/15 23:25:54    621s] *info:
[10/15 23:25:54    621s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1378.72M).
[10/15 23:25:54    621s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1378.7M
[10/15 23:25:54    621s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1378.7M
[10/15 23:25:54    621s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.08min real=0.08min mem=1378.7M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1167.9M, totSessionCpu=0:10:22 **
[10/15 23:25:54    622s]   DRV Snapshot: (REF)
[10/15 23:25:54    622s]          Tran DRV: 0 (0)
[10/15 23:25:54    622s]           Cap DRV: 0 (0)
[10/15 23:25:54    622s]        Fanout DRV: 0 (0)
[10/15 23:25:54    622s]            Glitch: 0 (0)
[10/15 23:25:54    622s] *** Timing Is met
[10/15 23:25:54    622s] *** Check timing (0:00:00.0)
[10/15 23:25:54    622s] *** Setup timing is met (target slack 0ns)
[10/15 23:25:54    622s]   Timing Snapshot: (REF)
[10/15 23:25:54    622s]      Weighted WNS: 0.000
[10/15 23:25:54    622s]       All  PG WNS: 0.000
[10/15 23:25:54    622s]       High PG WNS: 0.000
[10/15 23:25:54    622s]       All  PG TNS: 0.000
[10/15 23:25:54    622s]       High PG TNS: 0.000
[10/15 23:25:54    622s]    Category Slack: { [L, 0.005] [H, 0.136] }
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Running postRoute recovery in preEcoRoute mode
[10/15 23:25:54    622s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1167.9M, totSessionCpu=0:10:22 **
[10/15 23:25:54    622s]   DRV Snapshot: (TGT)
[10/15 23:25:54    622s]          Tran DRV: 0 (0)
[10/15 23:25:54    622s]           Cap DRV: 0 (0)
[10/15 23:25:54    622s]        Fanout DRV: 0 (0)
[10/15 23:25:54    622s]            Glitch: 0 (0)
[10/15 23:25:54    622s] Checking DRV degradation...
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Recovery Manager:
[10/15 23:25:54    622s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/15 23:25:54    622s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/15 23:25:54    622s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/15 23:25:54    622s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/15 23:25:54    622s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1378.73M, totSessionCpu=0:10:22).
[10/15 23:25:54    622s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1168.0M, totSessionCpu=0:10:22 **
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s]   DRV Snapshot: (REF)
[10/15 23:25:54    622s]          Tran DRV: 0 (0)
[10/15 23:25:54    622s]           Cap DRV: 0 (0)
[10/15 23:25:54    622s]        Fanout DRV: 0 (0)
[10/15 23:25:54    622s]            Glitch: 0 (0)
[10/15 23:25:54    622s] Skipping post route harden opt
[10/15 23:25:54    622s] ### Creating LA Mngr. totSessionCpu=0:10:22 mem=1378.7M
[10/15 23:25:54    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:22 mem=1378.7M
[10/15 23:25:54    622s] Default Rule : ""
[10/15 23:25:54    622s] Non Default Rules :
[10/15 23:25:54    622s] Worst Slack : 0.136 ns
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Start Layer Assignment ...
[10/15 23:25:54    622s] WNS(0.136ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Select 0 cadidates out of 8006.
[10/15 23:25:54    622s] No critical nets selected. Skipped !
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Start Assign Priority Nets ...
[10/15 23:25:54    622s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/15 23:25:54    622s] Existing Priority Nets 0 (0.0%)
[10/15 23:25:54    622s] Assigned Priority Nets 0 (0.0%)
[10/15 23:25:54    622s] ### Creating LA Mngr. totSessionCpu=0:10:22 mem=1378.7M
[10/15 23:25:54    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:22 mem=1378.7M
[10/15 23:25:54    622s] Default Rule : ""
[10/15 23:25:54    622s] Non Default Rules :
[10/15 23:25:54    622s] Worst Slack : 0.005 ns
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Start Layer Assignment ...
[10/15 23:25:54    622s] WNS(0.005ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Select 0 cadidates out of 8006.
[10/15 23:25:54    622s] No critical nets selected. Skipped !
[10/15 23:25:54    622s] 
[10/15 23:25:54    622s] Start Assign Priority Nets ...
[10/15 23:25:54    622s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/15 23:25:54    622s] Existing Priority Nets 0 (0.0%)
[10/15 23:25:54    622s] Assigned Priority Nets 0 (0.0%)
[10/15 23:25:55    622s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1433.4M
[10/15 23:25:55    622s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1433.4M
[10/15 23:25:55    622s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.136  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1121.2M, totSessionCpu=0:10:23 **
[10/15 23:25:55    622s] Running refinePlace -preserveRouting true -hardFence false
[10/15 23:25:55    622s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1333.4M
[10/15 23:25:55    622s] z: 2, totalTracks: 1
[10/15 23:25:55    622s] z: 4, totalTracks: 1
[10/15 23:25:55    622s] z: 6, totalTracks: 1
[10/15 23:25:55    622s] z: 8, totalTracks: 1
[10/15 23:25:55    622s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.014, MEM:1333.4M
[10/15 23:25:55    622s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1333.4MB).
[10/15 23:25:55    622s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.028, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.029, MEM:1333.4M
[10/15 23:25:55    622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15210.7
[10/15 23:25:55    622s] OPERPROF:   Starting RefinePlace at level 2, MEM:1333.4M
[10/15 23:25:55    622s] *** Starting refinePlace (0:10:23 mem=1333.4M) ***
[10/15 23:25:55    622s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:25:55    622s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[10/15 23:25:55    622s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/15 23:25:55    622s] Type 'man IMPSP-5140' for more detail.
[10/15 23:25:55    622s] **WARN: (IMPSP-315):	Found 5172 instances insts with no PG Term connections.
[10/15 23:25:55    622s] Type 'man IMPSP-315' for more detail.
[10/15 23:25:55    622s] Total net bbox length = 5.942e+03 (2.931e+03 3.011e+03) (ext = 5.207e+02)
[10/15 23:25:55    622s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1333.4MB
[10/15 23:25:55    622s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1333.4MB) @(0:10:23 - 0:10:23).
[10/15 23:25:55    622s] *** Finished refinePlace (0:10:23 mem=1333.4M) ***
[10/15 23:25:55    622s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15210.7
[10/15 23:25:55    622s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.022, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.009, MEM:1333.4M
[10/15 23:25:55    622s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.061, MEM:1333.4M
[10/15 23:25:55    622s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[10/15 23:25:55    622s] -routeWithEco true                        # bool, default=false, user setting
[10/15 23:25:55    622s] -routeSelectedNetOnly false               # bool, default=false
[10/15 23:25:55    622s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/15 23:25:55    622s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/15 23:25:55    622s] Existing Dirty Nets : 0
[10/15 23:25:55    622s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/15 23:25:55    622s] Reset Dirty Nets : 0
[10/15 23:25:55    622s] 
[10/15 23:25:55    622s] globalDetailRoute
[10/15 23:25:55    622s] 
[10/15 23:25:55    622s] ### Time Record (globalDetailRoute) is installed.
[10/15 23:25:55    622s] #Start globalDetailRoute on Tue Oct 15 23:25:55 2024
[10/15 23:25:55    622s] #
[10/15 23:25:55    622s] ### Time Record (Pre Callback) is installed.
[10/15 23:25:55    622s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 923 access done (mem: 1333.414M)
[10/15 23:25:55    622s] ### Time Record (Pre Callback) is uninstalled.
[10/15 23:25:55    622s] ### Time Record (DB Import) is installed.
[10/15 23:25:55    622s] ### Time Record (Timing Data Generation) is installed.
[10/15 23:25:55    622s] ### Time Record (Timing Data Generation) is uninstalled.
[10/15 23:25:55    622s] ### Net info: total nets: 8006
[10/15 23:25:55    622s] ### Net info: dirty nets: 0
[10/15 23:25:55    622s] ### Net info: marked as disconnected nets: 0
[10/15 23:25:55    622s] #num needed restored net=0
[10/15 23:25:55    622s] #need_extraction net=0 (total=8006)
[10/15 23:25:55    622s] ### Net info: fully routed nets: 1034
[10/15 23:25:55    622s] ### Net info: trivial (< 2 pins) nets: 6972
[10/15 23:25:55    622s] ### Net info: unrouted nets: 0
[10/15 23:25:55    622s] ### Net info: re-extraction nets: 0
[10/15 23:25:55    622s] ### Net info: ignored nets: 0
[10/15 23:25:55    622s] ### Net info: skip routing nets: 0
[10/15 23:25:55    622s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/15 23:25:55    622s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/15 23:25:55    623s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/15 23:25:55    623s] ### import design signature (32): route=1719133231 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2123650892 dirty_area=0 del_dirty_area=0 cell=435787702 placement=910064859 pin_access=1952135801 halo=0
[10/15 23:25:55    623s] ### Time Record (DB Import) is uninstalled.
[10/15 23:25:55    623s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[10/15 23:25:55    623s] #RTESIG:78da8dd2c14ec3300c0660ce3c8595ed50a495d96ed6a4d749bb029a802b0a349d2a75a9
[10/15 23:25:55    623s] #       94a487bd3d99388156521fad4f7f6c2babf5fbe10882f191a80c54e107c1d391113572c9
[10/15 23:25:55    623s] #       bc535b4e2d2adff6e27eb57e7e79e5ba81ce0cc142f1398ec306da8b33e7fe0b5adb9969
[10/15 23:25:55    623s] #       88106c8cbd3b3dfcf01a3508125084e853770353b0fe8fd19a7e47de3054690594a6c46b
[10/15 23:25:55    623s] #       41d10da389b7a524cec749560b905e90542b0411a271adf16d5ad4bae93c2709841b9dcd
[10/15 23:25:55    623s] #       2809d14fffbea924e58dce9b8614d450f42eda93f53386753ea75a70cd46e20294b617b3
[10/15 23:25:55    623s] #       dfe5ee1ba9d9cf18
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #Skip comparing routing design signature in db-snapshot flow
[10/15 23:25:55    623s] ### Time Record (Data Preparation) is installed.
[10/15 23:25:55    623s] #RTESIG:78da8dd0b14ec330100660669ee2e4760852037717633b2b122ba00a5891214e15297524
[10/15 23:25:55    623s] #       db19787b0c4ca0a68ec7d3a7df77ff66fb7abf07c1784d54476af08de061cf8806b966be
[10/15 23:25:55    623s] #       d5379c4754bfdc89cbcdf6f1e999550bbd1da383ea7d9ac61d749fde1e870fe85c6fe731
[10/15 23:25:55    623s] #       4174290dfe70f5cb151a1024a08a29e4e90ee6e8c23f630cfd8d3c61a8311a286f89df0f
[10/15 23:25:55    623s] #       aa7e9c6c3a2d2571394eb25e81cc8a24a511444cd6773674f950e7e7e39224107ef2aea0
[10/15 23:25:55    623s] #       24a4309ffd53a302f1b3d9f966494b2a8799b2694983826af0c91d5c58306cca39cd8ada
[10/15 23:25:55    623s] #       5b892b50ae492c5e7ff105e5fadbca
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] ### Time Record (Data Preparation) is uninstalled.
[10/15 23:25:55    623s] ### Time Record (Global Routing) is installed.
[10/15 23:25:55    623s] ### Time Record (Global Routing) is uninstalled.
[10/15 23:25:55    623s] ### Time Record (Data Preparation) is installed.
[10/15 23:25:55    623s] #Start routing data preparation on Tue Oct 15 23:25:55 2024
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #Minimum voltage of a net in the design = 0.000.
[10/15 23:25:55    623s] #Maximum voltage of a net in the design = 1.100.
[10/15 23:25:55    623s] #Voltage range [0.000 - 1.100] has 7854 nets.
[10/15 23:25:55    623s] #Voltage range [1.100 - 1.100] has 16 nets.
[10/15 23:25:55    623s] #Voltage range [0.000 - 0.000] has 136 nets.
[10/15 23:25:55    623s] ### Time Record (Cell Pin Access) is installed.
[10/15 23:25:55    623s] #Initial pin access analysis.
[10/15 23:25:55    623s] #Detail pin access analysis.
[10/15 23:25:55    623s] ### Time Record (Cell Pin Access) is uninstalled.
[10/15 23:25:55    623s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/15 23:25:55    623s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/15 23:25:55    623s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/15 23:25:55    623s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/15 23:25:55    623s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/15 23:25:55    623s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/15 23:25:55    623s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/15 23:25:55    623s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/15 23:25:55    623s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[10/15 23:25:55    623s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[10/15 23:25:55    623s] #Monitoring time of adding inner blkg by smac
[10/15 23:25:55    623s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.92 (MB), peak = 1194.18 (MB)
[10/15 23:25:55    623s] #Regenerating Ggrids automatically.
[10/15 23:25:55    623s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/15 23:25:55    623s] #Using automatically generated G-grids.
[10/15 23:25:55    623s] #Done routing data preparation.
[10/15 23:25:55    623s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.92 (MB), peak = 1194.18 (MB)
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #Finished routing data preparation on Tue Oct 15 23:25:55 2024
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #Cpu time = 00:00:00
[10/15 23:25:55    623s] #Elapsed time = 00:00:00
[10/15 23:25:55    623s] #Increased memory = 3.76 (MB)
[10/15 23:25:55    623s] #Total memory = 1122.92 (MB)
[10/15 23:25:55    623s] #Peak memory = 1194.18 (MB)
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] ### Time Record (Data Preparation) is uninstalled.
[10/15 23:25:55    623s] ### Time Record (Global Routing) is installed.
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #Start global routing on Tue Oct 15 23:25:55 2024
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #Start global routing initialization on Tue Oct 15 23:25:55 2024
[10/15 23:25:55    623s] #
[10/15 23:25:55    623s] #WARNING (NRGR-22) Design is already detail routed.
[10/15 23:25:55    623s] ### Time Record (Global Routing) is uninstalled.
[10/15 23:25:55    623s] ### Time Record (Data Preparation) is installed.
[10/15 23:25:55    623s] ### Time Record (Data Preparation) is uninstalled.
[10/15 23:25:55    623s] ### track-assign external-init starts on Tue Oct 15 23:25:55 2024 with memory = 1122.92 (MB), peak = 1194.18 (MB)
[10/15 23:25:55    623s] ### Time Record (Track Assignment) is installed.
[10/15 23:25:55    623s] ### Time Record (Track Assignment) is uninstalled.
[10/15 23:25:55    623s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:25:55    623s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/15 23:25:55    623s] #Cpu time = 00:00:00
[10/15 23:25:55    623s] #Elapsed time = 00:00:00
[10/15 23:25:55    623s] #Increased memory = 3.77 (MB)
[10/15 23:25:55    623s] #Total memory = 1122.92 (MB)
[10/15 23:25:55    623s] #Peak memory = 1194.18 (MB)
[10/15 23:25:55    623s] ### Time Record (Detail Routing) is installed.
[10/15 23:25:55    623s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] #Start Detail Routing..
[10/15 23:25:56    623s] #start initial detail routing ...
[10/15 23:25:56    623s] ### Design has 0 dirty nets, has valid drcs
[10/15 23:25:56    623s] #   number of violations = 0
[10/15 23:25:56    623s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.04 (MB), peak = 1194.18 (MB)
[10/15 23:25:56    623s] #Complete Detail Routing.
[10/15 23:25:56    623s] #Total wire length = 6975 um.
[10/15 23:25:56    623s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal1 = 402 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal2 = 3428 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal3 = 2779 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal4 = 325 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:25:56    623s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:25:56    623s] #Total number of vias = 5137
[10/15 23:25:56    623s] #Up-Via Summary (total 5137):
[10/15 23:25:56    623s] #           
[10/15 23:25:56    623s] #-----------------------
[10/15 23:25:56    623s] # metal1           3236
[10/15 23:25:56    623s] # metal2           1755
[10/15 23:25:56    623s] # metal3            140
[10/15 23:25:56    623s] # metal4              6
[10/15 23:25:56    623s] #-----------------------
[10/15 23:25:56    623s] #                  5137 
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] #Total number of DRC violations = 0
[10/15 23:25:56    623s] ### Time Record (Detail Routing) is uninstalled.
[10/15 23:25:56    623s] #Cpu time = 00:00:00
[10/15 23:25:56    623s] #Elapsed time = 00:00:00
[10/15 23:25:56    623s] #Increased memory = 0.00 (MB)
[10/15 23:25:56    623s] #Total memory = 1122.92 (MB)
[10/15 23:25:56    623s] #Peak memory = 1194.18 (MB)
[10/15 23:25:56    623s] ### Time Record (Post Route Wire Spreading) is installed.
[10/15 23:25:56    623s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] #Start Post Route wire spreading..
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] #Start data preparation for wire spreading...
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] #Data preparation is done on Tue Oct 15 23:25:56 2024
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] ### track-assign engine-init starts on Tue Oct 15 23:25:56 2024 with memory = 1125.04 (MB), peak = 1194.18 (MB)
[10/15 23:25:56    623s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[10/15 23:25:56    623s] #
[10/15 23:25:56    623s] #Start Post Route Wire Spread.
[10/15 23:25:56    624s] #Done with 56 horizontal wires in 5 hboxes and 13 vertical wires in 5 hboxes.
[10/15 23:25:56    624s] #Complete Post Route Wire Spread.
[10/15 23:25:56    624s] #
[10/15 23:25:56    624s] #Total wire length = 6989 um.
[10/15 23:25:56    624s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal1 = 402 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal2 = 3431 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal3 = 2789 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal4 = 326 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:25:56    624s] #Total number of vias = 5137
[10/15 23:25:56    624s] #Up-Via Summary (total 5137):
[10/15 23:25:56    624s] #           
[10/15 23:25:56    624s] #-----------------------
[10/15 23:25:56    624s] # metal1           3236
[10/15 23:25:56    624s] # metal2           1755
[10/15 23:25:56    624s] # metal3            140
[10/15 23:25:56    624s] # metal4              6
[10/15 23:25:56    624s] #-----------------------
[10/15 23:25:56    624s] #                  5137 
[10/15 23:25:56    624s] #
[10/15 23:25:56    624s] #   number of violations = 0
[10/15 23:25:56    624s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.06 (MB), peak = 1194.18 (MB)
[10/15 23:25:56    624s] #CELL_VIEW DLX,init has no DRC violation.
[10/15 23:25:56    624s] #Total number of DRC violations = 0
[10/15 23:25:56    624s] #Post Route wire spread is done.
[10/15 23:25:56    624s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/15 23:25:56    624s] #Total wire length = 6989 um.
[10/15 23:25:56    624s] #Total half perimeter of net bounding box = 7184 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal1 = 402 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal2 = 3431 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal3 = 2789 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal4 = 326 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal5 = 41 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal6 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal7 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal8 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal9 = 0 um.
[10/15 23:25:56    624s] #Total wire length on LAYER metal10 = 0 um.
[10/15 23:25:56    624s] #Total number of vias = 5137
[10/15 23:25:56    624s] #Up-Via Summary (total 5137):
[10/15 23:25:56    624s] #           
[10/15 23:25:56    624s] #-----------------------
[10/15 23:25:56    624s] # metal1           3236
[10/15 23:25:56    624s] # metal2           1755
[10/15 23:25:56    624s] # metal3            140
[10/15 23:25:56    624s] # metal4              6
[10/15 23:25:56    624s] #-----------------------
[10/15 23:25:56    624s] #                  5137 
[10/15 23:25:56    624s] #
[10/15 23:25:56    624s] #detailRoute Statistics:
[10/15 23:25:56    624s] #Cpu time = 00:00:01
[10/15 23:25:56    624s] #Elapsed time = 00:00:01
[10/15 23:25:56    624s] #Increased memory = 0.02 (MB)
[10/15 23:25:56    624s] #Total memory = 1122.94 (MB)
[10/15 23:25:56    624s] #Peak memory = 1194.18 (MB)
[10/15 23:25:56    624s] #Skip updating routing design signature in db-snapshot flow
[10/15 23:25:56    624s] ### global_detail_route design signature (45): route=853414694 flt_obj=0 vio=1905142130 shield_wire=1
[10/15 23:25:56    624s] ### Time Record (DB Export) is installed.
[10/15 23:25:56    624s] ### export design design signature (46): route=853414694 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1530089792 dirty_area=0 del_dirty_area=0 cell=435787702 placement=910064859 pin_access=1952135801 halo=741630521
[10/15 23:25:56    624s] ### Time Record (DB Export) is uninstalled.
[10/15 23:25:56    624s] ### Time Record (Post Callback) is installed.
[10/15 23:25:56    624s] ### Time Record (Post Callback) is uninstalled.
[10/15 23:25:56    624s] #
[10/15 23:25:56    624s] #globalDetailRoute statistics:
[10/15 23:25:56    624s] #Cpu time = 00:00:01
[10/15 23:25:56    624s] #Elapsed time = 00:00:01
[10/15 23:25:56    624s] #Increased memory = 1.18 (MB)
[10/15 23:25:56    624s] #Total memory = 1122.41 (MB)
[10/15 23:25:56    624s] #Peak memory = 1194.18 (MB)
[10/15 23:25:56    624s] #Number of warnings = 3
[10/15 23:25:56    624s] #Total number of warnings = 8
[10/15 23:25:56    624s] #Number of fails = 0
[10/15 23:25:56    624s] #Total number of fails = 0
[10/15 23:25:56    624s] #Complete globalDetailRoute on Tue Oct 15 23:25:56 2024
[10/15 23:25:56    624s] #
[10/15 23:25:56    624s] ### import design signature (47): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1952135801 halo=0
[10/15 23:25:56    624s] ### Time Record (globalDetailRoute) is uninstalled.
[10/15 23:25:56    624s] ### 
[10/15 23:25:56    624s] ###   Scalability Statistics
[10/15 23:25:56    624s] ### 
[10/15 23:25:56    624s] ### --------------------------------+----------------+----------------+----------------+
[10/15 23:25:56    624s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/15 23:25:56    624s] ### --------------------------------+----------------+----------------+----------------+
[10/15 23:25:56    624s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[10/15 23:25:56    624s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[10/15 23:25:56    624s] ### --------------------------------+----------------+----------------+----------------+
[10/15 23:25:56    624s] ### 
[10/15 23:25:56    624s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1122.5M, totSessionCpu=0:10:24 **
[10/15 23:25:56    624s] 
[10/15 23:25:56    624s] =============================================================================================
[10/15 23:25:56    624s]  Step TAT Report for EcoRoute #1
[10/15 23:25:56    624s] =============================================================================================
[10/15 23:25:56    624s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:25:56    624s] ---------------------------------------------------------------------------------------------
[10/15 23:25:56    624s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:25:56    624s] [ DetailRoute            ]      1   0:00:00.3  (  22.3 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:25:56    624s] [ MISC                   ]          0:00:01.2  (  77.6 % )     0:00:01.2 /  0:00:01.2    1.0
[10/15 23:25:56    624s] ---------------------------------------------------------------------------------------------
[10/15 23:25:56    624s]  EcoRoute #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[10/15 23:25:56    624s] ---------------------------------------------------------------------------------------------
[10/15 23:25:56    624s] 
[10/15 23:25:56    624s] -routeWithEco false                       # bool, default=false
[10/15 23:25:56    624s] -routeSelectedNetOnly false               # bool, default=false
[10/15 23:25:56    624s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/15 23:25:56    624s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/15 23:25:56    624s] New Signature Flow (restoreNanoRouteOptions) ....
[10/15 23:25:56    624s] Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
[10/15 23:25:56    624s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:25:56    624s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:25:56    624s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/15 23:25:56    624s] RC Extraction called in multi-corner(1) mode.
[10/15 23:25:56    624s] Process corner(s) are loaded.
[10/15 23:25:56    624s]  Corner: standard
[10/15 23:25:56    624s] extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
[10/15 23:25:56    624s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/15 23:25:56    624s]       RC Corner Indexes            0   
[10/15 23:25:56    624s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:25:56    624s] Coupling Cap. Scaling Factor : 1.00000 
[10/15 23:25:56    624s] Resistance Scaling Factor    : 1.00000 
[10/15 23:25:56    624s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:25:56    624s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:25:56    624s] Shrink Factor                : 1.00000
[10/15 23:25:56    624s] LayerId::1 widthSet size::4
[10/15 23:25:56    624s] LayerId::2 widthSet size::4
[10/15 23:25:56    624s] LayerId::3 widthSet size::4
[10/15 23:25:56    624s] LayerId::4 widthSet size::4
[10/15 23:25:56    624s] LayerId::5 widthSet size::4
[10/15 23:25:56    624s] LayerId::6 widthSet size::4
[10/15 23:25:56    624s] LayerId::7 widthSet size::4
[10/15 23:25:56    624s] LayerId::8 widthSet size::4
[10/15 23:25:56    624s] LayerId::9 widthSet size::4
[10/15 23:25:56    624s] LayerId::10 widthSet size::3
[10/15 23:25:56    624s] Initializing multi-corner capacitance tables ... 
[10/15 23:25:56    624s] Initializing multi-corner resistance tables ...
[10/15 23:25:56    624s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052448 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:25:56    624s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1335.4M)
[10/15 23:25:57    624s] Creating parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for storing RC.
[10/15 23:25:57    624s] Extracted 10.0223% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 20.0184% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 30.0144% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 40.0236% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 50.0197% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 60.0158% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 70.025% (CPU Time= 0:00:00.2  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 80.021% (CPU Time= 0:00:00.3  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 90.0171% (CPU Time= 0:00:00.3  MEM= 1401.0M)
[10/15 23:25:57    624s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1401.0M)
[10/15 23:25:57    624s] Number of Extracted Resistors     : 12750
[10/15 23:25:57    624s] Number of Extracted Ground Cap.   : 13778
[10/15 23:25:57    624s] Number of Extracted Coupling Cap. : 0
[10/15 23:25:57    624s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1369.715M)
[10/15 23:25:57    624s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1369.715M)
[10/15 23:25:57    624s] processing rcdb (/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d) for hinst (top) of cell (DLX);
[10/15 23:25:58    625s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 0 access done (mem: 1369.715M)
[10/15 23:25:58    625s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1369.715M)
[10/15 23:25:58    625s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1369.715M)
[10/15 23:25:58    625s] Starting delay calculation for Setup views
[10/15 23:25:58    625s] #################################################################################
[10/15 23:25:58    625s] # Design Stage: PostRoute
[10/15 23:25:58    625s] # Design Name: DLX
[10/15 23:25:58    625s] # Design Mode: 90nm
[10/15 23:25:58    625s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:25:58    625s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:25:58    625s] # Signoff Settings: SI Off 
[10/15 23:25:58    625s] #################################################################################
[10/15 23:25:58    625s] Calculate delays in Single mode...
[10/15 23:25:58    625s] Topological Sorting (REAL = 0:00:00.0, MEM = 1358.2M, InitMEM = 1358.2M)
[10/15 23:25:58    625s] Start delay calculation (fullDC) (1 T). (MEM=1358.2)
[10/15 23:25:58    625s] LayerId::1 widthSet size::4
[10/15 23:25:58    625s] LayerId::2 widthSet size::4
[10/15 23:25:58    625s] LayerId::3 widthSet size::4
[10/15 23:25:58    625s] LayerId::4 widthSet size::4
[10/15 23:25:58    625s] LayerId::5 widthSet size::4
[10/15 23:25:58    625s] LayerId::6 widthSet size::4
[10/15 23:25:58    625s] LayerId::7 widthSet size::4
[10/15 23:25:58    625s] LayerId::8 widthSet size::4
[10/15 23:25:58    625s] LayerId::9 widthSet size::4
[10/15 23:25:58    625s] LayerId::10 widthSet size::3
[10/15 23:25:58    625s] Initializing multi-corner capacitance tables ... 
[10/15 23:25:58    625s] Initializing multi-corner resistance tables ...
[10/15 23:25:58    625s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052448 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:25:58    625s] End AAE Lib Interpolated Model. (MEM=1369.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:58    625s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1369.715M)
[10/15 23:25:58    625s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1369.7M)
[10/15 23:25:59    626s] Total number of fetched objects 1222
[10/15 23:25:59    626s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:25:59    626s] End delay calculation. (MEM=1385.39 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:25:59    626s] End delay calculation (fullDC). (MEM=1385.39 CPU=0:00:01.0 REAL=0:00:01.0)
[10/15 23:25:59    626s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1385.4M) ***
[10/15 23:25:59    626s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:10:27 mem=1385.4M)
[10/15 23:25:59    626s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1385.4M
[10/15 23:25:59    626s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:1385.4M
[10/15 23:25:59    627s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1130.8M, totSessionCpu=0:10:27 **
[10/15 23:25:59    627s] Executing marking Critical Nets1
[10/15 23:25:59    627s] Footprint XOR2_X1 has at least 2 pins...
[10/15 23:25:59    627s] Footprint XNOR2_X1 has at least 3 pins...
[10/15 23:25:59    627s] Footprint TLAT_X1 has at least 4 pins...
[10/15 23:25:59    627s] Footprint SDFF_X1 has at least 5 pins...
[10/15 23:25:59    627s] *** Number of Vt Cells Partition = 1
[10/15 23:25:59    627s] Reported timing to dir ./timingReports
[10/15 23:25:59    627s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1130.8M, totSessionCpu=0:10:27 **
[10/15 23:25:59    627s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1323.7M
[10/15 23:25:59    627s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:1323.7M
[10/15 23:26:02    627s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:22, mem = 1130.9M, totSessionCpu=0:10:27 **
[10/15 23:26:02    627s] *** Finished optDesign ***
[10/15 23:26:02    627s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:26:02    627s] Deleting Lib Analyzer.
[10/15 23:26:02    627s] Info: Destroy the CCOpt slew target map.
[10/15 23:26:02    627s] clean pInstBBox. size 0
[10/15 23:26:02    627s] All LLGs are deleted
[10/15 23:26:02    627s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1323.7M
[10/15 23:26:02    627s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1323.7M
[10/15 23:26:02    627s] 
[10/15 23:26:02    627s] =============================================================================================
[10/15 23:26:02    627s]  Final TAT Report for optDesign
[10/15 23:26:02    627s] =============================================================================================
[10/15 23:26:02    627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:26:02    627s] ---------------------------------------------------------------------------------------------
[10/15 23:26:02    627s] [ DrvOpt                 ]      1   0:00:05.0  (  22.8 % )     0:00:05.0 /  0:00:05.0    1.0
[10/15 23:26:02    627s] [ ClockDrv               ]      1   0:00:02.6  (  12.0 % )     0:00:02.6 /  0:00:02.6    1.0
[10/15 23:26:02    627s] [ ViewPruning            ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[10/15 23:26:02    627s] [ CheckPlace             ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:26:02    627s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:26:02    627s] [ LayerAssignment        ]      2   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:26:02    627s] [ EcoRoute               ]      1   0:00:01.5  (   7.0 % )     0:00:01.5 /  0:00:01.5    1.0
[10/15 23:26:02    627s] [ ExtractRC              ]      2   0:00:02.9  (  13.2 % )     0:00:02.9 /  0:00:02.6    0.9
[10/15 23:26:02    627s] [ TimingUpdate           ]     11   0:00:00.2  (   1.0 % )     0:00:03.4 /  0:00:03.4    1.0
[10/15 23:26:02    627s] [ FullDelayCalc          ]      3   0:00:03.1  (  14.3 % )     0:00:03.1 /  0:00:03.2    1.0
[10/15 23:26:02    627s] [ OptSummaryReport       ]      5   0:00:00.3  (   1.2 % )     0:00:03.6 /  0:00:01.0    0.3
[10/15 23:26:02    627s] [ TimingReport           ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:02    627s] [ DrvReport              ]      5   0:00:03.1  (  14.0 % )     0:00:03.1 /  0:00:00.4    0.1
[10/15 23:26:02    627s] [ GenerateReports        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/15 23:26:02    627s] [ MISC                   ]          0:00:02.3  (  10.6 % )     0:00:02.3 /  0:00:02.3    1.0
[10/15 23:26:02    627s] ---------------------------------------------------------------------------------------------
[10/15 23:26:02    627s]  optDesign TOTAL                    0:00:21.9  ( 100.0 % )     0:00:21.9 /  0:00:19.0    0.9
[10/15 23:26:02    627s] ---------------------------------------------------------------------------------------------
[10/15 23:26:02    627s] 
[10/15 23:26:02    627s] Deleting Cell Server ...
[10/15 23:26:07    629s] <CMD> optDesign -postRoute -hold
[10/15 23:26:07    629s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1124.4M, totSessionCpu=0:10:29 **
[10/15 23:26:07    629s] **INFO: User settings:
[10/15 23:26:07    629s] setNanoRouteMode -drouteAntennaFactor                           1
[10/15 23:26:07    629s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/15 23:26:07    629s] setNanoRouteMode -drouteStartIteration                          0
[10/15 23:26:07    629s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/15 23:26:07    629s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[10/15 23:26:07    629s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/15 23:26:07    629s] setNanoRouteMode -routeTopRoutingLayer                          6
[10/15 23:26:07    629s] setNanoRouteMode -routeWithSiDriven                             false
[10/15 23:26:07    629s] setNanoRouteMode -routeWithTimingDriven                         false
[10/15 23:26:07    629s] setNanoRouteMode -timingEngine                                  {}
[10/15 23:26:07    629s] setExtractRCMode -coupled                                       false
[10/15 23:26:07    629s] setExtractRCMode -engine                                        postRoute
[10/15 23:26:07    629s] setUsefulSkewMode -ecoRoute                                     false
[10/15 23:26:07    629s] setUsefulSkewMode -maxAllowedDelay                              1
[10/15 23:26:07    629s] setUsefulSkewMode -maxSkew                                      false
[10/15 23:26:07    629s] setUsefulSkewMode -noBoundary                                   false
[10/15 23:26:07    629s] setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[10/15 23:26:07    629s] setDelayCalMode -enable_high_fanout                             true
[10/15 23:26:07    629s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/15 23:26:07    629s] setDelayCalMode -engine                                         aae
[10/15 23:26:07    629s] setDelayCalMode -ignoreNetLoad                                  false
[10/15 23:26:07    629s] setDelayCalMode -SIAware                                        false
[10/15 23:26:07    629s] setOptMode -activeHoldViews                                     { default }
[10/15 23:26:07    629s] setOptMode -activeSetupViews                                    { default }
[10/15 23:26:07    629s] setOptMode -autoHoldViews                                       { default}
[10/15 23:26:07    629s] setOptMode -autoSetupViews                                      { default}
[10/15 23:26:07    629s] setOptMode -autoTDGRSetupViews                                  { default}
[10/15 23:26:07    629s] setOptMode -autoViewHoldTargetSlack                             0
[10/15 23:26:07    629s] setOptMode -drcMargin                                           0
[10/15 23:26:07    629s] setOptMode -fixDrc                                              true
[10/15 23:26:07    629s] setOptMode -optimizeFF                                          true
[10/15 23:26:07    629s] setOptMode -preserveAllSequential                               false
[10/15 23:26:07    629s] setOptMode -setupTargetSlack                                    0
[10/15 23:26:07    629s] setSIMode -separate_delta_delay_on_data                         true
[10/15 23:26:07    629s] setSIMode -si_reselection                                       slack
[10/15 23:26:07    629s] setPlaceMode -maxRouteLayer                                     6
[10/15 23:26:07    629s] setPlaceMode -place_design_floorplan_mode                       false
[10/15 23:26:07    629s] setPlaceMode -place_detail_check_route                          false
[10/15 23:26:07    629s] setPlaceMode -place_detail_preserve_routing                     true
[10/15 23:26:07    629s] setPlaceMode -place_detail_remove_affected_routing              false
[10/15 23:26:07    629s] setPlaceMode -place_detail_swap_eeq_cells                       false
[10/15 23:26:07    629s] setPlaceMode -place_global_clock_gate_aware                     true
[10/15 23:26:07    629s] setPlaceMode -place_global_cong_effort                          auto
[10/15 23:26:07    629s] setPlaceMode -place_global_ignore_scan                          true
[10/15 23:26:07    629s] setPlaceMode -place_global_ignore_spare                         false
[10/15 23:26:07    629s] setPlaceMode -place_global_module_aware_spare                   false
[10/15 23:26:07    629s] setPlaceMode -place_global_place_io_pins                        true
[10/15 23:26:07    629s] setPlaceMode -place_global_reorder_scan                         true
[10/15 23:26:07    629s] setPlaceMode -powerDriven                                       false
[10/15 23:26:07    629s] setPlaceMode -timingDriven                                      true
[10/15 23:26:07    629s] setAnalysisMode -analysisType                                   single
[10/15 23:26:07    629s] setAnalysisMode -checkType                                      setup
[10/15 23:26:07    629s] setAnalysisMode -clkSrcPath                                     true
[10/15 23:26:07    629s] setAnalysisMode -clockPropagation                               sdcControl
[10/15 23:26:07    629s] setAnalysisMode -skew                                           true
[10/15 23:26:07    629s] setAnalysisMode -usefulSkew                                     true
[10/15 23:26:07    629s] setAnalysisMode -virtualIPO                                     false
[10/15 23:26:07    629s] 
[10/15 23:26:07    629s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/15 23:26:07    629s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/15 23:26:07    629s] GigaOpt running with 1 threads.
[10/15 23:26:07    629s] Info: 1 threads available for lower-level modules during optimization.
[10/15 23:26:07    629s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:26:07    629s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:26:07    629s] Summary for sequential cells identification: 
[10/15 23:26:07    629s]   Identified SBFF number: 16
[10/15 23:26:07    629s]   Identified MBFF number: 0
[10/15 23:26:07    629s]   Identified SB Latch number: 0
[10/15 23:26:07    629s]   Identified MB Latch number: 0
[10/15 23:26:07    629s]   Not identified SBFF number: 0
[10/15 23:26:07    629s]   Not identified MBFF number: 0
[10/15 23:26:07    629s]   Not identified SB Latch number: 0
[10/15 23:26:07    629s]   Not identified MB Latch number: 0
[10/15 23:26:07    629s]   Number of sequential cells which are not FFs: 13
[10/15 23:26:07    629s]  Visiting view : default
[10/15 23:26:07    629s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:07    629s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:07    629s]  Visiting view : default
[10/15 23:26:07    629s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:07    629s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:07    629s]  Setting StdDelay to 10.10
[10/15 23:26:07    629s] Creating Cell Server, finished. 
[10/15 23:26:07    629s] 
[10/15 23:26:07    629s] Need call spDPlaceInit before registerPrioInstLoc.
[10/15 23:26:07    629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1319.7M
[10/15 23:26:07    629s] z: 2, totalTracks: 1
[10/15 23:26:07    629s] z: 4, totalTracks: 1
[10/15 23:26:07    629s] z: 6, totalTracks: 1
[10/15 23:26:07    629s] z: 8, totalTracks: 1
[10/15 23:26:07    629s] #spOpts: mergeVia=F 
[10/15 23:26:07    629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1319.7M
[10/15 23:26:07    629s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1319.7M
[10/15 23:26:07    629s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/15 23:26:08    629s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1319.7M
[10/15 23:26:08    629s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.017, MEM:1336.4M
[10/15 23:26:08    629s] Fast DP-INIT is on for default
[10/15 23:26:08    629s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/15 23:26:08    629s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.030, MEM:1336.4M
[10/15 23:26:08    629s] OPERPROF:     Starting CMU at level 3, MEM:1336.4M
[10/15 23:26:08    629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1336.4M
[10/15 23:26:08    629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.036, MEM:1336.4M
[10/15 23:26:08    629s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1336.4MB).
[10/15 23:26:08    629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.054, MEM:1336.4M
[10/15 23:26:08    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1336.4M
[10/15 23:26:08    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1336.4M
[10/15 23:26:08    629s] 
[10/15 23:26:08    629s] Creating Lib Analyzer ...
[10/15 23:26:08    629s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:26:08    629s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:26:08    629s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:26:08    629s] 
[10/15 23:26:08    629s] {RT standard 0 6 6 {4 0} 1}
[10/15 23:26:08    630s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:30 mem=1340.4M
[10/15 23:26:08    630s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:30 mem=1340.4M
[10/15 23:26:08    630s] Creating Lib Analyzer, finished. 
[10/15 23:26:08    630s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1130.1M, totSessionCpu=0:10:30 **
[10/15 23:26:08    630s] Existing Dirty Nets : 0
[10/15 23:26:08    630s] New Signature Flow (optDesignCheckOptions) ....
[10/15 23:26:08    630s] #Taking db snapshot
[10/15 23:26:08    630s] #Taking db snapshot ... done
[10/15 23:26:08    630s] OPERPROF: Starting checkPlace at level 1, MEM:1340.4M
[10/15 23:26:08    630s] z: 2, totalTracks: 1
[10/15 23:26:08    630s] z: 4, totalTracks: 1
[10/15 23:26:08    630s] z: 6, totalTracks: 1
[10/15 23:26:08    630s] z: 8, totalTracks: 1
[10/15 23:26:08    630s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1340.4M
[10/15 23:26:08    630s] Begin checking placement ... (start mem=1340.4M, init mem=1340.4M)
[10/15 23:26:08    630s] 
[10/15 23:26:08    630s] Running CheckPlace using 1 thread in normal mode...
[10/15 23:26:08    630s] 
[10/15 23:26:08    630s] ...checkPlace normal is done!
[10/15 23:26:08    630s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.006, MEM:1340.4M
[10/15 23:26:08    630s] *info: Placed = 5172          
[10/15 23:26:08    630s] *info: Unplaced = 0           
[10/15 23:26:08    630s] Placement Density:100.00%(23069/23069)
[10/15 23:26:08    630s] Placement Density (including fixed std cells):100.00%(23069/23069)
[10/15 23:26:08    630s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1340.4M
[10/15 23:26:08    630s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1340.4M)
[10/15 23:26:08    630s] OPERPROF: Finished checkPlace at level 1, CPU:0.170, REAL:0.164, MEM:1340.4M
[10/15 23:26:08    630s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/15 23:26:08    630s] *** optDesign -postRoute ***
[10/15 23:26:08    630s] DRC Margin: user margin 0.0; extra margin 0
[10/15 23:26:08    630s] Setup Target Slack: user slack 0
[10/15 23:26:08    630s] Hold Target Slack: user slack 0
[10/15 23:26:08    630s] All LLGs are deleted
[10/15 23:26:08    630s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.014, MEM:1340.4M
[10/15 23:26:08    630s] Fast DP-INIT is on for default
[10/15 23:26:08    630s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.025, MEM:1340.4M
[10/15 23:26:08    630s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.028, MEM:1340.4M
[10/15 23:26:08    630s] Deleting Cell Server ...
[10/15 23:26:08    630s] Deleting Lib Analyzer.
[10/15 23:26:08    630s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:26:08    630s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:26:08    630s] Summary for sequential cells identification: 
[10/15 23:26:08    630s]   Identified SBFF number: 16
[10/15 23:26:08    630s]   Identified MBFF number: 0
[10/15 23:26:08    630s]   Identified SB Latch number: 0
[10/15 23:26:08    630s]   Identified MB Latch number: 0
[10/15 23:26:08    630s]   Not identified SBFF number: 0
[10/15 23:26:08    630s]   Not identified MBFF number: 0
[10/15 23:26:08    630s]   Not identified SB Latch number: 0
[10/15 23:26:08    630s]   Not identified MB Latch number: 0
[10/15 23:26:08    630s]   Number of sequential cells which are not FFs: 13
[10/15 23:26:08    630s]  Visiting view : default
[10/15 23:26:08    630s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:08    630s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:08    630s]  Visiting view : default
[10/15 23:26:08    630s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:08    630s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:08    630s]  Setting StdDelay to 10.10
[10/15 23:26:08    630s] Creating Cell Server, finished. 
[10/15 23:26:08    630s] 
[10/15 23:26:08    630s] Deleting Cell Server ...
[10/15 23:26:08    630s] ** INFO : this run is activating 'postRoute' automaton
[10/15 23:26:08    630s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 923 access done (mem: 1340.426M)
[10/15 23:26:08    630s] Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
[10/15 23:26:08    630s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:26:08    630s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:26:08    630s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/15 23:26:08    630s] RC Extraction called in multi-corner(1) mode.
[10/15 23:26:08    630s] Process corner(s) are loaded.
[10/15 23:26:08    630s]  Corner: standard
[10/15 23:26:08    630s] extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
[10/15 23:26:08    630s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/15 23:26:08    630s]       RC Corner Indexes            0   
[10/15 23:26:08    630s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:26:08    630s] Coupling Cap. Scaling Factor : 1.00000 
[10/15 23:26:08    630s] Resistance Scaling Factor    : 1.00000 
[10/15 23:26:08    630s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:26:08    630s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:26:08    630s] Shrink Factor                : 1.00000
[10/15 23:26:08    630s] LayerId::1 widthSet size::4
[10/15 23:26:08    630s] LayerId::2 widthSet size::4
[10/15 23:26:08    630s] LayerId::3 widthSet size::4
[10/15 23:26:08    630s] LayerId::4 widthSet size::4
[10/15 23:26:08    630s] LayerId::5 widthSet size::4
[10/15 23:26:08    630s] LayerId::6 widthSet size::4
[10/15 23:26:08    630s] LayerId::7 widthSet size::4
[10/15 23:26:08    630s] LayerId::8 widthSet size::4
[10/15 23:26:08    630s] LayerId::9 widthSet size::4
[10/15 23:26:08    630s] LayerId::10 widthSet size::3
[10/15 23:26:08    630s] Initializing multi-corner capacitance tables ... 
[10/15 23:26:08    630s] Initializing multi-corner resistance tables ...
[10/15 23:26:08    630s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052448 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:26:08    630s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1331.4M)
[10/15 23:26:09    630s] Creating parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for storing RC.
[10/15 23:26:09    630s] Extracted 10.0223% (CPU Time= 0:00:00.2  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 20.0184% (CPU Time= 0:00:00.2  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 30.0144% (CPU Time= 0:00:00.2  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 40.0236% (CPU Time= 0:00:00.2  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 50.0197% (CPU Time= 0:00:00.3  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 60.0158% (CPU Time= 0:00:00.3  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 70.025% (CPU Time= 0:00:00.3  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 80.021% (CPU Time= 0:00:00.3  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 90.0171% (CPU Time= 0:00:00.4  MEM= 1397.0M)
[10/15 23:26:09    630s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1397.0M)
[10/15 23:26:09    630s] Number of Extracted Resistors     : 12750
[10/15 23:26:09    630s] Number of Extracted Ground Cap.   : 13778
[10/15 23:26:09    630s] Number of Extracted Coupling Cap. : 0
[10/15 23:26:09    630s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1364.973M)
[10/15 23:26:09    630s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1364.973M)
[10/15 23:26:09    630s] processing rcdb (/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d) for hinst (top) of cell (DLX);
[10/15 23:26:10    631s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 0 access done (mem: 1364.973M)
[10/15 23:26:10    631s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1364.973M)
[10/15 23:26:10    631s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1364.973M)
[10/15 23:26:10    631s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1355.5M
[10/15 23:26:10    631s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1355.5M
[10/15 23:26:10    631s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[10/15 23:26:10    631s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1355.5M
[10/15 23:26:10    631s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1355.5M
[10/15 23:26:10    631s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[10/15 23:26:10    631s] GigaOpt Hold Optimizer is used
[10/15 23:26:10    631s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1355.457M)
[10/15 23:26:10    631s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1355.5M)
[10/15 23:26:10    631s] LayerId::1 widthSet size::4
[10/15 23:26:10    631s] LayerId::2 widthSet size::4
[10/15 23:26:10    631s] LayerId::3 widthSet size::4
[10/15 23:26:10    631s] LayerId::4 widthSet size::4
[10/15 23:26:10    631s] LayerId::5 widthSet size::4
[10/15 23:26:10    631s] LayerId::6 widthSet size::4
[10/15 23:26:10    631s] LayerId::7 widthSet size::4
[10/15 23:26:10    631s] LayerId::8 widthSet size::4
[10/15 23:26:10    631s] LayerId::9 widthSet size::4
[10/15 23:26:10    631s] LayerId::10 widthSet size::3
[10/15 23:26:10    631s] Initializing multi-corner capacitance tables ... 
[10/15 23:26:10    631s] Initializing multi-corner resistance tables ...
[10/15 23:26:10    631s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052448 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:26:10    631s] End AAE Lib Interpolated Model. (MEM=1355.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:10    631s] 
[10/15 23:26:10    631s] Creating Lib Analyzer ...
[10/15 23:26:10    631s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:26:10    632s] Summary for sequential cells identification: 
[10/15 23:26:10    632s]   Identified SBFF number: 16
[10/15 23:26:10    632s]   Identified MBFF number: 0
[10/15 23:26:10    632s]   Identified SB Latch number: 0
[10/15 23:26:10    632s]   Identified MB Latch number: 0
[10/15 23:26:10    632s]   Not identified SBFF number: 0
[10/15 23:26:10    632s]   Not identified MBFF number: 0
[10/15 23:26:10    632s]   Not identified SB Latch number: 0
[10/15 23:26:10    632s]   Not identified MB Latch number: 0
[10/15 23:26:10    632s]   Number of sequential cells which are not FFs: 13
[10/15 23:26:10    632s]  Visiting view : default
[10/15 23:26:10    632s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:10    632s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:10    632s]  Visiting view : default
[10/15 23:26:10    632s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:10    632s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:10    632s]  Setting StdDelay to 10.10
[10/15 23:26:10    632s] Creating Cell Server, finished. 
[10/15 23:26:10    632s] 
[10/15 23:26:10    632s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:26:10    632s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:26:10    632s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:26:10    632s] 
[10/15 23:26:10    632s] {RT standard 0 6 6 {4 0} 1}
[10/15 23:26:11    632s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:33 mem=1355.5M
[10/15 23:26:11    632s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:33 mem=1355.5M
[10/15 23:26:11    632s] Creating Lib Analyzer, finished. 
[10/15 23:26:11    632s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:33 mem=1355.5M ***
[10/15 23:26:11    632s] Effort level <high> specified for reg2reg path_group
[10/15 23:26:11    633s] Starting delay calculation for Hold views
[10/15 23:26:11    633s] #################################################################################
[10/15 23:26:11    633s] # Design Stage: PostRoute
[10/15 23:26:11    633s] # Design Name: DLX
[10/15 23:26:11    633s] # Design Mode: 90nm
[10/15 23:26:11    633s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:26:11    633s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:26:11    633s] # Signoff Settings: SI Off 
[10/15 23:26:11    633s] #################################################################################
[10/15 23:26:11    633s] Calculate delays in Single mode...
[10/15 23:26:11    633s] Topological Sorting (REAL = 0:00:00.0, MEM = 1353.5M, InitMEM = 1353.5M)
[10/15 23:26:11    633s] Start delay calculation (fullDC) (1 T). (MEM=1353.45)
[10/15 23:26:11    633s] End AAE Lib Interpolated Model. (MEM=1364.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:12    634s] Total number of fetched objects 1222
[10/15 23:26:12    634s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:12    634s] End delay calculation. (MEM=1380.65 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:26:12    634s] End delay calculation (fullDC). (MEM=1380.65 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:26:12    634s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1380.7M) ***
[10/15 23:26:12    634s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:10:34 mem=1380.7M)
[10/15 23:26:12    634s] Done building cte hold timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:10:34 mem=1380.7M ***
[10/15 23:26:12    634s] Done building hold timer [283 node(s), 514 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:10:34 mem=1395.9M ***
[10/15 23:26:13    634s] Starting delay calculation for Setup views
[10/15 23:26:13    634s] #################################################################################
[10/15 23:26:13    634s] # Design Stage: PostRoute
[10/15 23:26:13    634s] # Design Name: DLX
[10/15 23:26:13    634s] # Design Mode: 90nm
[10/15 23:26:13    634s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:26:13    634s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:26:13    634s] # Signoff Settings: SI Off 
[10/15 23:26:13    634s] #################################################################################
[10/15 23:26:13    634s] Calculate delays in Single mode...
[10/15 23:26:13    634s] Topological Sorting (REAL = 0:00:00.0, MEM = 1384.4M, InitMEM = 1384.4M)
[10/15 23:26:13    634s] Start delay calculation (fullDC) (1 T). (MEM=1384.4)
[10/15 23:26:13    634s] End AAE Lib Interpolated Model. (MEM=1395.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:13    635s] Total number of fetched objects 1222
[10/15 23:26:13    635s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:13    635s] End delay calculation. (MEM=1380.65 CPU=0:00:00.7 REAL=0:00:00.0)
[10/15 23:26:13    635s] End delay calculation (fullDC). (MEM=1380.65 CPU=0:00:00.8 REAL=0:00:00.0)
[10/15 23:26:13    635s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 1380.7M) ***
[10/15 23:26:13    635s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:10:36 mem=1380.7M)
[10/15 23:26:13    635s] Done building cte setup timing graph (fixHold) cpu=0:00:03.0 real=0:00:02.0 totSessionCpu=0:10:36 mem=1380.7M ***
[10/15 23:26:14    635s] *info: category slack lower bound [L 0.0] default
[10/15 23:26:14    635s] *info: category slack lower bound [H 0.0] reg2reg 
[10/15 23:26:14    635s] --------------------------------------------------- 
[10/15 23:26:14    635s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/15 23:26:14    635s] --------------------------------------------------- 
[10/15 23:26:14    635s]          WNS    reg2regWNS
[10/15 23:26:14    635s]     0.005 ns      0.136 ns
[10/15 23:26:14    635s] --------------------------------------------------- 
[10/15 23:26:14    635s]   Timing/DRV Snapshot: (REF)
[10/15 23:26:14    635s]      Weighted WNS: 0.000
[10/15 23:26:14    635s]       All  PG WNS: 0.000
[10/15 23:26:14    635s]       High PG WNS: 0.000
[10/15 23:26:14    635s]       All  PG TNS: 0.000
[10/15 23:26:14    635s]       High PG TNS: 0.000
[10/15 23:26:14    635s]          Tran DRV: 0 (0)
[10/15 23:26:14    635s]           Cap DRV: 0 (0)
[10/15 23:26:14    635s]        Fanout DRV: 0 (0)
[10/15 23:26:14    635s]            Glitch: 0 (0)
[10/15 23:26:14    635s]    Category Slack: { [L, 0.005] [H, 0.136] }
[10/15 23:26:14    635s] 
[10/15 23:26:14    635s] Deleting Cell Server ...
[10/15 23:26:14    635s] Deleting Lib Analyzer.
[10/15 23:26:14    635s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:26:14    635s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:26:14    635s] Summary for sequential cells identification: 
[10/15 23:26:14    635s]   Identified SBFF number: 16
[10/15 23:26:14    635s]   Identified MBFF number: 0
[10/15 23:26:14    635s]   Identified SB Latch number: 0
[10/15 23:26:14    635s]   Identified MB Latch number: 0
[10/15 23:26:14    635s]   Not identified SBFF number: 0
[10/15 23:26:14    635s]   Not identified MBFF number: 0
[10/15 23:26:14    635s]   Not identified SB Latch number: 0
[10/15 23:26:14    635s]   Not identified MB Latch number: 0
[10/15 23:26:14    635s]   Number of sequential cells which are not FFs: 13
[10/15 23:26:14    635s]  Visiting view : default
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:14    635s]  Visiting view : default
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:14    635s]  Setting StdDelay to 10.10
[10/15 23:26:14    635s] Creating Cell Server, finished. 
[10/15 23:26:14    635s] 
[10/15 23:26:14    635s] Deleting Cell Server ...
[10/15 23:26:14    635s] 
[10/15 23:26:14    635s] Creating Lib Analyzer ...
[10/15 23:26:14    635s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:26:14    635s] Summary for sequential cells identification: 
[10/15 23:26:14    635s]   Identified SBFF number: 16
[10/15 23:26:14    635s]   Identified MBFF number: 0
[10/15 23:26:14    635s]   Identified SB Latch number: 0
[10/15 23:26:14    635s]   Identified MB Latch number: 0
[10/15 23:26:14    635s]   Not identified SBFF number: 0
[10/15 23:26:14    635s]   Not identified MBFF number: 0
[10/15 23:26:14    635s]   Not identified SB Latch number: 0
[10/15 23:26:14    635s]   Not identified MB Latch number: 0
[10/15 23:26:14    635s]   Number of sequential cells which are not FFs: 13
[10/15 23:26:14    635s]  Visiting view : default
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:14    635s]  Visiting view : default
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:14    635s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:14    635s]  Setting StdDelay to 10.10
[10/15 23:26:14    635s] Creating Cell Server, finished. 
[10/15 23:26:14    635s] 
[10/15 23:26:14    635s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/15 23:26:14    635s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/15 23:26:14    635s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/15 23:26:14    635s] 
[10/15 23:26:14    635s] {RT standard 0 6 6 {4 0} 1}
[10/15 23:26:14    636s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:36 mem=1411.9M
[10/15 23:26:14    636s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:36 mem=1411.9M
[10/15 23:26:14    636s] Creating Lib Analyzer, finished. 
[10/15 23:26:14    636s] 
[10/15 23:26:14    636s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[10/15 23:26:14    636s] *Info: worst delay setup view: default
[10/15 23:26:14    636s] Footprint list for hold buffering (delay unit: ps)
[10/15 23:26:14    636s] =================================================================
[10/15 23:26:14    636s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[10/15 23:26:14    636s] ------------------------------------------------------------------
[10/15 23:26:14    636s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[10/15 23:26:14    636s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[10/15 23:26:14    636s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[10/15 23:26:14    636s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[10/15 23:26:14    636s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[10/15 23:26:14    636s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[10/15 23:26:14    636s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[10/15 23:26:14    636s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[10/15 23:26:14    636s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[10/15 23:26:14    636s] =================================================================
[10/15 23:26:14    636s] Hold Timer stdDelay = 10.1ps
[10/15 23:26:14    636s]  Visiting view : default
[10/15 23:26:14    636s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:26:14    636s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:26:14    636s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1411.9M
[10/15 23:26:14    636s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1411.9M
[10/15 23:26:14    636s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.078  | -0.180  |
|           TNS (ns):| -1.910  |  0.000  | -1.910  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1135.0M, totSessionCpu=0:10:36 **
[10/15 23:26:14    636s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:36.3/0:20:35.0 (0.5), mem = 1345.9M
[10/15 23:26:14    636s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15210.14
[10/15 23:26:15    636s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[10/15 23:26:15    636s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[10/15 23:26:15    636s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[10/15 23:26:15    636s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[10/15 23:26:15    636s] *info: Run optDesign holdfix with 1 thread.
[10/15 23:26:15    636s] Info: 0 don't touch net , 159 undriven nets excluded from IPO operation.
[10/15 23:26:15    636s] Info: 1 clock net  excluded from IPO operation.
[10/15 23:26:15    636s] --------------------------------------------------- 
[10/15 23:26:15    636s]    Hold Timing Summary  - Initial 
[10/15 23:26:15    636s] --------------------------------------------------- 
[10/15 23:26:15    636s]  Target slack:       0.0000 ns
[10/15 23:26:15    636s]  View: default 
[10/15 23:26:15    636s]    WNS:      -0.1804
[10/15 23:26:15    636s]    TNS:      -1.9099
[10/15 23:26:15    636s]    VP :           13
[10/15 23:26:15    636s]    Worst hold path end point: CU_I/cw_WB_reg[1]/RN 
[10/15 23:26:15    636s] --------------------------------------------------- 
[10/15 23:26:15    636s] Info: Done creating the CCOpt slew target map.
[10/15 23:26:15    636s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/15 23:26:15    636s] ### Creating PhyDesignMc. totSessionCpu=0:10:37 mem=1460.3M
[10/15 23:26:15    636s] OPERPROF: Starting DPlace-Init at level 1, MEM:1460.3M
[10/15 23:26:15    636s] z: 2, totalTracks: 1
[10/15 23:26:15    636s] z: 4, totalTracks: 1
[10/15 23:26:15    636s] z: 6, totalTracks: 1
[10/15 23:26:15    636s] z: 8, totalTracks: 1
[10/15 23:26:15    636s] #spOpts: mergeVia=F 
[10/15 23:26:15    636s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1460.3M
[10/15 23:26:15    636s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1460.3M
[10/15 23:26:15    636s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.3MB).
[10/15 23:26:15    636s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:1460.3M
[10/15 23:26:15    636s] TotalInstCnt at PhyDesignMc Initialization: 991
[10/15 23:26:15    636s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:37 mem=1460.3M
[10/15 23:26:15    636s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1460.3M
[10/15 23:26:15    636s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1460.3M
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] *** Starting Core Fixing (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:10:37 mem=1460.3M density=100.000% ***
[10/15 23:26:15    636s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[10/15 23:26:15    636s] ### Creating RouteCongInterface, started
[10/15 23:26:15    636s] ### Creating LA Mngr. totSessionCpu=0:10:37 mem=1460.3M
[10/15 23:26:15    636s] ### Creating LA Mngr, finished. totSessionCpu=0:10:37 mem=1460.3M
[10/15 23:26:15    636s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
[10/15 23:26:15    636s] *info: Hold Batch Commit is enabled
[10/15 23:26:15    636s] *info: Levelized Batch Commit is enabled
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] Phase I ......
[10/15 23:26:15    636s] Executing transform: ECO Safe Resize
[10/15 23:26:15    636s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[10/15 23:26:15    636s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[10/15 23:26:15    636s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[10/15 23:26:15    636s] Worst hold path end point:
[10/15 23:26:15    636s]   CU_I/cw_WB_reg[1]/RN
[10/15 23:26:15    636s]     net: CU_I/n822 (nrTerm=14)
[10/15 23:26:15    636s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/15 23:26:15    636s] |   0|  -0.180|    -1.91|      13|          0|       0(     0)|   100.00%|   0:00:00.0|  1460.3M|
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] Capturing REF for hold ...
[10/15 23:26:15    636s]    Hold Timing Snapshot: (REF)
[10/15 23:26:15    636s]              All PG WNS: -0.180
[10/15 23:26:15    636s]              All PG TNS: -1.910
[10/15 23:26:15    636s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[10/15 23:26:15    636s] Executing transform: AddBuffer + LegalResize
[10/15 23:26:15    636s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[10/15 23:26:15    636s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[10/15 23:26:15    636s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[10/15 23:26:15    636s] Worst hold path end point:
[10/15 23:26:15    636s]   CU_I/cw_WB_reg[1]/RN
[10/15 23:26:15    636s]     net: CU_I/n822 (nrTerm=14)
[10/15 23:26:15    636s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[10/15 23:26:15    636s] |   0|  -0.180|    -1.91|      13|          0|       0(     0)|   100.00%|   0:00:00.0|  1460.3M|
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] Capturing REF for hold ...
[10/15 23:26:15    636s]    Hold Timing Snapshot: (REF)
[10/15 23:26:15    636s]              All PG WNS: -0.180
[10/15 23:26:15    636s]              All PG TNS: -1.910
[10/15 23:26:15    636s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[10/15 23:26:15    636s] --------------------------------------------------- 
[10/15 23:26:15    636s]    Hold Timing Summary  - Phase I 
[10/15 23:26:15    636s] --------------------------------------------------- 
[10/15 23:26:15    636s]  Target slack:       0.0000 ns
[10/15 23:26:15    636s]  View: default 
[10/15 23:26:15    636s]    WNS:      -0.1804
[10/15 23:26:15    636s]    TNS:      -1.9099
[10/15 23:26:15    636s]    VP :           13
[10/15 23:26:15    636s]    Worst hold path end point: CU_I/cw_WB_reg[1]/RN 
[10/15 23:26:15    636s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] =======================================================================
[10/15 23:26:15    636s]                 Reasons for remaining hold violations
[10/15 23:26:15    636s] =======================================================================
[10/15 23:26:15    636s] *info: Total 2 net(s) have violated hold timing slacks.
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] Buffering failure reasons
[10/15 23:26:15    636s] ------------------------------------------------
[10/15 23:26:15    636s] *info:     2 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] Resizing failure reasons
[10/15 23:26:15    636s] ------------------------------------------------
[10/15 23:26:15    636s] *info:     2 net(s): Could not be fixed because of internal reason: UnknownReason.
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] *** Finished Core Fixing (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:10:37 mem=1460.3M density=100.000% ***
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] *** Finish Post Route Hold Fixing (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:10:37 mem=1460.3M density=100.000%) ***
[10/15 23:26:15    636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15210.14
[10/15 23:26:15    636s] *** HoldOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:10:36.9/0:20:35.5 (0.5), mem = 1441.2M
[10/15 23:26:15    636s] **INFO: total 0 insts, 0 nets marked don't touch
[10/15 23:26:15    636s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[10/15 23:26:15    636s] **INFO: total 0 insts, 0 nets unmarked don't touch

[10/15 23:26:15    636s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1441.2M
[10/15 23:26:15    636s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1441.2M
[10/15 23:26:15    636s] TotalInstCnt at PhyDesignMc Destruction: 991
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] =============================================================================================
[10/15 23:26:15    636s]  Step TAT Report for HoldOpt #1
[10/15 23:26:15    636s] =============================================================================================
[10/15 23:26:15    636s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:26:15    636s] ---------------------------------------------------------------------------------------------
[10/15 23:26:15    636s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ TimingUpdate           ]      6   0:00:00.1  (   2.7 % )     0:00:02.0 /  0:00:02.0    1.0
[10/15 23:26:15    636s] [ FullDelayCalc          ]      2   0:00:01.9  (  37.6 % )     0:00:01.9 /  0:00:01.9    1.0
[10/15 23:26:15    636s] [ OptSummaryReport       ]      3   0:00:00.1  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.9
[10/15 23:26:15    636s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:15    636s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:15    636s] [ SlackTraversorInit     ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:15    636s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.4
[10/15 23:26:15    636s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  21.8 % )     0:00:01.1 /  0:00:01.1    1.0
[10/15 23:26:15    636s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:15    636s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[10/15 23:26:15    636s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:26:15    636s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:26:15    636s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[10/15 23:26:15    636s] [ HoldTimerCalcSummary   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[10/15 23:26:15    636s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:26:15    636s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ HoldCollectNode        ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.3
[10/15 23:26:15    636s] [ HoldSortNodeList       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ HoldBottleneckCount    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[10/15 23:26:15    636s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:15    636s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[10/15 23:26:15    636s] [ GenerateDrvReportData  ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:15    636s] [ ReportAnalysisSummary  ]      8   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:26:15    636s] [ MISC                   ]          0:00:01.1  (  21.6 % )     0:00:01.1 /  0:00:01.1    1.0
[10/15 23:26:15    636s] ---------------------------------------------------------------------------------------------
[10/15 23:26:15    636s]  HoldOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[10/15 23:26:15    636s] ---------------------------------------------------------------------------------------------
[10/15 23:26:15    636s] 
[10/15 23:26:15    636s] Reported timing to dir ./timingReports
[10/15 23:26:15    636s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1184.3M, totSessionCpu=0:10:37 **
[10/15 23:26:15    636s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1386.2M
[10/15 23:26:15    636s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1386.2M
[10/15 23:26:15    636s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6/timingGraph.tgz -dir /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6 -prefix timingGraph'
[10/15 23:26:15    637s] Done saveTimingGraph
[10/15 23:26:16    637s] Starting delay calculation for Hold views
[10/15 23:26:16    637s] #################################################################################
[10/15 23:26:16    637s] # Design Stage: PostRoute
[10/15 23:26:16    637s] # Design Name: DLX
[10/15 23:26:16    637s] # Design Mode: 90nm
[10/15 23:26:16    637s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:26:16    637s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:26:16    637s] # Signoff Settings: SI Off 
[10/15 23:26:16    637s] #################################################################################
[10/15 23:26:16    637s] Calculate delays in Single mode...
[10/15 23:26:16    637s] Topological Sorting (REAL = 0:00:00.0, MEM = 1405.2M, InitMEM = 1405.2M)
[10/15 23:26:16    637s] Start delay calculation (fullDC) (1 T). (MEM=1405.25)
[10/15 23:26:16    637s] End AAE Lib Interpolated Model. (MEM=1416.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:17    638s] Total number of fetched objects 1222
[10/15 23:26:17    638s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:26:17    638s] End delay calculation. (MEM=1404.57 CPU=0:00:00.7 REAL=0:00:01.0)
[10/15 23:26:17    638s] End delay calculation (fullDC). (MEM=1404.57 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:26:17    638s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1404.6M) ***
[10/15 23:26:17    638s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:10:39 mem=1404.6M)
[10/15 23:26:17    639s] Running 'restoreTimingGraph -file /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6/timingGraph.tgz -dir /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/opt_timing_graph_8GqFk6 -prefix timingGraph'
[10/15 23:26:18    639s] Done restoreTimingGraph
[10/15 23:26:21    640s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.078  | -0.180  |
|           TNS (ns):| -1.910  |  0.000  | -1.910  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.2, REAL=0:00:06.0, MEM=1437.7M
[10/15 23:26:21    640s] **optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1245.1M, totSessionCpu=0:10:40 **
[10/15 23:26:21    640s] *** Finished optDesign ***
[10/15 23:26:21    640s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:26:21    640s] Deleting Lib Analyzer.
[10/15 23:26:21    640s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1437.7M)
[10/15 23:26:21    640s] Info: Destroy the CCOpt slew target map.
[10/15 23:26:21    640s] clean pInstBBox. size 0
[10/15 23:26:21    640s] All LLGs are deleted
[10/15 23:26:21    640s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1437.7M
[10/15 23:26:21    640s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1437.7M
[10/15 23:26:21    640s] 
[10/15 23:26:21    640s] =============================================================================================
[10/15 23:26:21    640s]  Final TAT Report for optDesign
[10/15 23:26:21    640s] =============================================================================================
[10/15 23:26:21    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:26:21    640s] ---------------------------------------------------------------------------------------------
[10/15 23:26:21    640s] [ HoldOpt                ]      1   0:00:02.8  (  20.4 % )     0:00:05.0 /  0:00:05.0    1.0
[10/15 23:26:21    640s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:26:21    640s] [ CheckPlace             ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:26:21    640s] [ ExtractRC              ]      1   0:00:01.4  (  10.5 % )     0:00:01.4 /  0:00:01.3    0.9
[10/15 23:26:21    640s] [ TimingUpdate           ]      9   0:00:00.2  (   1.6 % )     0:00:03.0 /  0:00:03.0    1.0
[10/15 23:26:21    640s] [ FullDelayCalc          ]      3   0:00:02.8  (  20.6 % )     0:00:02.8 /  0:00:02.8    1.0
[10/15 23:26:21    640s] [ OptSummaryReport       ]      4   0:00:01.9  (  14.0 % )     0:00:06.1 /  0:00:03.3    0.5
[10/15 23:26:21    640s] [ TimingReport           ]      6   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:26:21    640s] [ DrvReport              ]      2   0:00:02.9  (  21.7 % )     0:00:02.9 /  0:00:00.2    0.1
[10/15 23:26:21    640s] [ GenerateReports        ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:26:21    640s] [ MISC                   ]          0:00:01.0  (   7.4 % )     0:00:01.0 /  0:00:01.0    1.0
[10/15 23:26:21    640s] ---------------------------------------------------------------------------------------------
[10/15 23:26:21    640s]  optDesign TOTAL                    0:00:13.5  ( 100.0 % )     0:00:13.5 /  0:00:10.7    0.8
[10/15 23:26:21    640s] ---------------------------------------------------------------------------------------------
[10/15 23:26:21    640s] 
[10/15 23:26:21    640s] Deleting Cell Server ...
[10/15 23:26:40    647s] <CMD> saveDesign DLX_13
[10/15 23:26:40    647s] The in-memory database contained RC information but was not saved. To save 
[10/15 23:26:40    647s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/15 23:26:40    647s] so it should only be saved when it is really desired.
[10/15 23:26:40    647s] #% Begin save design ... (date=10/15 23:26:40, mem=1191.8M)
[10/15 23:26:40    647s] % Begin Save ccopt configuration ... (date=10/15 23:26:40, mem=1191.8M)
[10/15 23:26:40    647s] % End Save ccopt configuration ... (date=10/15 23:26:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1192.5M, current mem=1192.5M)
[10/15 23:26:40    647s] % Begin Save netlist data ... (date=10/15 23:26:40, mem=1192.5M)
[10/15 23:26:40    647s] Writing Binary DB to DLX_13.dat/DLX.v.bin in single-threaded mode...
[10/15 23:26:41    647s] % End Save netlist data ... (date=10/15 23:26:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=1192.5M, current mem=1192.5M)
[10/15 23:26:41    647s] Saving symbol-table file ...
[10/15 23:26:41    647s] Saving congestion map file DLX_13.dat/DLX.route.congmap.gz ...
[10/15 23:26:41    647s] % Begin Save AAE data ... (date=10/15 23:26:41, mem=1192.8M)
[10/15 23:26:41    647s] Saving AAE Data ...
[10/15 23:26:41    647s] % End Save AAE data ... (date=10/15 23:26:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.8M, current mem=1192.8M)
[10/15 23:26:41    647s] Saving preference file DLX_13.dat/gui.pref.tcl ...
[10/15 23:26:41    647s] Saving mode setting ...
[10/15 23:26:41    647s] Saving global file ...
[10/15 23:26:42    647s] % Begin Save floorplan data ... (date=10/15 23:26:42, mem=1193.1M)
[10/15 23:26:42    647s] Saving floorplan file ...
[10/15 23:26:42    647s] % End Save floorplan data ... (date=10/15 23:26:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1193.1M, current mem=1193.1M)
[10/15 23:26:42    647s] Saving Drc markers ...
[10/15 23:26:42    647s] ... No Drc file written since there is no markers found.
[10/15 23:26:42    648s] % Begin Save placement data ... (date=10/15 23:26:42, mem=1193.1M)
[10/15 23:26:42    648s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:26:42    648s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:26:42    648s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1398.2M) ***
[10/15 23:26:42    648s] % End Save placement data ... (date=10/15 23:26:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.1M, current mem=1193.1M)
[10/15 23:26:42    648s] % Begin Save routing data ... (date=10/15 23:26:42, mem=1193.1M)
[10/15 23:26:42    648s] Saving route file ...
[10/15 23:26:43    648s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1395.2M) ***
[10/15 23:26:43    648s] % End Save routing data ... (date=10/15 23:26:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=1193.1M, current mem=1193.1M)
[10/15 23:26:43    648s] Saving property file DLX_13.dat/DLX.prop
[10/15 23:26:43    648s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1398.2M) ***
[10/15 23:26:43    648s] #Saving pin access data to file DLX_13.dat/DLX.apa ...
[10/15 23:26:43    648s] #
[10/15 23:26:43    648s] % Begin Save power constraints data ... (date=10/15 23:26:43, mem=1193.1M)
[10/15 23:26:43    648s] % End Save power constraints data ... (date=10/15 23:26:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.1M, current mem=1193.1M)
[10/15 23:26:57    661s] Generated self-contained design DLX_13.dat
[10/15 23:26:58    662s] #% End save design ... (date=10/15 23:26:58, total cpu=0:00:15.0, real=0:00:18.0, peak res=1197.4M, current mem=1197.4M)
[10/15 23:26:58    662s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:26:58    662s] 
[10/15 23:26:58    662s] <CMD> saveDesign DLX_13
[10/15 23:26:58    662s] The in-memory database contained RC information but was not saved. To save 
[10/15 23:26:58    662s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/15 23:26:58    662s] so it should only be saved when it is really desired.
[10/15 23:26:58    662s] #% Begin save design ... (date=10/15 23:26:58, mem=1197.4M)
[10/15 23:26:58    662s] % Begin Save ccopt configuration ... (date=10/15 23:26:58, mem=1197.4M)
[10/15 23:26:58    662s] % End Save ccopt configuration ... (date=10/15 23:26:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.4M, current mem=1197.4M)
[10/15 23:26:58    662s] % Begin Save netlist data ... (date=10/15 23:26:58, mem=1197.4M)
[10/15 23:26:58    662s] Writing Binary DB to DLX_13.dat.tmp/DLX.v.bin in single-threaded mode...
[10/15 23:26:58    662s] % End Save netlist data ... (date=10/15 23:26:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.4M, current mem=1197.4M)
[10/15 23:26:58    662s] Saving symbol-table file ...
[10/15 23:26:58    662s] Saving congestion map file DLX_13.dat.tmp/DLX.route.congmap.gz ...
[10/15 23:26:59    662s] % Begin Save AAE data ... (date=10/15 23:26:59, mem=1197.4M)
[10/15 23:26:59    662s] Saving AAE Data ...
[10/15 23:26:59    662s] % End Save AAE data ... (date=10/15 23:26:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.4M, current mem=1197.4M)
[10/15 23:26:59    662s] Saving preference file DLX_13.dat.tmp/gui.pref.tcl ...
[10/15 23:26:59    662s] Saving mode setting ...
[10/15 23:26:59    662s] Saving global file ...
[10/15 23:26:59    663s] % Begin Save floorplan data ... (date=10/15 23:26:59, mem=1197.6M)
[10/15 23:26:59    663s] Saving floorplan file ...
[10/15 23:27:00    663s] % End Save floorplan data ... (date=10/15 23:27:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1197.6M, current mem=1197.6M)
[10/15 23:27:00    663s] Saving Drc markers ...
[10/15 23:27:00    663s] ... No Drc file written since there is no markers found.
[10/15 23:27:00    663s] % Begin Save placement data ... (date=10/15 23:27:00, mem=1197.6M)
[10/15 23:27:00    663s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:27:00    663s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:27:00    663s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1419.9M) ***
[10/15 23:27:00    663s] % End Save placement data ... (date=10/15 23:27:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
[10/15 23:27:00    663s] % Begin Save routing data ... (date=10/15 23:27:00, mem=1197.6M)
[10/15 23:27:00    663s] Saving route file ...
[10/15 23:27:00    663s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1416.9M) ***
[10/15 23:27:00    663s] % End Save routing data ... (date=10/15 23:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
[10/15 23:27:00    663s] Saving property file DLX_13.dat.tmp/DLX.prop
[10/15 23:27:00    663s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.9M) ***
[10/15 23:27:01    663s] #Saving pin access data to file DLX_13.dat.tmp/DLX.apa ...
[10/15 23:27:01    663s] #
[10/15 23:27:01    663s] % Begin Save power constraints data ... (date=10/15 23:27:01, mem=1197.6M)
[10/15 23:27:01    663s] % End Save power constraints data ... (date=10/15 23:27:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
[10/15 23:27:14    676s] Generated self-contained design DLX_13.dat.tmp
[10/15 23:27:15    677s] #% End save design ... (date=10/15 23:27:15, total cpu=0:00:14.6, real=0:00:17.0, peak res=1197.6M, current mem=1196.7M)
[10/15 23:27:15    677s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:27:15    677s] 
[10/15 23:27:15    677s] <CMD> saveDesign DLX_13
[10/15 23:27:15    677s] The in-memory database contained RC information but was not saved. To save 
[10/15 23:27:15    677s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/15 23:27:15    677s] so it should only be saved when it is really desired.
[10/15 23:27:15    677s] #% Begin save design ... (date=10/15 23:27:15, mem=1196.7M)
[10/15 23:27:15    677s] % Begin Save ccopt configuration ... (date=10/15 23:27:15, mem=1196.7M)
[10/15 23:27:15    677s] % End Save ccopt configuration ... (date=10/15 23:27:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:15    677s] % Begin Save netlist data ... (date=10/15 23:27:15, mem=1196.7M)
[10/15 23:27:15    677s] Writing Binary DB to DLX_13.dat.tmp/DLX.v.bin in single-threaded mode...
[10/15 23:27:15    677s] % End Save netlist data ... (date=10/15 23:27:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:15    677s] Saving symbol-table file ...
[10/15 23:27:15    677s] Saving congestion map file DLX_13.dat.tmp/DLX.route.congmap.gz ...
[10/15 23:27:16    677s] % Begin Save AAE data ... (date=10/15 23:27:16, mem=1196.7M)
[10/15 23:27:16    677s] Saving AAE Data ...
[10/15 23:27:16    677s] % End Save AAE data ... (date=10/15 23:27:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:16    677s] Saving preference file DLX_13.dat.tmp/gui.pref.tcl ...
[10/15 23:27:16    677s] Saving mode setting ...
[10/15 23:27:16    677s] Saving global file ...
[10/15 23:27:16    677s] % Begin Save floorplan data ... (date=10/15 23:27:16, mem=1196.7M)
[10/15 23:27:16    677s] Saving floorplan file ...
[10/15 23:27:17    677s] % End Save floorplan data ... (date=10/15 23:27:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:17    677s] Saving Drc markers ...
[10/15 23:27:17    677s] ... No Drc file written since there is no markers found.
[10/15 23:27:17    677s] % Begin Save placement data ... (date=10/15 23:27:17, mem=1196.7M)
[10/15 23:27:17    677s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:27:17    677s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:27:17    677s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1419.5M) ***
[10/15 23:27:17    677s] % End Save placement data ... (date=10/15 23:27:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:17    677s] % Begin Save routing data ... (date=10/15 23:27:17, mem=1196.7M)
[10/15 23:27:17    677s] Saving route file ...
[10/15 23:27:17    677s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1416.5M) ***
[10/15 23:27:17    677s] % End Save routing data ... (date=10/15 23:27:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:17    677s] Saving property file DLX_13.dat.tmp/DLX.prop
[10/15 23:27:17    677s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.5M) ***
[10/15 23:27:18    677s] #Saving pin access data to file DLX_13.dat.tmp/DLX.apa ...
[10/15 23:27:18    678s] #
[10/15 23:27:18    678s] % Begin Save power constraints data ... (date=10/15 23:27:18, mem=1196.7M)
[10/15 23:27:18    678s] % End Save power constraints data ... (date=10/15 23:27:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:33    692s] Generated self-contained design DLX_13.dat.tmp
[10/15 23:27:33    693s] #% End save design ... (date=10/15 23:27:33, total cpu=0:00:16.2, real=0:00:18.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:33    693s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:27:33    693s] 
[10/15 23:27:33    693s] <CMD> saveDesign DLX_13
[10/15 23:27:33    693s] The in-memory database contained RC information but was not saved. To save 
[10/15 23:27:33    693s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/15 23:27:33    693s] so it should only be saved when it is really desired.
[10/15 23:27:33    693s] #% Begin save design ... (date=10/15 23:27:33, mem=1196.7M)
[10/15 23:27:34    693s] % Begin Save ccopt configuration ... (date=10/15 23:27:33, mem=1196.7M)
[10/15 23:27:34    693s] % End Save ccopt configuration ... (date=10/15 23:27:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:34    693s] % Begin Save netlist data ... (date=10/15 23:27:34, mem=1196.7M)
[10/15 23:27:34    693s] Writing Binary DB to DLX_13.dat.tmp/DLX.v.bin in single-threaded mode...
[10/15 23:27:34    693s] % End Save netlist data ... (date=10/15 23:27:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:34    693s] Saving symbol-table file ...
[10/15 23:27:34    693s] Saving congestion map file DLX_13.dat.tmp/DLX.route.congmap.gz ...
[10/15 23:27:34    693s] % Begin Save AAE data ... (date=10/15 23:27:34, mem=1196.7M)
[10/15 23:27:34    693s] Saving AAE Data ...
[10/15 23:27:35    693s] % End Save AAE data ... (date=10/15 23:27:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:35    693s] Saving preference file DLX_13.dat.tmp/gui.pref.tcl ...
[10/15 23:27:35    693s] Saving mode setting ...
[10/15 23:27:35    693s] Saving global file ...
[10/15 23:27:35    694s] % Begin Save floorplan data ... (date=10/15 23:27:35, mem=1196.7M)
[10/15 23:27:35    694s] Saving floorplan file ...
[10/15 23:27:36    694s] % End Save floorplan data ... (date=10/15 23:27:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:36    694s] Saving Drc markers ...
[10/15 23:27:36    694s] ... No Drc file written since there is no markers found.
[10/15 23:27:36    694s] % Begin Save placement data ... (date=10/15 23:27:36, mem=1196.7M)
[10/15 23:27:36    694s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:27:36    694s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:27:36    694s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1419.0M) ***
[10/15 23:27:36    694s] % End Save placement data ... (date=10/15 23:27:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:36    694s] % Begin Save routing data ... (date=10/15 23:27:36, mem=1196.7M)
[10/15 23:27:36    694s] Saving route file ...
[10/15 23:27:36    694s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1416.0M) ***
[10/15 23:27:36    694s] % End Save routing data ... (date=10/15 23:27:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:36    694s] Saving property file DLX_13.dat.tmp/DLX.prop
[10/15 23:27:36    694s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.0M) ***
[10/15 23:27:37    694s] #Saving pin access data to file DLX_13.dat.tmp/DLX.apa ...
[10/15 23:27:37    694s] #
[10/15 23:27:37    694s] % Begin Save power constraints data ... (date=10/15 23:27:37, mem=1196.7M)
[10/15 23:27:37    694s] % End Save power constraints data ... (date=10/15 23:27:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:52    709s] Generated self-contained design DLX_13.dat.tmp
[10/15 23:27:52    709s] #% End save design ... (date=10/15 23:27:52, total cpu=0:00:16.1, real=0:00:19.0, peak res=1196.7M, current mem=1196.7M)
[10/15 23:27:52    709s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:27:52    709s] 
[10/15 23:28:27    722s] <CMD> win
[10/15 23:28:28    722s] XWindow dump put in file dlxscreen
[10/15 23:29:06    736s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/15 23:29:06    736s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
[10/15 23:29:06    736s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/15 23:29:06    736s] Effort level <high> specified for reg2reg path_group
[10/15 23:29:06    736s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1420.3M
[10/15 23:29:06    736s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1420.3M
[10/15 23:29:06    736s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1420.3M
[10/15 23:29:06    736s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.016, MEM:1437.1M
[10/15 23:29:06    736s] Fast DP-INIT is on for default
[10/15 23:29:06    736s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.030, MEM:1437.1M
[10/15 23:29:06    736s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.035, MEM:1437.1M
[10/15 23:29:06    736s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1437.1M
[10/15 23:29:06    736s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1437.1M
[10/15 23:29:09    737s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.135  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/15 23:29:09    737s] Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[10/15 23:29:09    737s] Total CPU time: 0.68 sec
[10/15 23:29:09    737s] Total Real time: 3.0 sec
[10/15 23:29:09    737s] Total Memory Usage: 1373.082031 Mbytes
[10/15 23:29:09    737s] Info: pop threads available for lower-level modules during optimization.
[10/15 23:29:09    737s] 
[10/15 23:29:09    737s] =============================================================================================
[10/15 23:29:09    737s]  Final TAT Report for timeDesign
[10/15 23:29:09    737s] =============================================================================================
[10/15 23:29:09    737s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:29:09    737s] ---------------------------------------------------------------------------------------------
[10/15 23:29:09    737s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:29:09    737s] [ TimingUpdate           ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:29:09    737s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:03.0 /  0:00:00.5    0.2
[10/15 23:29:09    737s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/15 23:29:09    737s] [ DrvReport              ]      1   0:00:02.5  (  81.0 % )     0:00:02.6 /  0:00:00.2    0.1
[10/15 23:29:09    737s] [ GenerateReports        ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:29:09    737s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[10/15 23:29:09    737s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/15 23:29:09    737s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:29:09    737s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:29:09    737s] [ GenerateDrvReportData  ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/15 23:29:09    737s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:29:09    737s] [ MISC                   ]          0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/15 23:29:09    737s] ---------------------------------------------------------------------------------------------
[10/15 23:29:09    737s]  timeDesign TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:00.7    0.2
[10/15 23:29:09    737s] ---------------------------------------------------------------------------------------------
[10/15 23:29:09    737s] 
[10/15 23:29:21    741s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/15 23:29:21    741s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
[10/15 23:29:21    741s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/15 23:29:21    741s] Effort level <high> specified for reg2reg path_group
[10/15 23:29:21    741s] All LLGs are deleted
[10/15 23:29:21    741s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.014, MEM:1366.9M
[10/15 23:29:21    741s] Fast DP-INIT is on for default
[10/15 23:29:21    741s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.030, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1366.9M
[10/15 23:29:21    741s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1366.9M
[10/15 23:29:21    741s] Starting delay calculation for Hold views
[10/15 23:29:21    741s] #################################################################################
[10/15 23:29:21    741s] # Design Stage: PostRoute
[10/15 23:29:21    741s] # Design Name: DLX
[10/15 23:29:21    741s] # Design Mode: 90nm
[10/15 23:29:21    741s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:29:21    741s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:29:21    741s] # Signoff Settings: SI Off 
[10/15 23:29:21    741s] #################################################################################
[10/15 23:29:21    741s] Calculate delays in Single mode...
[10/15 23:29:21    741s] Topological Sorting (REAL = 0:00:00.0, MEM = 1364.9M, InitMEM = 1364.9M)
[10/15 23:29:21    741s] Start delay calculation (fullDC) (1 T). (MEM=1364.87)
[10/15 23:29:21    741s] End AAE Lib Interpolated Model. (MEM=1376.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:29:22    742s] Total number of fetched objects 1222
[10/15 23:29:22    742s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:29:22    742s] End delay calculation. (MEM=1392.07 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:29:22    742s] End delay calculation (fullDC). (MEM=1392.07 CPU=0:00:01.0 REAL=0:00:01.0)
[10/15 23:29:22    742s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1392.1M) ***
[10/15 23:29:22    742s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:12:23 mem=1392.1M)
[10/15 23:29:22    742s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.180  |  0.078  | -0.180  |
|           TNS (ns):| -1.910  |  0.000  | -1.910  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   26    |   13    |   19    |
+--------------------+---------+---------+---------+

Density: 7.492%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[10/15 23:29:22    742s] Total CPU time: 1.63 sec
[10/15 23:29:22    742s] Total Real time: 1.0 sec
[10/15 23:29:22    742s] Total Memory Usage: 1329.550781 Mbytes
[10/15 23:29:22    742s] 
[10/15 23:29:22    742s] =============================================================================================
[10/15 23:29:22    742s]  Final TAT Report for timeDesign
[10/15 23:29:22    742s] =============================================================================================
[10/15 23:29:22    742s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/15 23:29:22    742s] ---------------------------------------------------------------------------------------------
[10/15 23:29:22    742s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/15 23:29:22    742s] [ TimingUpdate           ]      1   0:00:00.1  (   3.8 % )     0:00:01.1 /  0:00:01.1    1.0
[10/15 23:29:22    742s] [ FullDelayCalc          ]      1   0:00:01.0  (  63.9 % )     0:00:01.0 /  0:00:01.0    1.0
[10/15 23:29:22    742s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.3 % )     0:00:01.3 /  0:00:01.3    1.0
[10/15 23:29:22    742s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/15 23:29:22    742s] [ GenerateReports        ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/15 23:29:22    742s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/15 23:29:22    742s] [ MISC                   ]          0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/15 23:29:22    742s] ---------------------------------------------------------------------------------------------
[10/15 23:29:22    742s]  timeDesign TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[10/15 23:29:22    742s] ---------------------------------------------------------------------------------------------
[10/15 23:29:22    742s] 
[10/15 23:29:45    750s] <CMD> getAnalysisMode -checkType
[10/15 23:29:45    750s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[10/15 23:30:00    756s] <CMD> get_time_unit
[10/15 23:30:00    756s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[10/15 23:30:00    756s] #################################################################################
[10/15 23:30:00    756s] # Design Stage: PostRoute
[10/15 23:30:00    756s] # Design Name: DLX
[10/15 23:30:00    756s] # Design Mode: 90nm
[10/15 23:30:00    756s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:30:00    756s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:30:00    756s] # Signoff Settings: SI Off 
[10/15 23:30:00    756s] #################################################################################
[10/15 23:30:00    756s] Calculate delays in Single mode...
[10/15 23:30:00    756s] Topological Sorting (REAL = 0:00:00.0, MEM = 1332.8M, InitMEM = 1332.8M)
[10/15 23:30:00    756s] Start delay calculation (fullDC) (1 T). (MEM=1332.84)
[10/15 23:30:00    756s] End AAE Lib Interpolated Model. (MEM=1344.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:30:01    757s] Total number of fetched objects 1222
[10/15 23:30:01    757s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:30:01    757s] End delay calculation. (MEM=1392.05 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:30:01    757s] End delay calculation (fullDC). (MEM=1392.05 CPU=0:00:00.9 REAL=0:00:01.0)
[10/15 23:30:01    757s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1392.0M) ***
[10/15 23:30:01    757s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[10/15 23:30:01    757s] Parsing file top.mtarpt...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] <CMD> get_power_analysis_mode -leakage_power_view -quiet
[10/15 23:30:02    757s] <CMD> get_power_analysis_mode -analysis_view -quiet
[10/15 23:30:02    757s] <CMD> get_power_analysis_mode -state_dependent_leakage -quiet
[10/15 23:30:02    757s] <CMD> get_power_analysis_mode -dynamic_power_view -quiet
[10/15 23:30:02    757s] <CMD> get_power_analysis_mode -analysis_view -quiet
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:30:02    757s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:30:02    757s] Summary for sequential cells identification: 
[10/15 23:30:02    757s]   Identified SBFF number: 16
[10/15 23:30:02    757s]   Identified MBFF number: 0
[10/15 23:30:02    757s]   Identified SB Latch number: 0
[10/15 23:30:02    757s]   Identified MB Latch number: 0
[10/15 23:30:02    757s]   Not identified SBFF number: 0
[10/15 23:30:02    757s]   Not identified MBFF number: 0
[10/15 23:30:02    757s]   Not identified SB Latch number: 0
[10/15 23:30:02    757s]   Not identified MB Latch number: 0
[10/15 23:30:02    757s]   Number of sequential cells which are not FFs: 13
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Visiting view : default
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:30:02    757s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:30:02    757s]  Setting StdDelay to 10.10
[10/15 23:30:02    757s] Creating Cell Server, finished. 
[10/15 23:30:02    757s] 
[10/15 23:30:02    757s] Deleting Cell Server ...
[10/15 23:32:06    804s] <CMD> setExtractRCMode -engine postRoute -effortLevel low
[10/15 23:32:06    804s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 1846 access done (mem: 1392.043M)
[10/15 23:32:06    804s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/15 23:32:06    804s] Type 'man IMPEXT-3493' for more detail.
[10/15 23:32:36    814s] <CMD> extractRC
[10/15 23:32:36    814s] Extraction called for design 'DLX' of instances=5172 and nets=8006 using extraction engine 'postRoute' at effort level 'low' .
[10/15 23:32:36    814s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/15 23:32:36    814s] Type 'man IMPEXT-3530' for more detail.
[10/15 23:32:36    814s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/15 23:32:36    814s] RC Extraction called in multi-corner(1) mode.
[10/15 23:32:36    814s] Process corner(s) are loaded.
[10/15 23:32:36    814s]  Corner: standard
[10/15 23:32:36    814s] extractDetailRC Option : -outfile /tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d -maxResLength 200  -extended
[10/15 23:32:36    814s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/15 23:32:36    814s]       RC Corner Indexes            0   
[10/15 23:32:36    814s] Capacitance Scaling Factor   : 1.00000 
[10/15 23:32:36    814s] Coupling Cap. Scaling Factor : 1.00000 
[10/15 23:32:36    814s] Resistance Scaling Factor    : 1.00000 
[10/15 23:32:36    814s] Clock Cap. Scaling Factor    : 1.00000 
[10/15 23:32:36    814s] Clock Res. Scaling Factor    : 1.00000 
[10/15 23:32:36    814s] Shrink Factor                : 1.00000
[10/15 23:32:36    814s] LayerId::1 widthSet size::4
[10/15 23:32:36    814s] LayerId::2 widthSet size::4
[10/15 23:32:36    814s] LayerId::3 widthSet size::4
[10/15 23:32:36    814s] LayerId::4 widthSet size::4
[10/15 23:32:36    814s] LayerId::5 widthSet size::4
[10/15 23:32:36    814s] LayerId::6 widthSet size::4
[10/15 23:32:36    814s] LayerId::7 widthSet size::4
[10/15 23:32:36    814s] LayerId::8 widthSet size::4
[10/15 23:32:36    814s] LayerId::9 widthSet size::4
[10/15 23:32:36    814s] LayerId::10 widthSet size::3
[10/15 23:32:36    814s] Initializing multi-corner capacitance tables ... 
[10/15 23:32:36    814s] Initializing multi-corner resistance tables ...
[10/15 23:32:36    814s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052448 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:32:36    814s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1349.0M)
[10/15 23:32:36    814s] Creating parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for storing RC.
[10/15 23:32:36    814s] Extracted 10.0223% (CPU Time= 0:00:00.1  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 20.0184% (CPU Time= 0:00:00.2  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 30.0144% (CPU Time= 0:00:00.2  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 40.0236% (CPU Time= 0:00:00.2  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 50.0197% (CPU Time= 0:00:00.2  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 60.0158% (CPU Time= 0:00:00.2  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 70.025% (CPU Time= 0:00:00.2  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 80.021% (CPU Time= 0:00:00.3  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 90.0171% (CPU Time= 0:00:00.3  MEM= 1422.6M)
[10/15 23:32:36    814s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1422.6M)
[10/15 23:32:37    814s] Number of Extracted Resistors     : 12750
[10/15 23:32:37    814s] Number of Extracted Ground Cap.   : 13778
[10/15 23:32:37    814s] Number of Extracted Coupling Cap. : 0
[10/15 23:32:37    814s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1406.598M)
[10/15 23:32:37    814s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1406.598M)
[10/15 23:32:37    814s] processing rcdb (/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d) for hinst (top) of cell (DLX);
[10/15 23:32:37    815s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 0 access done (mem: 1406.598M)
[10/15 23:32:37    815s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1406.598M)
[10/15 23:32:37    815s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1406.598M)
[10/15 23:33:02    823s] invalid command name "reOut"
[10/15 23:33:14    828s] <CMD> rcOut -spef DLX.spef
[10/15 23:33:14    828s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1397.082M)
[10/15 23:33:14    828s] RC Out has the following PVT Info:
[10/15 23:33:14    828s]    RC-typical 
[10/15 23:33:14    828s] Dumping Spef file.....
[10/15 23:33:14    828s] Printing D_NET...
[10/15 23:33:14    828s] RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1397.1M)
[10/15 23:33:14    828s] Closing parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d': 923 access done (mem: 1397.082M)
[10/15 23:33:30    833s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[10/15 23:33:30    833s] VERIFY_CONNECTIVITY use new engine.
[10/15 23:33:30    833s] 
[10/15 23:33:30    833s] ******** Start: VERIFY CONNECTIVITY ********
[10/15 23:33:30    833s] Start Time: Tue Oct 15 23:33:30 2024
[10/15 23:33:30    833s] 
[10/15 23:33:30    833s] Design Name: DLX
[10/15 23:33:30    833s] Database Units: 2000
[10/15 23:33:30    833s] Design Boundary: (0.0000, 0.0000) (162.8300, 161.2800)
[10/15 23:33:30    833s] Error Limit = 1000; Warning Limit = 50
[10/15 23:33:30    833s] Check all nets
[10/15 23:33:30    834s] **** 23:33:30 **** Processed 5000 nets.
[10/15 23:33:30    834s] 
[10/15 23:33:30    834s] Begin Summary 
[10/15 23:33:30    834s]   Found no problems or warnings.
[10/15 23:33:30    834s] End Summary
[10/15 23:33:30    834s] 
[10/15 23:33:30    834s] End Time: Tue Oct 15 23:33:30 2024
[10/15 23:33:30    834s] Time Elapsed: 0:00:00.0
[10/15 23:33:30    834s] 
[10/15 23:33:30    834s] ******** End: VERIFY CONNECTIVITY ********
[10/15 23:33:30    834s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/15 23:33:30    834s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[10/15 23:33:30    834s] 
[10/15 23:34:36    857s] <CMD> report_power > dlx_innovus_power.txt
[10/15 23:34:36    857s] 
[10/15 23:34:36    857s] Power Net Detected:
[10/15 23:34:36    857s]         Voltage	    Name
[10/15 23:34:36    857s]              0V	    gnd
[10/15 23:34:36    857s]            1.1V	    vdd
[10/15 23:34:36    857s] #################################################################################
[10/15 23:34:36    857s] # Design Stage: PostRoute
[10/15 23:34:36    857s] # Design Name: DLX
[10/15 23:34:36    857s] # Design Mode: 90nm
[10/15 23:34:36    857s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:34:36    857s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:34:36    857s] # Signoff Settings: SI Off 
[10/15 23:34:36    857s] #################################################################################
[10/15 23:34:37    857s] Calculate delays in Single mode...
[10/15 23:34:37    857s] Topological Sorting (REAL = 0:00:00.0, MEM = 1395.1M, InitMEM = 1395.1M)
[10/15 23:34:37    857s] Start delay calculation (fullDC) (1 T). (MEM=1395.08)
[10/15 23:34:37    857s] LayerId::1 widthSet size::4
[10/15 23:34:37    857s] LayerId::2 widthSet size::4
[10/15 23:34:37    857s] LayerId::3 widthSet size::4
[10/15 23:34:37    857s] LayerId::4 widthSet size::4
[10/15 23:34:37    857s] LayerId::5 widthSet size::4
[10/15 23:34:37    857s] LayerId::6 widthSet size::4
[10/15 23:34:37    857s] LayerId::7 widthSet size::4
[10/15 23:34:37    857s] LayerId::8 widthSet size::4
[10/15 23:34:37    857s] LayerId::9 widthSet size::4
[10/15 23:34:37    857s] LayerId::10 widthSet size::3
[10/15 23:34:37    857s] Initializing multi-corner capacitance tables ... 
[10/15 23:34:37    857s] Initializing multi-corner resistance tables ...
[10/15 23:34:37    857s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052448 ; aWlH: 0.000000 ; Pmax: 0.817000 ; wcR: 0.463400 ; newSi: 0.075800 ; pMod: 83 ; 
[10/15 23:34:37    857s] End AAE Lib Interpolated Model. (MEM=1406.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:34:37    857s] Opening parasitic data file '/tmp/innovus_temp_15210_localhost.localdomain_ms24.11_zTmKXv/DLX_15210_xtdV0c.rcdb.d' for reading (mem: 1406.598M)
[10/15 23:34:37    857s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1406.6M)
[10/15 23:34:38    858s] Total number of fetched objects 1222
[10/15 23:34:38    858s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:34:38    858s] End delay calculation. (MEM=1422.28 CPU=0:00:00.8 REAL=0:00:01.0)
[10/15 23:34:38    858s] End delay calculation (fullDC). (MEM=1422.28 CPU=0:00:01.1 REAL=0:00:01.0)
[10/15 23:34:38    858s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1422.3M) ***
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Power Analysis
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s]              0V	    gnd
[10/15 23:34:38    858s]            1.1V	    vdd
[10/15 23:34:38    858s] Begin Processing Timing Library for Power Calculation
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Processing Timing Library for Power Calculation
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Processing Power Net/Grid for Power Calculation
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1167.13MB/2587.41MB/1243.80MB)
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Processing Timing Window Data for Power Calculation
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Clk(2500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1167.25MB/2587.41MB/1243.80MB)
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Processing User Attributes
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1167.30MB/2587.41MB/1243.80MB)
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Processing Signal Activity
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1167.57MB/2587.41MB/1243.80MB)
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] Begin Power Computation
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s]       ----------------------------------------------------------
[10/15 23:34:38    858s]       # of cell(s) missing both power/leakage table: 0
[10/15 23:34:38    858s]       # of cell(s) missing power table: 0
[10/15 23:34:38    858s]       # of cell(s) missing leakage table: 0
[10/15 23:34:38    858s]       # of MSMV cell(s) missing power_level: 0
[10/15 23:34:38    858s]       ----------------------------------------------------------
[10/15 23:34:38    858s] 
[10/15 23:34:38    858s] 
[10/15 23:34:38    859s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.00MB/2587.41MB/1243.80MB)
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] Begin Processing User Attributes
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.00MB/2587.41MB/1243.80MB)
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.07MB/2587.41MB/1243.80MB)
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] *
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] 
[10/15 23:34:38    859s] Total Power
[10/15 23:34:38    859s] -----------------------------------------------------------------------------------------
[10/15 23:34:38    859s] Total Internal Power:        3.24345870 	   64.8895%%
[10/15 23:34:38    859s] Total Switching Power:       1.72189988 	   34.4488%%
[10/15 23:34:38    859s] Total Leakage Power:         0.03307869 	    0.6618%%
[10/15 23:34:38    859s] Total Power:                 4.99843730
[10/15 23:34:38    859s] -----------------------------------------------------------------------------------------
[10/15 23:34:38    859s] Processing average sequential pin duty cycle 
[10/15 23:34:38    859s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:34:38    859s] Summary for sequential cells identification: 
[10/15 23:34:38    859s]   Identified SBFF number: 16
[10/15 23:34:38    859s]   Identified MBFF number: 0
[10/15 23:34:38    859s]   Identified SB Latch number: 0
[10/15 23:34:38    859s]   Identified MB Latch number: 0
[10/15 23:34:38    859s]   Not identified SBFF number: 0
[10/15 23:34:38    859s]   Not identified MBFF number: 0
[10/15 23:34:38    859s]   Not identified SB Latch number: 0
[10/15 23:34:38    859s]   Not identified MB Latch number: 0
[10/15 23:34:38    859s]   Number of sequential cells which are not FFs: 13
[10/15 23:34:38    859s]  Visiting view : default
[10/15 23:34:38    859s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:34:38    859s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:34:38    859s]  Visiting view : default
[10/15 23:34:38    859s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:34:38    859s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:34:38    859s]  Setting StdDelay to 10.10
[10/15 23:34:38    859s] Creating Cell Server, finished. 
[10/15 23:34:38    859s] 
[10/15 23:34:54    864s] <CMD> reportGateCount -level 5 -limit 100 -outfile DLX.gateCount
[10/15 23:34:54    864s] Gate area 0.7980 um^2
[10/15 23:34:54    864s] [0] DLX Gates=2165 Cells=991 Area=1728.2 um^2
[10/15 23:34:54    864s] [1] DATAPATH_I Gates=1980 Cells=903 Area=1580.6 um^2
[10/15 23:34:54    864s] [2] DATAPATH_I/D_STAGE Gates=217 Cells=78 Area=173.7 um^2
[10/15 23:34:54    864s] [2] DATAPATH_I/EX_STAGE Gates=1667 Cells=767 Area=1330.5 um^2
[10/15 23:34:54    864s] [3] DATAPATH_I/EX_STAGE/EXU_ALU Gates=1667 Cells=767 Area=1330.5 um^2
[10/15 23:34:54    864s] [4] DATAPATH_I/EX_STAGE/EXU_ALU/sra_42 Gates=137 Cells=107 Area=109.9 um^2
[10/15 23:34:54    864s] [4] DATAPATH_I/EX_STAGE/EXU_ALU/sll_41 Gates=223 Cells=105 Area=178.5 um^2
[10/15 23:34:54    864s] [4] DATAPATH_I/EX_STAGE/EXU_ALU/add_35 Gates=168 Cells=33 Area=134.6 um^2
[10/15 23:34:54    864s] [4] DATAPATH_I/EX_STAGE/EXU_ALU/r62 Gates=189 Cells=65 Area=151.4 um^2
[10/15 23:34:54    864s] [4] DATAPATH_I/EX_STAGE/EXU_ALU/mult_37 Gates=797 Cells=330 Area=636.3 um^2
[10/15 23:34:54    864s] [1] CU_I Gates=185 Cells=88 Area=147.6 um^2
[10/15 23:35:10    870s] <CMD> saveNetlist DLX_netlist.v
[10/15 23:35:10    870s] Writing Netlist "DLX_netlist.v" ...
[10/15 23:35:16    872s] <CMD> getCTSMode -engine -quiet
[10/15 23:35:19    873s] <CMD> all_hold_analysis_views 
[10/15 23:35:19    873s] <CMD> all_setup_analysis_views 
[10/15 23:35:28    876s] <CMD> write_sdf  -ideal_clock_network DLX_time.sdf
[10/15 23:35:28    876s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[10/15 23:35:28    876s] #################################################################################
[10/15 23:35:28    876s] # Design Stage: PostRoute
[10/15 23:35:28    876s] # Design Name: DLX
[10/15 23:35:28    876s] # Design Mode: 90nm
[10/15 23:35:28    876s] # Analysis Mode: MMMC Non-OCV 
[10/15 23:35:28    876s] # Parasitics Mode: SPEF/RCDB 
[10/15 23:35:28    876s] # Signoff Settings: SI Off 
[10/15 23:35:28    876s] #################################################################################
[10/15 23:35:28    877s] Topological Sorting (REAL = 0:00:00.0, MEM = 1410.8M, InitMEM = 1410.8M)
[10/15 23:35:28    877s] Start delay calculation (fullDC) (1 T). (MEM=1410.76)
[10/15 23:35:28    877s] End AAE Lib Interpolated Model. (MEM=1418.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:35:29    878s] Total number of fetched objects 1222
[10/15 23:35:29    878s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/15 23:35:29    878s] End delay calculation. (MEM=1418.97 CPU=0:00:01.1 REAL=0:00:01.0)
[10/15 23:35:29    878s] End delay calculation (fullDC). (MEM=1418.97 CPU=0:00:01.2 REAL=0:00:01.0)
[10/15 23:35:29    878s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1419.0M) ***
[10/15 23:36:02    890s] <CMD> saveDesign DLX_finished
[10/15 23:36:03    890s] The in-memory database contained RC information but was not saved. To save 
[10/15 23:36:03    890s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/15 23:36:03    890s] so it should only be saved when it is really desired.
[10/15 23:36:03    890s] #% Begin save design ... (date=10/15 23:36:03, mem=1133.0M)
[10/15 23:36:03    890s] % Begin Save ccopt configuration ... (date=10/15 23:36:03, mem=1133.0M)
[10/15 23:36:03    890s] % End Save ccopt configuration ... (date=10/15 23:36:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
[10/15 23:36:03    890s] % Begin Save netlist data ... (date=10/15 23:36:03, mem=1133.3M)
[10/15 23:36:03    890s] Writing Binary DB to DLX_finished.dat/DLX.v.bin in single-threaded mode...
[10/15 23:36:03    890s] % End Save netlist data ... (date=10/15 23:36:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
[10/15 23:36:03    890s] Saving symbol-table file ...
[10/15 23:36:03    890s] Saving congestion map file DLX_finished.dat/DLX.route.congmap.gz ...
[10/15 23:36:04    890s] % Begin Save AAE data ... (date=10/15 23:36:04, mem=1133.3M)
[10/15 23:36:04    890s] Saving AAE Data ...
[10/15 23:36:04    890s] % End Save AAE data ... (date=10/15 23:36:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
[10/15 23:36:04    890s] Saving preference file DLX_finished.dat/gui.pref.tcl ...
[10/15 23:36:04    890s] Saving mode setting ...
[10/15 23:36:04    890s] Saving global file ...
[10/15 23:36:04    890s] % Begin Save floorplan data ... (date=10/15 23:36:04, mem=1133.4M)
[10/15 23:36:04    890s] Saving floorplan file ...
[10/15 23:36:04    890s] % End Save floorplan data ... (date=10/15 23:36:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
[10/15 23:36:04    890s] Saving Drc markers ...
[10/15 23:36:04    890s] ... No Drc file written since there is no markers found.
[10/15 23:36:05    890s] % Begin Save placement data ... (date=10/15 23:36:04, mem=1133.4M)
[10/15 23:36:05    890s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:36:05    890s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:36:05    890s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1334.3M) ***
[10/15 23:36:05    890s] % End Save placement data ... (date=10/15 23:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
[10/15 23:36:05    890s] % Begin Save routing data ... (date=10/15 23:36:05, mem=1133.4M)
[10/15 23:36:05    890s] Saving route file ...
[10/15 23:36:05    890s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1331.3M) ***
[10/15 23:36:05    891s] % End Save routing data ... (date=10/15 23:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
[10/15 23:36:05    891s] Saving property file DLX_finished.dat/DLX.prop
[10/15 23:36:05    891s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1334.3M) ***
[10/15 23:36:05    891s] #Saving pin access data to file DLX_finished.dat/DLX.apa ...
[10/15 23:36:05    891s] #
[10/15 23:36:06    891s] % Begin Save power constraints data ... (date=10/15 23:36:06, mem=1133.4M)
[10/15 23:36:06    891s] % End Save power constraints data ... (date=10/15 23:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
[10/15 23:36:21    906s] Generated self-contained design DLX_finished.dat
[10/15 23:36:22    906s] #% End save design ... (date=10/15 23:36:21, total cpu=0:00:16.6, real=0:00:19.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:22    906s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:36:22    906s] 
[10/15 23:36:22    906s] <CMD> saveDesign DLX_finished
[10/15 23:36:22    906s] The in-memory database contained RC information but was not saved. To save 
[10/15 23:36:22    906s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/15 23:36:22    906s] so it should only be saved when it is really desired.
[10/15 23:36:22    906s] #% Begin save design ... (date=10/15 23:36:22, mem=1134.0M)
[10/15 23:36:22    906s] % Begin Save ccopt configuration ... (date=10/15 23:36:22, mem=1134.0M)
[10/15 23:36:22    907s] % End Save ccopt configuration ... (date=10/15 23:36:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:22    907s] % Begin Save netlist data ... (date=10/15 23:36:22, mem=1134.0M)
[10/15 23:36:22    907s] Writing Binary DB to DLX_finished.dat.tmp/DLX.v.bin in single-threaded mode...
[10/15 23:36:22    907s] % End Save netlist data ... (date=10/15 23:36:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:22    907s] Saving symbol-table file ...
[10/15 23:36:22    907s] Saving congestion map file DLX_finished.dat.tmp/DLX.route.congmap.gz ...
[10/15 23:36:22    907s] % Begin Save AAE data ... (date=10/15 23:36:22, mem=1134.0M)
[10/15 23:36:22    907s] Saving AAE Data ...
[10/15 23:36:22    907s] % End Save AAE data ... (date=10/15 23:36:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:23    907s] Saving preference file DLX_finished.dat.tmp/gui.pref.tcl ...
[10/15 23:36:23    907s] Saving mode setting ...
[10/15 23:36:23    907s] Saving global file ...
[10/15 23:36:23    907s] % Begin Save floorplan data ... (date=10/15 23:36:23, mem=1134.0M)
[10/15 23:36:23    907s] Saving floorplan file ...
[10/15 23:36:23    907s] % End Save floorplan data ... (date=10/15 23:36:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:23    907s] Saving Drc markers ...
[10/15 23:36:23    907s] ... No Drc file written since there is no markers found.
[10/15 23:36:23    907s] % Begin Save placement data ... (date=10/15 23:36:23, mem=1134.0M)
[10/15 23:36:23    907s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/15 23:36:23    907s] Save Adaptive View Pruning View Names to Binary file
[10/15 23:36:23    907s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1332.8M) ***
[10/15 23:36:23    907s] % End Save placement data ... (date=10/15 23:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:23    907s] % Begin Save routing data ... (date=10/15 23:36:23, mem=1134.0M)
[10/15 23:36:23    907s] Saving route file ...
[10/15 23:36:24    907s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1329.8M) ***
[10/15 23:36:24    907s] % End Save routing data ... (date=10/15 23:36:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:24    907s] Saving property file DLX_finished.dat.tmp/DLX.prop
[10/15 23:36:24    907s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1332.8M) ***
[10/15 23:36:24    907s] #Saving pin access data to file DLX_finished.dat.tmp/DLX.apa ...
[10/15 23:36:24    907s] #
[10/15 23:36:24    907s] % Begin Save power constraints data ... (date=10/15 23:36:24, mem=1134.0M)
[10/15 23:36:24    907s] % End Save power constraints data ... (date=10/15 23:36:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[10/15 23:36:37    920s] Generated self-contained design DLX_finished.dat.tmp
[10/15 23:36:38    921s] #% End save design ... (date=10/15 23:36:38, total cpu=0:00:14.3, real=0:00:16.0, peak res=1134.1M, current mem=1134.1M)
[10/15 23:36:38    921s] *** Message Summary: 0 warning(s), 0 error(s)
[10/15 23:36:38    921s] 
