
sync-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c74  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08006eac  08006eac  00007eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006fa0  08006fa0  00007fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006fa8  08006fa8  00007fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006fac  08006fac  00007fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000020  20000000  08006fb0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001b8  20000020  08006fd0  00008020  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001d8  08006fd0  000081d8  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016755  00000000  00000000  00008056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002ca7  00000000  00000000  0001e7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000013b8  00000000  00000000  00021458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f47  00000000  00000000  00022810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002f216  00000000  00000000  00023757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00018d37  00000000  00000000  0005296d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001295a1  00000000  00000000  0006b6a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00194c45  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000052e0  00000000  00000000  00194c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  00199f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000020 	.word	0x20000020
 8000254:	00000000 	.word	0x00000000
 8000258:	08006e94 	.word	0x08006e94

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000024 	.word	0x20000024
 8000274:	08006e94 	.word	0x08006e94

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000288:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	@ 0x28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d003      	beq.n	8000610 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000608:	f06f 0301 	mvn.w	r3, #1
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
 800060e:	e023      	b.n	8000658 <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d10e      	bne.n	8000634 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <BSP_LED_Init+0x70>)
 8000618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800061c:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <BSP_LED_Init+0x70>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000626:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <BSP_LED_Init+0x70>)
 8000628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000634:	2320      	movs	r3, #32
 8000636:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000638:	2301      	movs	r3, #1
 800063a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000640:	2303      	movs	r3, #3
 8000642:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4a08      	ldr	r2, [pc, #32]	@ (8000668 <BSP_LED_Init+0x74>)
 8000648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800064c:	f107 0210 	add.w	r2, r7, #16
 8000650:	4611      	mov	r1, r2
 8000652:	4618      	mov	r0, r3
 8000654:	f001 f832 	bl	80016bc <HAL_GPIO_Init>
  }

  return ret;
 8000658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800065a:	4618      	mov	r0, r3
 800065c:	3728      	adds	r7, #40	@ 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	46020c00 	.word	0x46020c00
 8000668:	20000004 	.word	0x20000004

0800066c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	460a      	mov	r2, r1
 8000676:	71fb      	strb	r3, [r7, #7]
 8000678:	4613      	mov	r3, r2
 800067a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800067c:	4b30      	ldr	r3, [pc, #192]	@ (8000740 <BSP_PB_Init+0xd4>)
 800067e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000682:	4a2f      	ldr	r2, [pc, #188]	@ (8000740 <BSP_PB_Init+0xd4>)
 8000684:	f043 0304 	orr.w	r3, r3, #4
 8000688:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800068c:	4b2c      	ldr	r3, [pc, #176]	@ (8000740 <BSP_PB_Init+0xd4>)
 800068e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80006a0:	2302      	movs	r3, #2
 80006a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10c      	bne.n	80006c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	4a23      	ldr	r2, [pc, #140]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ba:	f107 020c 	add.w	r2, r7, #12
 80006be:	4611      	mov	r1, r2
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fffb 	bl	80016bc <HAL_GPIO_Init>
 80006c6:	e036      	b.n	8000736 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80006c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <BSP_PB_Init+0xdc>)
 80006ca:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	4a1d      	ldr	r2, [pc, #116]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006d4:	f107 020c 	add.w	r2, r7, #12
 80006d8:	4611      	mov	r1, r2
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 ffee 	bl	80016bc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80006e0:	79fa      	ldrb	r2, [r7, #7]
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4a18      	ldr	r2, [pc, #96]	@ (800074c <BSP_PB_Init+0xe0>)
 80006ec:	441a      	add	r2, r3
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	4917      	ldr	r1, [pc, #92]	@ (8000750 <BSP_PB_Init+0xe4>)
 80006f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006f6:	4619      	mov	r1, r3
 80006f8:	4610      	mov	r0, r2
 80006fa:	f000 ff83 	bl	8001604 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80006fe:	79fa      	ldrb	r2, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4a10      	ldr	r2, [pc, #64]	@ (800074c <BSP_PB_Init+0xe0>)
 800070a:	1898      	adds	r0, r3, r2
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	4a11      	ldr	r2, [pc, #68]	@ (8000754 <BSP_PB_Init+0xe8>)
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	461a      	mov	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f000 ff48 	bl	80015ac <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800071c:	2018      	movs	r0, #24
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	4a0d      	ldr	r2, [pc, #52]	@ (8000758 <BSP_PB_Init+0xec>)
 8000722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000726:	2200      	movs	r2, #0
 8000728:	4619      	mov	r1, r3
 800072a:	f000 fa7b 	bl	8000c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800072e:	2318      	movs	r3, #24
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fa91 	bl	8000c58 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000736:	2300      	movs	r3, #0
}
 8000738:	4618      	mov	r0, r3
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	46020c00 	.word	0x46020c00
 8000744:	20000008 	.word	0x20000008
 8000748:	10110000 	.word	0x10110000
 800074c:	2000003c 	.word	0x2000003c
 8000750:	08006eac 	.word	0x08006eac
 8000754:	2000000c 	.word	0x2000000c
 8000758:	20000010 	.word	0x20000010

0800075c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	4413      	add	r3, r2
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	4a04      	ldr	r2, [pc, #16]	@ (8000784 <BSP_PB_IRQHandler+0x28>)
 8000772:	4413      	add	r3, r2
 8000774:	4618      	mov	r0, r3
 8000776:	f000 ff59 	bl	800162c <HAL_EXTI_IRQHandler>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	2000003c 	.word	0x2000003c

08000788 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80007b6:	f06f 0301 	mvn.w	r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	e018      	b.n	80007f0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2294      	movs	r2, #148	@ 0x94
 80007c2:	fb02 f303 	mul.w	r3, r2, r3
 80007c6:	4a0d      	ldr	r2, [pc, #52]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007c8:	4413      	add	r3, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f854 	bl	8000878 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2294      	movs	r2, #148	@ 0x94
 80007d4:	fb02 f303 	mul.w	r3, r2, r3
 80007d8:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007da:	4413      	add	r3, r2
 80007dc:	6839      	ldr	r1, [r7, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 f80e 	bl	8000800 <MX_USART1_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d002      	beq.n	80007f0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80007ea:	f06f 0303 	mvn.w	r3, #3
 80007ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000048 	.word	0x20000048

08000800 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800080a:	4b16      	ldr	r3, [pc, #88]	@ (8000864 <MX_USART1_Init+0x64>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	220c      	movs	r2, #12
 800081e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	895b      	ldrh	r3, [r3, #10]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685a      	ldr	r2, [r3, #4]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	891b      	ldrh	r3, [r3, #8]
 8000836:	461a      	mov	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	899b      	ldrh	r3, [r3, #12]
 8000840:	461a      	mov	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800084c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2200      	movs	r2, #0
 8000852:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f005 fbf1 	bl	800603c <HAL_UART_Init>
 800085a:	4603      	mov	r3, r0
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000000 	.word	0x20000000

08000868 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800086c:	2000      	movs	r0, #0
 800086e:	f7ff ff8b 	bl	8000788 <BSP_PB_Callback>
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000880:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <COM1_MspInit+0xa8>)
 8000882:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000886:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <COM1_MspInit+0xa8>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000890:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <COM1_MspInit+0xa8>)
 8000892:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800089e:	4b20      	ldr	r3, [pc, #128]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <COM1_MspInit+0xa8>)
 80008b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	60fb      	str	r3, [r7, #12]
 80008ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <COM1_MspInit+0xa8>)
 80008be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008c2:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <COM1_MspInit+0xa8>)
 80008c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <COM1_MspInit+0xa8>)
 80008ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80008da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80008e0:	2302      	movs	r3, #2
 80008e2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80008e4:	2302      	movs	r3, #2
 80008e6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80008ec:	2307      	movs	r3, #7
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4619      	mov	r1, r3
 80008f6:	480b      	ldr	r0, [pc, #44]	@ (8000924 <COM1_MspInit+0xac>)
 80008f8:	f000 fee0 	bl	80016bc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000906:	2307      	movs	r3, #7
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <COM1_MspInit+0xac>)
 8000912:	f000 fed3 	bl	80016bc <HAL_GPIO_Init>
}
 8000916:	bf00      	nop
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	46020c00 	.word	0x46020c00
 8000924:	42020000 	.word	0x42020000

08000928 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <HAL_Init+0x50>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a11      	ldr	r2, [pc, #68]	@ (8000978 <HAL_Init+0x50>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f968 	bl	8000c0e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800093e:	f002 fa6f 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8000942:	4602      	mov	r2, r0
 8000944:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <HAL_Init+0x54>)
 8000946:	6a1b      	ldr	r3, [r3, #32]
 8000948:	f003 030f 	and.w	r3, r3, #15
 800094c:	490c      	ldr	r1, [pc, #48]	@ (8000980 <HAL_Init+0x58>)
 800094e:	5ccb      	ldrb	r3, [r1, r3]
 8000950:	fa22 f303 	lsr.w	r3, r2, r3
 8000954:	4a0b      	ldr	r2, [pc, #44]	@ (8000984 <HAL_Init+0x5c>)
 8000956:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000958:	2004      	movs	r0, #4
 800095a:	f000 f9ad 	bl	8000cb8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800095e:	200f      	movs	r0, #15
 8000960:	f000 f812 	bl	8000988 <HAL_InitTick>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e002      	b.n	8000974 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800096e:	f006 f8bb 	bl	8006ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40022000 	.word	0x40022000
 800097c:	46020c00 	.word	0x46020c00
 8000980:	08006f48 	.word	0x08006f48
 8000984:	2000001c 	.word	0x2000001c

08000988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000990:	2300      	movs	r3, #0
 8000992:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000994:	4b33      	ldr	r3, [pc, #204]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d101      	bne.n	80009a0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e05c      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80009a0:	4b31      	ldr	r3, [pc, #196]	@ (8000a68 <HAL_InitTick+0xe0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d10c      	bne.n	80009c6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80009ac:	4b2f      	ldr	r3, [pc, #188]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80009be:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	e037      	b.n	8000a36 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80009c6:	f000 f9cf 	bl	8000d68 <HAL_SYSTICK_GetCLKSourceConfig>
 80009ca:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d023      	beq.n	8000a1a <HAL_InitTick+0x92>
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d82d      	bhi.n	8000a34 <HAL_InitTick+0xac>
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d003      	beq.n	80009e6 <HAL_InitTick+0x5e>
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d00d      	beq.n	8000a00 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80009e4:	e026      	b.n	8000a34 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80009e6:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4619      	mov	r1, r3
 80009f0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80009f4:	fbb3 f3f1 	udiv	r3, r3, r1
 80009f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fc:	60fb      	str	r3, [r7, #12]
        break;
 80009fe:	e01a      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a0e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	60fb      	str	r3, [r7, #12]
        break;
 8000a18:	e00d      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	60fb      	str	r3, [r7, #12]
        break;
 8000a32:	e000      	b.n	8000a36 <HAL_InitTick+0xae>
        break;
 8000a34:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f000 f91c 	bl	8000c74 <HAL_SYSTICK_Config>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e009      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a46:	2200      	movs	r2, #0
 8000a48:	6879      	ldr	r1, [r7, #4]
 8000a4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a4e:	f000 f8e9 	bl	8000c24 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a52:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <HAL_InitTick+0xe8>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000018 	.word	0x20000018
 8000a68:	e000e010 	.word	0xe000e010
 8000a6c:	2000001c 	.word	0x2000001c
 8000a70:	20000014 	.word	0x20000014

08000a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_IncTick+0x20>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a86:	6013      	str	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000018 	.word	0x20000018
 8000a98:	200000dc 	.word	0x200000dc

08000a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b03      	ldr	r3, [pc, #12]	@ (8000ab0 <HAL_GetTick+0x14>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	200000dc 	.word	0x200000dc

08000ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	@ (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db0b      	blt.n	8000b42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	4907      	ldr	r1, [pc, #28]	@ (8000b50 <__NVIC_EnableIRQ+0x38>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ff4c 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c32:	f7ff ff63 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8000c36:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	68b9      	ldr	r1, [r7, #8]
 8000c3c:	6978      	ldr	r0, [r7, #20]
 8000c3e:	f7ff ffb3 	bl	8000ba8 <NVIC_EncodePriority>
 8000c42:	4602      	mov	r2, r0
 8000c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff82 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ff56 	bl	8000b18 <__NVIC_EnableIRQ>
}
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00d      	b.n	8000ca6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9e:	f043 0303 	orr.w	r3, r3, #3
 8000ca2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b04      	cmp	r3, #4
 8000cc4:	d844      	bhi.n	8000d50 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000cef 	.word	0x08000cef
 8000cd0:	08000d0d 	.word	0x08000d0d
 8000cd4:	08000d2f 	.word	0x08000d2f
 8000cd8:	08000d51 	.word	0x08000d51
 8000cdc:	08000ce1 	.word	0x08000ce1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6013      	str	r3, [r2, #0]
      break;
 8000cec:	e031      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf4:	f023 0304 	bic.w	r3, r3, #4
 8000cf8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d00:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d02:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d0a:	e022      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a13      	ldr	r2, [pc, #76]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d12:	f023 0304 	bic.w	r3, r3, #4
 8000d16:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d22:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d2c:	e011      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d34:	f023 0304 	bic.w	r3, r3, #4
 8000d38:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d4e:	e000      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000d50:	bf00      	nop
  }
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e010 	.word	0xe000e010
 8000d64:	46020c00 	.word	0x46020c00

08000d68 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000d6e:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0304 	and.w	r3, r3, #4
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	e021      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000d8a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d92:	d011      	beq.n	8000db8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d9a:	d810      	bhi.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d004      	beq.n	8000dac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000da8:	d003      	beq.n	8000db2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000daa:	e008      	b.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
        break;
 8000db0:	e008      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000db2:	2301      	movs	r3, #1
 8000db4:	607b      	str	r3, [r7, #4]
        break;
 8000db6:	e005      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000db8:	2302      	movs	r3, #2
 8000dba:	607b      	str	r3, [r7, #4]
        break;
 8000dbc:	e002      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
        break;
 8000dc2:	bf00      	nop
    }
  }
  return systick_source;
 8000dc4:	687b      	ldr	r3, [r7, #4]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000e010 	.word	0xe000e010
 8000dd8:	46020c00 	.word	0x46020c00

08000ddc <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8000de4:	f7ff fe5a 	bl	8000a9c <HAL_GetTick>
 8000de8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d101      	bne.n	8000df4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000df0:	2301      	movs	r3, #1
 8000df2:	e0db      	b.n	8000fac <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a6e      	ldr	r2, [pc, #440]	@ (8000fb4 <HAL_DMA_Init+0x1d8>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	f000 809f 	beq.w	8000f3e <HAL_DMA_Init+0x162>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a6c      	ldr	r2, [pc, #432]	@ (8000fb8 <HAL_DMA_Init+0x1dc>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	f000 8099 	beq.w	8000f3e <HAL_DMA_Init+0x162>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a6a      	ldr	r2, [pc, #424]	@ (8000fbc <HAL_DMA_Init+0x1e0>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	f000 8093 	beq.w	8000f3e <HAL_DMA_Init+0x162>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a68      	ldr	r2, [pc, #416]	@ (8000fc0 <HAL_DMA_Init+0x1e4>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	f000 808d 	beq.w	8000f3e <HAL_DMA_Init+0x162>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a66      	ldr	r2, [pc, #408]	@ (8000fc4 <HAL_DMA_Init+0x1e8>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	f000 8087 	beq.w	8000f3e <HAL_DMA_Init+0x162>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a64      	ldr	r2, [pc, #400]	@ (8000fc8 <HAL_DMA_Init+0x1ec>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	f000 8081 	beq.w	8000f3e <HAL_DMA_Init+0x162>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a62      	ldr	r2, [pc, #392]	@ (8000fcc <HAL_DMA_Init+0x1f0>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d07b      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a61      	ldr	r2, [pc, #388]	@ (8000fd0 <HAL_DMA_Init+0x1f4>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d076      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a5f      	ldr	r2, [pc, #380]	@ (8000fd4 <HAL_DMA_Init+0x1f8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d071      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a5e      	ldr	r2, [pc, #376]	@ (8000fd8 <HAL_DMA_Init+0x1fc>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d06c      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a5c      	ldr	r2, [pc, #368]	@ (8000fdc <HAL_DMA_Init+0x200>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d067      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a5b      	ldr	r2, [pc, #364]	@ (8000fe0 <HAL_DMA_Init+0x204>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d062      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a59      	ldr	r2, [pc, #356]	@ (8000fe4 <HAL_DMA_Init+0x208>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d05d      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a58      	ldr	r2, [pc, #352]	@ (8000fe8 <HAL_DMA_Init+0x20c>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d058      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a56      	ldr	r2, [pc, #344]	@ (8000fec <HAL_DMA_Init+0x210>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d053      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a55      	ldr	r2, [pc, #340]	@ (8000ff0 <HAL_DMA_Init+0x214>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d04e      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a53      	ldr	r2, [pc, #332]	@ (8000ff4 <HAL_DMA_Init+0x218>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d049      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a52      	ldr	r2, [pc, #328]	@ (8000ff8 <HAL_DMA_Init+0x21c>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d044      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a50      	ldr	r2, [pc, #320]	@ (8000ffc <HAL_DMA_Init+0x220>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d03f      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a4f      	ldr	r2, [pc, #316]	@ (8001000 <HAL_DMA_Init+0x224>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d03a      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a4d      	ldr	r2, [pc, #308]	@ (8001004 <HAL_DMA_Init+0x228>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d035      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a4c      	ldr	r2, [pc, #304]	@ (8001008 <HAL_DMA_Init+0x22c>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d030      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a4a      	ldr	r2, [pc, #296]	@ (800100c <HAL_DMA_Init+0x230>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d02b      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a49      	ldr	r2, [pc, #292]	@ (8001010 <HAL_DMA_Init+0x234>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d026      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a47      	ldr	r2, [pc, #284]	@ (8001014 <HAL_DMA_Init+0x238>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d021      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a46      	ldr	r2, [pc, #280]	@ (8001018 <HAL_DMA_Init+0x23c>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d01c      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a44      	ldr	r2, [pc, #272]	@ (800101c <HAL_DMA_Init+0x240>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d017      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a43      	ldr	r2, [pc, #268]	@ (8001020 <HAL_DMA_Init+0x244>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d012      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a41      	ldr	r2, [pc, #260]	@ (8001024 <HAL_DMA_Init+0x248>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d00d      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a40      	ldr	r2, [pc, #256]	@ (8001028 <HAL_DMA_Init+0x24c>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d008      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a3e      	ldr	r2, [pc, #248]	@ (800102c <HAL_DMA_Init+0x250>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d003      	beq.n	8000f3e <HAL_DMA_Init+0x162>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a3d      	ldr	r2, [pc, #244]	@ (8001030 <HAL_DMA_Init+0x254>)
 8000f3c:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2202      	movs	r2, #2
 8000f4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	695a      	ldr	r2, [r3, #20]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f042 0206 	orr.w	r2, r2, #6
 8000f5c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8000f5e:	e00f      	b.n	8000f80 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8000f60:	f7ff fd9c 	bl	8000a9c <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b05      	cmp	r3, #5
 8000f6c:	d908      	bls.n	8000f80 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2210      	movs	r2, #16
 8000f72:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2203      	movs	r2, #3
 8000f78:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e015      	b.n	8000fac <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	695b      	ldr	r3, [r3, #20]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1e8      	bne.n	8000f60 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f000 f88c 	bl	80010ac <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40020050 	.word	0x40020050
 8000fb8:	50020050 	.word	0x50020050
 8000fbc:	400200d0 	.word	0x400200d0
 8000fc0:	500200d0 	.word	0x500200d0
 8000fc4:	40020150 	.word	0x40020150
 8000fc8:	50020150 	.word	0x50020150
 8000fcc:	400201d0 	.word	0x400201d0
 8000fd0:	500201d0 	.word	0x500201d0
 8000fd4:	40020250 	.word	0x40020250
 8000fd8:	50020250 	.word	0x50020250
 8000fdc:	400202d0 	.word	0x400202d0
 8000fe0:	500202d0 	.word	0x500202d0
 8000fe4:	40020350 	.word	0x40020350
 8000fe8:	50020350 	.word	0x50020350
 8000fec:	400203d0 	.word	0x400203d0
 8000ff0:	500203d0 	.word	0x500203d0
 8000ff4:	40020450 	.word	0x40020450
 8000ff8:	50020450 	.word	0x50020450
 8000ffc:	400204d0 	.word	0x400204d0
 8001000:	500204d0 	.word	0x500204d0
 8001004:	40020550 	.word	0x40020550
 8001008:	50020550 	.word	0x50020550
 800100c:	400205d0 	.word	0x400205d0
 8001010:	500205d0 	.word	0x500205d0
 8001014:	40020650 	.word	0x40020650
 8001018:	50020650 	.word	0x50020650
 800101c:	400206d0 	.word	0x400206d0
 8001020:	500206d0 	.word	0x500206d0
 8001024:	40020750 	.word	0x40020750
 8001028:	50020750 	.word	0x50020750
 800102c:	400207d0 	.word	0x400207d0
 8001030:	500207d0 	.word	0x500207d0

08001034 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d101      	bne.n	8001048 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	e02b      	b.n	80010a0 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001050:	f023 030f 	bic.w	r3, r3, #15
 8001054:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800105e:	3b50      	subs	r3, #80	@ 0x50
 8001060:	09db      	lsrs	r3, r3, #7
 8001062:	f003 031f 	and.w	r3, r3, #31
 8001066:	2201      	movs	r2, #1
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	f003 0310 	and.w	r3, r3, #16
 8001074:	2b00      	cmp	r3, #0
 8001076:	d012      	beq.n	800109e <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	f003 0311 	and.w	r3, r3, #17
 800107e:	2b11      	cmp	r3, #17
 8001080:	d106      	bne.n	8001090 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	431a      	orrs	r2, r3
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	e006      	b.n	800109e <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	43db      	mvns	r3, r3
 8001098:	401a      	ands	r2, r3
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 800109e:	2300      	movs	r3, #0
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a1b      	ldr	r3, [r3, #32]
 80010b8:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	68fa      	ldr	r2, [r7, #12]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	695a      	ldr	r2, [r3, #20]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	431a      	orrs	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	691b      	ldr	r3, [r3, #16]
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a53      	ldr	r2, [pc, #332]	@ (8001238 <DMA_Init+0x18c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	f000 80a0 	beq.w	8001232 <DMA_Init+0x186>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a51      	ldr	r2, [pc, #324]	@ (800123c <DMA_Init+0x190>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	f000 809a 	beq.w	8001232 <DMA_Init+0x186>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a4f      	ldr	r2, [pc, #316]	@ (8001240 <DMA_Init+0x194>)
 8001104:	4293      	cmp	r3, r2
 8001106:	f000 8094 	beq.w	8001232 <DMA_Init+0x186>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a4d      	ldr	r2, [pc, #308]	@ (8001244 <DMA_Init+0x198>)
 8001110:	4293      	cmp	r3, r2
 8001112:	f000 808e 	beq.w	8001232 <DMA_Init+0x186>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a4b      	ldr	r2, [pc, #300]	@ (8001248 <DMA_Init+0x19c>)
 800111c:	4293      	cmp	r3, r2
 800111e:	f000 8088 	beq.w	8001232 <DMA_Init+0x186>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a49      	ldr	r2, [pc, #292]	@ (800124c <DMA_Init+0x1a0>)
 8001128:	4293      	cmp	r3, r2
 800112a:	f000 8082 	beq.w	8001232 <DMA_Init+0x186>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a47      	ldr	r2, [pc, #284]	@ (8001250 <DMA_Init+0x1a4>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d07c      	beq.n	8001232 <DMA_Init+0x186>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a45      	ldr	r2, [pc, #276]	@ (8001254 <DMA_Init+0x1a8>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d077      	beq.n	8001232 <DMA_Init+0x186>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a44      	ldr	r2, [pc, #272]	@ (8001258 <DMA_Init+0x1ac>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d072      	beq.n	8001232 <DMA_Init+0x186>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a42      	ldr	r2, [pc, #264]	@ (800125c <DMA_Init+0x1b0>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d06d      	beq.n	8001232 <DMA_Init+0x186>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a41      	ldr	r2, [pc, #260]	@ (8001260 <DMA_Init+0x1b4>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d068      	beq.n	8001232 <DMA_Init+0x186>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a3f      	ldr	r2, [pc, #252]	@ (8001264 <DMA_Init+0x1b8>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d063      	beq.n	8001232 <DMA_Init+0x186>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a3e      	ldr	r2, [pc, #248]	@ (8001268 <DMA_Init+0x1bc>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d05e      	beq.n	8001232 <DMA_Init+0x186>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a3c      	ldr	r2, [pc, #240]	@ (800126c <DMA_Init+0x1c0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d059      	beq.n	8001232 <DMA_Init+0x186>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a3b      	ldr	r2, [pc, #236]	@ (8001270 <DMA_Init+0x1c4>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d054      	beq.n	8001232 <DMA_Init+0x186>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a39      	ldr	r2, [pc, #228]	@ (8001274 <DMA_Init+0x1c8>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d04f      	beq.n	8001232 <DMA_Init+0x186>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a38      	ldr	r2, [pc, #224]	@ (8001278 <DMA_Init+0x1cc>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d04a      	beq.n	8001232 <DMA_Init+0x186>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a36      	ldr	r2, [pc, #216]	@ (800127c <DMA_Init+0x1d0>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d045      	beq.n	8001232 <DMA_Init+0x186>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a35      	ldr	r2, [pc, #212]	@ (8001280 <DMA_Init+0x1d4>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d040      	beq.n	8001232 <DMA_Init+0x186>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a33      	ldr	r2, [pc, #204]	@ (8001284 <DMA_Init+0x1d8>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d03b      	beq.n	8001232 <DMA_Init+0x186>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a32      	ldr	r2, [pc, #200]	@ (8001288 <DMA_Init+0x1dc>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d036      	beq.n	8001232 <DMA_Init+0x186>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a30      	ldr	r2, [pc, #192]	@ (800128c <DMA_Init+0x1e0>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d031      	beq.n	8001232 <DMA_Init+0x186>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001290 <DMA_Init+0x1e4>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d02c      	beq.n	8001232 <DMA_Init+0x186>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a2d      	ldr	r2, [pc, #180]	@ (8001294 <DMA_Init+0x1e8>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d027      	beq.n	8001232 <DMA_Init+0x186>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a2c      	ldr	r2, [pc, #176]	@ (8001298 <DMA_Init+0x1ec>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d022      	beq.n	8001232 <DMA_Init+0x186>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a2a      	ldr	r2, [pc, #168]	@ (800129c <DMA_Init+0x1f0>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d01d      	beq.n	8001232 <DMA_Init+0x186>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a29      	ldr	r2, [pc, #164]	@ (80012a0 <DMA_Init+0x1f4>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d018      	beq.n	8001232 <DMA_Init+0x186>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a27      	ldr	r2, [pc, #156]	@ (80012a4 <DMA_Init+0x1f8>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d013      	beq.n	8001232 <DMA_Init+0x186>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a26      	ldr	r2, [pc, #152]	@ (80012a8 <DMA_Init+0x1fc>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d00e      	beq.n	8001232 <DMA_Init+0x186>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a24      	ldr	r2, [pc, #144]	@ (80012ac <DMA_Init+0x200>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d009      	beq.n	8001232 <DMA_Init+0x186>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a23      	ldr	r2, [pc, #140]	@ (80012b0 <DMA_Init+0x204>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d004      	beq.n	8001232 <DMA_Init+0x186>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a21      	ldr	r2, [pc, #132]	@ (80012b4 <DMA_Init+0x208>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d142      	bne.n	80012b8 <DMA_Init+0x20c>
 8001232:	2301      	movs	r3, #1
 8001234:	e041      	b.n	80012ba <DMA_Init+0x20e>
 8001236:	bf00      	nop
 8001238:	40020050 	.word	0x40020050
 800123c:	50020050 	.word	0x50020050
 8001240:	400200d0 	.word	0x400200d0
 8001244:	500200d0 	.word	0x500200d0
 8001248:	40020150 	.word	0x40020150
 800124c:	50020150 	.word	0x50020150
 8001250:	400201d0 	.word	0x400201d0
 8001254:	500201d0 	.word	0x500201d0
 8001258:	40020250 	.word	0x40020250
 800125c:	50020250 	.word	0x50020250
 8001260:	400202d0 	.word	0x400202d0
 8001264:	500202d0 	.word	0x500202d0
 8001268:	40020350 	.word	0x40020350
 800126c:	50020350 	.word	0x50020350
 8001270:	400203d0 	.word	0x400203d0
 8001274:	500203d0 	.word	0x500203d0
 8001278:	40020450 	.word	0x40020450
 800127c:	50020450 	.word	0x50020450
 8001280:	400204d0 	.word	0x400204d0
 8001284:	500204d0 	.word	0x500204d0
 8001288:	40020550 	.word	0x40020550
 800128c:	50020550 	.word	0x50020550
 8001290:	400205d0 	.word	0x400205d0
 8001294:	500205d0 	.word	0x500205d0
 8001298:	40020650 	.word	0x40020650
 800129c:	50020650 	.word	0x50020650
 80012a0:	400206d0 	.word	0x400206d0
 80012a4:	500206d0 	.word	0x500206d0
 80012a8:	40020750 	.word	0x40020750
 80012ac:	50020750 	.word	0x50020750
 80012b0:	400207d0 	.word	0x400207d0
 80012b4:	500207d0 	.word	0x500207d0
 80012b8:	2300      	movs	r3, #0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d012      	beq.n	80012e4 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c6:	3b01      	subs	r3, #1
 80012c8:	051b      	lsls	r3, r3, #20
 80012ca:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80012ce:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d4:	3b01      	subs	r3, #1
 80012d6:	011b      	lsls	r3, r3, #4
 80012d8:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 80012dc:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ea:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689a      	ldr	r2, [r3, #8]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001304:	431a      	orrs	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	4313      	orrs	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001316:	f040 80b0 	bne.w	800147a <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a82      	ldr	r2, [pc, #520]	@ (8001528 <DMA_Init+0x47c>)
 8001320:	4293      	cmp	r3, r2
 8001322:	f000 80a0 	beq.w	8001466 <DMA_Init+0x3ba>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a80      	ldr	r2, [pc, #512]	@ (800152c <DMA_Init+0x480>)
 800132c:	4293      	cmp	r3, r2
 800132e:	f000 809a 	beq.w	8001466 <DMA_Init+0x3ba>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a7e      	ldr	r2, [pc, #504]	@ (8001530 <DMA_Init+0x484>)
 8001338:	4293      	cmp	r3, r2
 800133a:	f000 8094 	beq.w	8001466 <DMA_Init+0x3ba>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a7c      	ldr	r2, [pc, #496]	@ (8001534 <DMA_Init+0x488>)
 8001344:	4293      	cmp	r3, r2
 8001346:	f000 808e 	beq.w	8001466 <DMA_Init+0x3ba>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a7a      	ldr	r2, [pc, #488]	@ (8001538 <DMA_Init+0x48c>)
 8001350:	4293      	cmp	r3, r2
 8001352:	f000 8088 	beq.w	8001466 <DMA_Init+0x3ba>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a78      	ldr	r2, [pc, #480]	@ (800153c <DMA_Init+0x490>)
 800135c:	4293      	cmp	r3, r2
 800135e:	f000 8082 	beq.w	8001466 <DMA_Init+0x3ba>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a76      	ldr	r2, [pc, #472]	@ (8001540 <DMA_Init+0x494>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d07c      	beq.n	8001466 <DMA_Init+0x3ba>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a74      	ldr	r2, [pc, #464]	@ (8001544 <DMA_Init+0x498>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d077      	beq.n	8001466 <DMA_Init+0x3ba>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a73      	ldr	r2, [pc, #460]	@ (8001548 <DMA_Init+0x49c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d072      	beq.n	8001466 <DMA_Init+0x3ba>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a71      	ldr	r2, [pc, #452]	@ (800154c <DMA_Init+0x4a0>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d06d      	beq.n	8001466 <DMA_Init+0x3ba>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a70      	ldr	r2, [pc, #448]	@ (8001550 <DMA_Init+0x4a4>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d068      	beq.n	8001466 <DMA_Init+0x3ba>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a6e      	ldr	r2, [pc, #440]	@ (8001554 <DMA_Init+0x4a8>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d063      	beq.n	8001466 <DMA_Init+0x3ba>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a6d      	ldr	r2, [pc, #436]	@ (8001558 <DMA_Init+0x4ac>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d05e      	beq.n	8001466 <DMA_Init+0x3ba>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a6b      	ldr	r2, [pc, #428]	@ (800155c <DMA_Init+0x4b0>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d059      	beq.n	8001466 <DMA_Init+0x3ba>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a6a      	ldr	r2, [pc, #424]	@ (8001560 <DMA_Init+0x4b4>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d054      	beq.n	8001466 <DMA_Init+0x3ba>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a68      	ldr	r2, [pc, #416]	@ (8001564 <DMA_Init+0x4b8>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d04f      	beq.n	8001466 <DMA_Init+0x3ba>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a67      	ldr	r2, [pc, #412]	@ (8001568 <DMA_Init+0x4bc>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d04a      	beq.n	8001466 <DMA_Init+0x3ba>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a65      	ldr	r2, [pc, #404]	@ (800156c <DMA_Init+0x4c0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d045      	beq.n	8001466 <DMA_Init+0x3ba>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a64      	ldr	r2, [pc, #400]	@ (8001570 <DMA_Init+0x4c4>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d040      	beq.n	8001466 <DMA_Init+0x3ba>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a62      	ldr	r2, [pc, #392]	@ (8001574 <DMA_Init+0x4c8>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d03b      	beq.n	8001466 <DMA_Init+0x3ba>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a61      	ldr	r2, [pc, #388]	@ (8001578 <DMA_Init+0x4cc>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d036      	beq.n	8001466 <DMA_Init+0x3ba>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a5f      	ldr	r2, [pc, #380]	@ (800157c <DMA_Init+0x4d0>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d031      	beq.n	8001466 <DMA_Init+0x3ba>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a5e      	ldr	r2, [pc, #376]	@ (8001580 <DMA_Init+0x4d4>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d02c      	beq.n	8001466 <DMA_Init+0x3ba>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a5c      	ldr	r2, [pc, #368]	@ (8001584 <DMA_Init+0x4d8>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d027      	beq.n	8001466 <DMA_Init+0x3ba>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a5b      	ldr	r2, [pc, #364]	@ (8001588 <DMA_Init+0x4dc>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d022      	beq.n	8001466 <DMA_Init+0x3ba>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a59      	ldr	r2, [pc, #356]	@ (800158c <DMA_Init+0x4e0>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d01d      	beq.n	8001466 <DMA_Init+0x3ba>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a58      	ldr	r2, [pc, #352]	@ (8001590 <DMA_Init+0x4e4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d018      	beq.n	8001466 <DMA_Init+0x3ba>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a56      	ldr	r2, [pc, #344]	@ (8001594 <DMA_Init+0x4e8>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d013      	beq.n	8001466 <DMA_Init+0x3ba>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a55      	ldr	r2, [pc, #340]	@ (8001598 <DMA_Init+0x4ec>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d00e      	beq.n	8001466 <DMA_Init+0x3ba>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a53      	ldr	r2, [pc, #332]	@ (800159c <DMA_Init+0x4f0>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d009      	beq.n	8001466 <DMA_Init+0x3ba>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a52      	ldr	r2, [pc, #328]	@ (80015a0 <DMA_Init+0x4f4>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d004      	beq.n	8001466 <DMA_Init+0x3ba>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a50      	ldr	r2, [pc, #320]	@ (80015a4 <DMA_Init+0x4f8>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d101      	bne.n	800146a <DMA_Init+0x3be>
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <DMA_Init+0x3c0>
 800146a:	2300      	movs	r3, #0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d00d      	beq.n	800148c <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	e008      	b.n	800148c <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001482:	d103      	bne.n	800148c <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800148a:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001492:	4b45      	ldr	r3, [pc, #276]	@ (80015a8 <DMA_Init+0x4fc>)
 8001494:	4013      	ands	r3, r2
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6812      	ldr	r2, [r2, #0]
 800149a:	68f9      	ldr	r1, [r7, #12]
 800149c:	430b      	orrs	r3, r1
 800149e:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2200      	movs	r2, #0
 80014a6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a36      	ldr	r2, [pc, #216]	@ (8001588 <DMA_Init+0x4dc>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d022      	beq.n	80014f8 <DMA_Init+0x44c>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a35      	ldr	r2, [pc, #212]	@ (800158c <DMA_Init+0x4e0>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d01d      	beq.n	80014f8 <DMA_Init+0x44c>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a33      	ldr	r2, [pc, #204]	@ (8001590 <DMA_Init+0x4e4>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d018      	beq.n	80014f8 <DMA_Init+0x44c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a32      	ldr	r2, [pc, #200]	@ (8001594 <DMA_Init+0x4e8>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d013      	beq.n	80014f8 <DMA_Init+0x44c>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a30      	ldr	r2, [pc, #192]	@ (8001598 <DMA_Init+0x4ec>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d00e      	beq.n	80014f8 <DMA_Init+0x44c>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a2f      	ldr	r2, [pc, #188]	@ (800159c <DMA_Init+0x4f0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d009      	beq.n	80014f8 <DMA_Init+0x44c>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2d      	ldr	r2, [pc, #180]	@ (80015a0 <DMA_Init+0x4f4>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d004      	beq.n	80014f8 <DMA_Init+0x44c>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2c      	ldr	r2, [pc, #176]	@ (80015a4 <DMA_Init+0x4f8>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d101      	bne.n	80014fc <DMA_Init+0x450>
 80014f8:	2301      	movs	r3, #1
 80014fa:	e000      	b.n	80014fe <DMA_Init+0x452>
 80014fc:	2300      	movs	r3, #0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d007      	beq.n	8001512 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2200      	movs	r2, #0
 8001508:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2200      	movs	r2, #0
 8001510:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2200      	movs	r2, #0
 8001518:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800151a:	bf00      	nop
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40020050 	.word	0x40020050
 800152c:	50020050 	.word	0x50020050
 8001530:	400200d0 	.word	0x400200d0
 8001534:	500200d0 	.word	0x500200d0
 8001538:	40020150 	.word	0x40020150
 800153c:	50020150 	.word	0x50020150
 8001540:	400201d0 	.word	0x400201d0
 8001544:	500201d0 	.word	0x500201d0
 8001548:	40020250 	.word	0x40020250
 800154c:	50020250 	.word	0x50020250
 8001550:	400202d0 	.word	0x400202d0
 8001554:	500202d0 	.word	0x500202d0
 8001558:	40020350 	.word	0x40020350
 800155c:	50020350 	.word	0x50020350
 8001560:	400203d0 	.word	0x400203d0
 8001564:	500203d0 	.word	0x500203d0
 8001568:	40020450 	.word	0x40020450
 800156c:	50020450 	.word	0x50020450
 8001570:	400204d0 	.word	0x400204d0
 8001574:	500204d0 	.word	0x500204d0
 8001578:	40020550 	.word	0x40020550
 800157c:	50020550 	.word	0x50020550
 8001580:	400205d0 	.word	0x400205d0
 8001584:	500205d0 	.word	0x500205d0
 8001588:	40020650 	.word	0x40020650
 800158c:	50020650 	.word	0x50020650
 8001590:	400206d0 	.word	0x400206d0
 8001594:	500206d0 	.word	0x500206d0
 8001598:	40020750 	.word	0x40020750
 800159c:	50020750 	.word	0x50020750
 80015a0:	400207d0 	.word	0x400207d0
 80015a4:	500207d0 	.word	0x500207d0
 80015a8:	3cc03180 	.word	0x3cc03180

080015ac <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 80015ac:	b480      	push	{r7}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	460b      	mov	r3, r1
 80015b6:	607a      	str	r2, [r7, #4]
 80015b8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80015ba:	2300      	movs	r3, #0
 80015bc:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80015be:	7afb      	ldrb	r3, [r7, #11]
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d011      	beq.n	80015e8 <HAL_EXTI_RegisterCallback+0x3c>
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	dc13      	bgt.n	80015f0 <HAL_EXTI_RegisterCallback+0x44>
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <HAL_EXTI_RegisterCallback+0x26>
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d007      	beq.n	80015e0 <HAL_EXTI_RegisterCallback+0x34>
 80015d0:	e00e      	b.n	80015f0 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	609a      	str	r2, [r3, #8]
      break;
 80015de:	e00a      	b.n	80015f6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	605a      	str	r2, [r3, #4]
      break;
 80015e6:	e006      	b.n	80015f6 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	609a      	str	r2, [r3, #8]
      break;
 80015ee:	e002      	b.n	80015f6 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	75fb      	strb	r3, [r7, #23]
      break;
 80015f4:	bf00      	nop
  }

  return status;
 80015f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	371c      	adds	r7, #28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e003      	b.n	8001620 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800161e:	2300      	movs	r3, #0
  }
}
 8001620:	4618      	mov	r0, r3
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	0c1b      	lsrs	r3, r3, #16
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 031f 	and.w	r3, r3, #31
 8001648:	2201      	movs	r2, #1
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	015a      	lsls	r2, r3, #5
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <HAL_EXTI_IRQHandler+0x88>)
 8001656:	4413      	add	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	4013      	ands	r3, r2
 8001662:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d009      	beq.n	800167e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d002      	beq.n	800167e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	015a      	lsls	r2, r3, #5
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <HAL_EXTI_IRQHandler+0x8c>)
 8001684:	4413      	add	r3, r2
 8001686:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	4013      	ands	r3, r2
 8001690:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d009      	beq.n	80016ac <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d002      	beq.n	80016ac <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	4798      	blx	r3
    }
  }
}
 80016ac:	bf00      	nop
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	4602200c 	.word	0x4602200c
 80016b8:	46022010 	.word	0x46022010

080016bc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	@ 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80016ce:	e1ba      	b.n	8001a46 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2101      	movs	r1, #1
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	fa01 f303 	lsl.w	r3, r1, r3
 80016dc:	4013      	ands	r3, r2
 80016de:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 81aa 	beq.w	8001a40 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4a55      	ldr	r2, [pc, #340]	@ (8001844 <HAL_GPIO_Init+0x188>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d15d      	bne.n	80017b0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80016fa:	2201      	movs	r2, #1
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	69fa      	ldr	r2, [r7, #28]
 8001706:	4013      	ands	r3, r2
 8001708:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f003 0201 	and.w	r2, r3, #1
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	69fa      	ldr	r2, [r7, #28]
 800171a:	4313      	orrs	r3, r2
 800171c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	69fa      	ldr	r2, [r7, #28]
 8001722:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001724:	4a48      	ldr	r2, [pc, #288]	@ (8001848 <HAL_GPIO_Init+0x18c>)
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800172c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800172e:	4a46      	ldr	r2, [pc, #280]	@ (8001848 <HAL_GPIO_Init+0x18c>)
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	4413      	add	r3, r2
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	08da      	lsrs	r2, r3, #3
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	3208      	adds	r2, #8
 8001742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001746:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	220f      	movs	r2, #15
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	43db      	mvns	r3, r3
 8001758:	69fa      	ldr	r2, [r7, #28]
 800175a:	4013      	ands	r3, r2
 800175c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	220b      	movs	r2, #11
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	69fa      	ldr	r2, [r7, #28]
 800176e:	4313      	orrs	r3, r2
 8001770:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	08da      	lsrs	r2, r3, #3
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	3208      	adds	r2, #8
 800177a:	69f9      	ldr	r1, [r7, #28]
 800177c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	2203      	movs	r2, #3
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	43db      	mvns	r3, r3
 8001792:	69fa      	ldr	r2, [r7, #28]
 8001794:	4013      	ands	r3, r2
 8001796:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	2202      	movs	r2, #2
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	69fa      	ldr	r2, [r7, #28]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	e067      	b.n	8001880 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d003      	beq.n	80017c0 <HAL_GPIO_Init+0x104>
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b12      	cmp	r3, #18
 80017be:	d145      	bne.n	800184c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	08da      	lsrs	r2, r3, #3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3208      	adds	r2, #8
 80017c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	220f      	movs	r2, #15
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	69fa      	ldr	r2, [r7, #28]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	f003 020f 	and.w	r2, r3, #15
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	69fa      	ldr	r2, [r7, #28]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	08da      	lsrs	r2, r3, #3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3208      	adds	r2, #8
 8001806:	69f9      	ldr	r1, [r7, #28]
 8001808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	2203      	movs	r2, #3
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	69fa      	ldr	r2, [r7, #28]
 8001820:	4013      	ands	r3, r2
 8001822:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 0203 	and.w	r2, r3, #3
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	69fa      	ldr	r2, [r7, #28]
 8001836:	4313      	orrs	r3, r2
 8001838:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	69fa      	ldr	r2, [r7, #28]
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	e01e      	b.n	8001880 <HAL_GPIO_Init+0x1c4>
 8001842:	bf00      	nop
 8001844:	46020000 	.word	0x46020000
 8001848:	08006eb0 	.word	0x08006eb0
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	2203      	movs	r2, #3
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69fa      	ldr	r2, [r7, #28]
 8001860:	4013      	ands	r3, r2
 8001862:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69fa      	ldr	r2, [r7, #28]
 8001876:	4313      	orrs	r3, r2
 8001878:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	69fa      	ldr	r2, [r7, #28]
 800187e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d00b      	beq.n	80018a0 <HAL_GPIO_Init+0x1e4>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d007      	beq.n	80018a0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001894:	2b11      	cmp	r3, #17
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b12      	cmp	r3, #18
 800189e:	d130      	bne.n	8001902 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	2203      	movs	r2, #3
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	4013      	ands	r3, r2
 80018b6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	68da      	ldr	r2, [r3, #12]
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	69fa      	ldr	r2, [r7, #28]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	69fa      	ldr	r2, [r7, #28]
 80018ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80018d6:	2201      	movs	r2, #1
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	4013      	ands	r3, r2
 80018e4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	091b      	lsrs	r3, r3, #4
 80018ec:	f003 0201 	and.w	r2, r3, #1
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	69fa      	ldr	r2, [r7, #28]
 8001900:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b03      	cmp	r3, #3
 8001908:	d017      	beq.n	800193a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	2203      	movs	r2, #3
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	43db      	mvns	r3, r3
 800191c:	69fa      	ldr	r2, [r7, #28]
 800191e:	4013      	ands	r3, r2
 8001920:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	689a      	ldr	r2, [r3, #8]
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	69fa      	ldr	r2, [r7, #28]
 8001930:	4313      	orrs	r3, r2
 8001932:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d07c      	beq.n	8001a40 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001946:	4a47      	ldr	r2, [pc, #284]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	089b      	lsrs	r3, r3, #2
 800194c:	3318      	adds	r3, #24
 800194e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001952:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	220f      	movs	r2, #15
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43db      	mvns	r3, r3
 8001964:	69fa      	ldr	r2, [r7, #28]
 8001966:	4013      	ands	r3, r2
 8001968:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	0a9a      	lsrs	r2, r3, #10
 800196e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a68 <HAL_GPIO_Init+0x3ac>)
 8001970:	4013      	ands	r3, r2
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	f002 0203 	and.w	r2, r2, #3
 8001978:	00d2      	lsls	r2, r2, #3
 800197a:	4093      	lsls	r3, r2
 800197c:	69fa      	ldr	r2, [r7, #28]
 800197e:	4313      	orrs	r3, r2
 8001980:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001982:	4938      	ldr	r1, [pc, #224]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	089b      	lsrs	r3, r3, #2
 8001988:	3318      	adds	r3, #24
 800198a:	69fa      	ldr	r2, [r7, #28]
 800198c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001990:	4b34      	ldr	r3, [pc, #208]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	43db      	mvns	r3, r3
 800199a:	69fa      	ldr	r2, [r7, #28]
 800199c:	4013      	ands	r3, r2
 800199e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80019ac:	69fa      	ldr	r2, [r7, #28]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80019b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80019ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	43db      	mvns	r3, r3
 80019c4:	69fa      	ldr	r2, [r7, #28]
 80019c6:	4013      	ands	r3, r2
 80019c8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80019de:	4a21      	ldr	r2, [pc, #132]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80019e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 80019e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80019ea:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8001a02:	69fa      	ldr	r2, [r7, #28]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001a0a:	4a16      	ldr	r2, [pc, #88]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001a12:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 8001a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a18:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	69fa      	ldr	r2, [r7, #28]
 8001a20:	4013      	ands	r3, r2
 8001a22:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d003      	beq.n	8001a38 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8001a30:	69fa      	ldr	r2, [r7, #28]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001a38:	4a0a      	ldr	r2, [pc, #40]	@ (8001a64 <HAL_GPIO_Init+0x3a8>)
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f47f ae3d 	bne.w	80016d0 <HAL_GPIO_Init+0x14>
  }
}
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
 8001a5a:	3724      	adds	r7, #36	@ 0x24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	46022000 	.word	0x46022000
 8001a68:	002f7f7f 	.word	0x002f7f7f

08001a6c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a74:	2300      	movs	r3, #0
 8001a76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001a78:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
 8001a88:	e007      	b.n	8001a9a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001a8a:	4b07      	ldr	r3, [pc, #28]	@ (8001aa8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f023 0204 	bic.w	r2, r3, #4
 8001a92:	4905      	ldr	r1, [pc, #20]	@ (8001aa8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	40030400 	.word	0x40030400

08001aac <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001ab0:	4b05      	ldr	r3, [pc, #20]	@ (8001ac8 <HAL_ICACHE_Enable+0x1c>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a04      	ldr	r2, [pc, #16]	@ (8001ac8 <HAL_ICACHE_Enable+0x1c>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	40030400 	.word	0x40030400

08001acc <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001ad4:	4b39      	ldr	r3, [pc, #228]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ad8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001adc:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d10b      	bne.n	8001afe <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aec:	d905      	bls.n	8001afa <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001aee:	4b33      	ldr	r3, [pc, #204]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	4a32      	ldr	r2, [pc, #200]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001af8:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e057      	b.n	8001bae <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b04:	d90a      	bls.n	8001b1c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8001b06:	4b2d      	ldr	r3, [pc, #180]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	4a2a      	ldr	r2, [pc, #168]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b18:	60d3      	str	r3, [r2, #12]
 8001b1a:	e007      	b.n	8001b2c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8001b1c:	4b27      	ldr	r3, [pc, #156]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8001b24:	4925      	ldr	r1, [pc, #148]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001b2c:	4b24      	ldr	r3, [pc, #144]	@ (8001bc0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a24      	ldr	r2, [pc, #144]	@ (8001bc4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001b32:	fba2 2303 	umull	r2, r3, r2, r3
 8001b36:	099b      	lsrs	r3, r3, #6
 8001b38:	2232      	movs	r2, #50	@ 0x32
 8001b3a:	fb02 f303 	mul.w	r3, r2, r3
 8001b3e:	4a21      	ldr	r2, [pc, #132]	@ (8001bc4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001b40:	fba2 2303 	umull	r2, r3, r2, r3
 8001b44:	099b      	lsrs	r3, r3, #6
 8001b46:	3301      	adds	r3, #1
 8001b48:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001b4a:	e002      	b.n	8001b52 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001b52:	4b1a      	ldr	r3, [pc, #104]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <HAL_PWREx_ControlVoltageScaling+0x98>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f3      	bne.n	8001b4c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d01b      	beq.n	8001ba2 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a15      	ldr	r2, [pc, #84]	@ (8001bc4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001b70:	fba2 2303 	umull	r2, r3, r2, r3
 8001b74:	099b      	lsrs	r3, r3, #6
 8001b76:	2232      	movs	r2, #50	@ 0x32
 8001b78:	fb02 f303 	mul.w	r3, r2, r3
 8001b7c:	4a11      	ldr	r2, [pc, #68]	@ (8001bc4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	099b      	lsrs	r3, r3, #6
 8001b84:	3301      	adds	r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001b88:	e002      	b.n	8001b90 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001b90:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d102      	bne.n	8001ba2 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f3      	bne.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e000      	b.n	8001bae <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	46020800 	.word	0x46020800
 8001bc0:	2000001c 	.word	0x2000001c
 8001bc4:	10624dd3 	.word	0x10624dd3

08001bc8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8001bcc:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	46020800 	.word	0x46020800

08001be4 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001bec:	4b22      	ldr	r3, [pc, #136]	@ (8001c78 <HAL_PWREx_ConfigSupply+0x94>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a22      	ldr	r2, [pc, #136]	@ (8001c7c <HAL_PWREx_ConfigSupply+0x98>)
 8001bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf6:	099b      	lsrs	r3, r3, #6
 8001bf8:	2232      	movs	r2, #50	@ 0x32
 8001bfa:	fb02 f303 	mul.w	r3, r2, r3
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8001c7c <HAL_PWREx_ConfigSupply+0x98>)
 8001c00:	fba2 2303 	umull	r2, r3, r2, r3
 8001c04:	099b      	lsrs	r3, r3, #6
 8001c06:	3301      	adds	r3, #1
 8001c08:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d113      	bne.n	8001c38 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001c10:	4b1b      	ldr	r3, [pc, #108]	@ (8001c80 <HAL_PWREx_ConfigSupply+0x9c>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	4a1a      	ldr	r2, [pc, #104]	@ (8001c80 <HAL_PWREx_ConfigSupply+0x9c>)
 8001c16:	f023 0302 	bic.w	r3, r3, #2
 8001c1a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001c1c:	e002      	b.n	8001c24 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	3b01      	subs	r3, #1
 8001c22:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001c24:	4b16      	ldr	r3, [pc, #88]	@ (8001c80 <HAL_PWREx_ConfigSupply+0x9c>)
 8001c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d116      	bne.n	8001c5e <HAL_PWREx_ConfigSupply+0x7a>
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f3      	bne.n	8001c1e <HAL_PWREx_ConfigSupply+0x3a>
 8001c36:	e012      	b.n	8001c5e <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8001c38:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <HAL_PWREx_ConfigSupply+0x9c>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4a10      	ldr	r2, [pc, #64]	@ (8001c80 <HAL_PWREx_ConfigSupply+0x9c>)
 8001c3e:	f043 0302 	orr.w	r3, r3, #2
 8001c42:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001c44:	e002      	b.n	8001c4c <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <HAL_PWREx_ConfigSupply+0x9c>)
 8001c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d102      	bne.n	8001c5e <HAL_PWREx_ConfigSupply+0x7a>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1f3      	bne.n	8001c46 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e000      	b.n	8001c6a <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	2000001c 	.word	0x2000001c
 8001c7c:	10624dd3 	.word	0x10624dd3
 8001c80:	46020800 	.word	0x46020800

08001c84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08e      	sub	sp, #56	@ 0x38
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d102      	bne.n	8001c9e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	f000 bec8 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c9e:	4b99      	ldr	r3, [pc, #612]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
 8001ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ca8:	4b96      	ldr	r3, [pc, #600]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0310 	and.w	r3, r3, #16
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 816c 	beq.w	8001f98 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d007      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x52>
 8001cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cc8:	2b0c      	cmp	r3, #12
 8001cca:	f040 80de 	bne.w	8001e8a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	f040 80da 	bne.w	8001e8a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d102      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f000 bea5 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ce8:	4b86      	ldr	r3, [pc, #536]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d004      	beq.n	8001cfe <HAL_RCC_OscConfig+0x7a>
 8001cf4:	4b83      	ldr	r3, [pc, #524]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001cfc:	e005      	b.n	8001d0a <HAL_RCC_OscConfig+0x86>
 8001cfe:	4b81      	ldr	r3, [pc, #516]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d04:	041b      	lsls	r3, r3, #16
 8001d06:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d255      	bcs.n	8001dba <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10a      	bne.n	8001d2a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 f9d9 	bl	80030d0 <RCC_SetFlashLatencyFromMSIRange>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d002      	beq.n	8001d2a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	f000 be82 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001d2a:	4b76      	ldr	r3, [pc, #472]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	4a75      	ldr	r2, [pc, #468]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d30:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d34:	6093      	str	r3, [r2, #8]
 8001d36:	4b73      	ldr	r3, [pc, #460]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d42:	4970      	ldr	r1, [pc, #448]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001d50:	d309      	bcc.n	8001d66 <HAL_RCC_OscConfig+0xe2>
 8001d52:	4b6c      	ldr	r3, [pc, #432]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	f023 021f 	bic.w	r2, r3, #31
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4969      	ldr	r1, [pc, #420]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d60:	4313      	orrs	r3, r2
 8001d62:	60cb      	str	r3, [r1, #12]
 8001d64:	e07e      	b.n	8001e64 <HAL_RCC_OscConfig+0x1e0>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	da0a      	bge.n	8001d84 <HAL_RCC_OscConfig+0x100>
 8001d6e:	4b65      	ldr	r3, [pc, #404]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	015b      	lsls	r3, r3, #5
 8001d7c:	4961      	ldr	r1, [pc, #388]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	60cb      	str	r3, [r1, #12]
 8001d82:	e06f      	b.n	8001e64 <HAL_RCC_OscConfig+0x1e0>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d8c:	d30a      	bcc.n	8001da4 <HAL_RCC_OscConfig+0x120>
 8001d8e:	4b5d      	ldr	r3, [pc, #372]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	029b      	lsls	r3, r3, #10
 8001d9c:	4959      	ldr	r1, [pc, #356]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	60cb      	str	r3, [r1, #12]
 8001da2:	e05f      	b.n	8001e64 <HAL_RCC_OscConfig+0x1e0>
 8001da4:	4b57      	ldr	r3, [pc, #348]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	03db      	lsls	r3, r3, #15
 8001db2:	4954      	ldr	r1, [pc, #336]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	60cb      	str	r3, [r1, #12]
 8001db8:	e054      	b.n	8001e64 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001dba:	4b52      	ldr	r3, [pc, #328]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	4a51      	ldr	r2, [pc, #324]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001dc0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001dc4:	6093      	str	r3, [r2, #8]
 8001dc6:	4b4f      	ldr	r3, [pc, #316]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd2:	494c      	ldr	r1, [pc, #304]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001de0:	d309      	bcc.n	8001df6 <HAL_RCC_OscConfig+0x172>
 8001de2:	4b48      	ldr	r3, [pc, #288]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	f023 021f 	bic.w	r2, r3, #31
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	4945      	ldr	r1, [pc, #276]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	60cb      	str	r3, [r1, #12]
 8001df4:	e028      	b.n	8001e48 <HAL_RCC_OscConfig+0x1c4>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	da0a      	bge.n	8001e14 <HAL_RCC_OscConfig+0x190>
 8001dfe:	4b41      	ldr	r3, [pc, #260]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	015b      	lsls	r3, r3, #5
 8001e0c:	493d      	ldr	r1, [pc, #244]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	60cb      	str	r3, [r1, #12]
 8001e12:	e019      	b.n	8001e48 <HAL_RCC_OscConfig+0x1c4>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e1c:	d30a      	bcc.n	8001e34 <HAL_RCC_OscConfig+0x1b0>
 8001e1e:	4b39      	ldr	r3, [pc, #228]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a1b      	ldr	r3, [r3, #32]
 8001e2a:	029b      	lsls	r3, r3, #10
 8001e2c:	4935      	ldr	r1, [pc, #212]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	60cb      	str	r3, [r1, #12]
 8001e32:	e009      	b.n	8001e48 <HAL_RCC_OscConfig+0x1c4>
 8001e34:	4b33      	ldr	r3, [pc, #204]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	03db      	lsls	r3, r3, #15
 8001e42:	4930      	ldr	r1, [pc, #192]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10a      	bne.n	8001e64 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e52:	4618      	mov	r0, r3
 8001e54:	f001 f93c 	bl	80030d0 <RCC_SetFlashLatencyFromMSIRange>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	f000 bde5 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8001e64:	f001 f8de 	bl	8003024 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e68:	4b27      	ldr	r3, [pc, #156]	@ (8001f08 <HAL_RCC_OscConfig+0x284>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7fe fd8b 	bl	8000988 <HAL_InitTick>
 8001e72:	4603      	mov	r3, r0
 8001e74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8001e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 808a 	beq.w	8001f96 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8001e82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e86:	f000 bdd2 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d066      	beq.n	8001f60 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8001e92:	4b1c      	ldr	r3, [pc, #112]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a1b      	ldr	r2, [pc, #108]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001e9e:	f7fe fdfd 	bl	8000a9c <HAL_GetTick>
 8001ea2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001ea4:	e009      	b.n	8001eba <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ea6:	f7fe fdf9 	bl	8000a9c <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d902      	bls.n	8001eba <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	f000 bdba 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001eba:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0ef      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	4a0e      	ldr	r2, [pc, #56]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ecc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ed0:	6093      	str	r3, [r2, #8]
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ede:	4909      	ldr	r1, [pc, #36]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001eec:	d30e      	bcc.n	8001f0c <HAL_RCC_OscConfig+0x288>
 8001eee:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	f023 021f 	bic.w	r2, r3, #31
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	4902      	ldr	r1, [pc, #8]	@ (8001f04 <HAL_RCC_OscConfig+0x280>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	60cb      	str	r3, [r1, #12]
 8001f00:	e04a      	b.n	8001f98 <HAL_RCC_OscConfig+0x314>
 8001f02:	bf00      	nop
 8001f04:	46020c00 	.word	0x46020c00
 8001f08:	20000014 	.word	0x20000014
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	da0a      	bge.n	8001f2a <HAL_RCC_OscConfig+0x2a6>
 8001f14:	4b98      	ldr	r3, [pc, #608]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	015b      	lsls	r3, r3, #5
 8001f22:	4995      	ldr	r1, [pc, #596]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	60cb      	str	r3, [r1, #12]
 8001f28:	e036      	b.n	8001f98 <HAL_RCC_OscConfig+0x314>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f32:	d30a      	bcc.n	8001f4a <HAL_RCC_OscConfig+0x2c6>
 8001f34:	4b90      	ldr	r3, [pc, #576]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	029b      	lsls	r3, r3, #10
 8001f42:	498d      	ldr	r1, [pc, #564]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	60cb      	str	r3, [r1, #12]
 8001f48:	e026      	b.n	8001f98 <HAL_RCC_OscConfig+0x314>
 8001f4a:	4b8b      	ldr	r3, [pc, #556]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	03db      	lsls	r3, r3, #15
 8001f58:	4987      	ldr	r1, [pc, #540]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60cb      	str	r3, [r1, #12]
 8001f5e:	e01b      	b.n	8001f98 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8001f60:	4b85      	ldr	r3, [pc, #532]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a84      	ldr	r2, [pc, #528]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f66:	f023 0301 	bic.w	r3, r3, #1
 8001f6a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001f6c:	f7fe fd96 	bl	8000a9c <HAL_GetTick>
 8001f70:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001f72:	e009      	b.n	8001f88 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f74:	f7fe fd92 	bl	8000a9c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d902      	bls.n	8001f88 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	f000 bd53 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001f88:	4b7b      	ldr	r3, [pc, #492]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1ef      	bne.n	8001f74 <HAL_RCC_OscConfig+0x2f0>
 8001f94:	e000      	b.n	8001f98 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001f96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f000 808b 	beq.w	80020bc <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa8:	2b08      	cmp	r3, #8
 8001faa:	d005      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x334>
 8001fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fae:	2b0c      	cmp	r3, #12
 8001fb0:	d109      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d106      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d17d      	bne.n	80020bc <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	f000 bd34 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fce:	d106      	bne.n	8001fde <HAL_RCC_OscConfig+0x35a>
 8001fd0:	4b69      	ldr	r3, [pc, #420]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a68      	ldr	r2, [pc, #416]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001fd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fda:	6013      	str	r3, [r2, #0]
 8001fdc:	e041      	b.n	8002062 <HAL_RCC_OscConfig+0x3de>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fe6:	d112      	bne.n	800200e <HAL_RCC_OscConfig+0x38a>
 8001fe8:	4b63      	ldr	r3, [pc, #396]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a62      	ldr	r2, [pc, #392]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001fee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ff2:	6013      	str	r3, [r2, #0]
 8001ff4:	4b60      	ldr	r3, [pc, #384]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a5f      	ldr	r2, [pc, #380]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8001ffa:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ffe:	6013      	str	r3, [r2, #0]
 8002000:	4b5d      	ldr	r3, [pc, #372]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a5c      	ldr	r2, [pc, #368]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002006:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800200a:	6013      	str	r3, [r2, #0]
 800200c:	e029      	b.n	8002062 <HAL_RCC_OscConfig+0x3de>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002016:	d112      	bne.n	800203e <HAL_RCC_OscConfig+0x3ba>
 8002018:	4b57      	ldr	r3, [pc, #348]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a56      	ldr	r2, [pc, #344]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800201e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	4b54      	ldr	r3, [pc, #336]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a53      	ldr	r2, [pc, #332]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800202a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	4b51      	ldr	r3, [pc, #324]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a50      	ldr	r2, [pc, #320]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	e011      	b.n	8002062 <HAL_RCC_OscConfig+0x3de>
 800203e:	4b4e      	ldr	r3, [pc, #312]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a4d      	ldr	r2, [pc, #308]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4b4b      	ldr	r3, [pc, #300]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a4a      	ldr	r2, [pc, #296]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002050:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b48      	ldr	r3, [pc, #288]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a47      	ldr	r2, [pc, #284]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800205c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002060:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d014      	beq.n	8002094 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800206a:	f7fe fd17 	bl	8000a9c <HAL_GetTick>
 800206e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002070:	e009      	b.n	8002086 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002072:	f7fe fd13 	bl	8000a9c <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b64      	cmp	r3, #100	@ 0x64
 800207e:	d902      	bls.n	8002086 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	f000 bcd4 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002086:	4b3c      	ldr	r3, [pc, #240]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0ef      	beq.n	8002072 <HAL_RCC_OscConfig+0x3ee>
 8002092:	e013      	b.n	80020bc <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8002094:	f7fe fd02 	bl	8000a9c <HAL_GetTick>
 8002098:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800209a:	e009      	b.n	80020b0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800209c:	f7fe fcfe 	bl	8000a9c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	@ 0x64
 80020a8:	d902      	bls.n	80020b0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	f000 bcbf 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020b0:	4b31      	ldr	r3, [pc, #196]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1ef      	bne.n	800209c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d05f      	beq.n	8002188 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80020c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d005      	beq.n	80020da <HAL_RCC_OscConfig+0x456>
 80020ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020d0:	2b0c      	cmp	r3, #12
 80020d2:	d114      	bne.n	80020fe <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d111      	bne.n	80020fe <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d102      	bne.n	80020e8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	f000 bca3 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80020e8:	4b23      	ldr	r3, [pc, #140]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	041b      	lsls	r3, r3, #16
 80020f6:	4920      	ldr	r1, [pc, #128]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80020fc:	e044      	b.n	8002188 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d024      	beq.n	8002150 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a1b      	ldr	r2, [pc, #108]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800210c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002110:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002112:	f7fe fcc3 	bl	8000a9c <HAL_GetTick>
 8002116:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002118:	e009      	b.n	800212e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800211a:	f7fe fcbf 	bl	8000a9c <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d902      	bls.n	800212e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	f000 bc80 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0ef      	beq.n	800211a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800213a:	4b0f      	ldr	r3, [pc, #60]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	041b      	lsls	r3, r3, #16
 8002148:	490b      	ldr	r1, [pc, #44]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 800214a:	4313      	orrs	r3, r2
 800214c:	610b      	str	r3, [r1, #16]
 800214e:	e01b      	b.n	8002188 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a08      	ldr	r2, [pc, #32]	@ (8002178 <HAL_RCC_OscConfig+0x4f4>)
 8002156:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800215a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800215c:	f7fe fc9e 	bl	8000a9c <HAL_GetTick>
 8002160:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002162:	e00b      	b.n	800217c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002164:	f7fe fc9a 	bl	8000a9c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d904      	bls.n	800217c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	f000 bc5b 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
 8002178:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800217c:	4baf      	ldr	r3, [pc, #700]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1ed      	bne.n	8002164 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0308 	and.w	r3, r3, #8
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 80c8 	beq.w	8002326 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800219c:	4ba7      	ldr	r3, [pc, #668]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800219e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d111      	bne.n	80021ce <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021aa:	4ba4      	ldr	r3, [pc, #656]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80021ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021b0:	4aa2      	ldr	r2, [pc, #648]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80021b2:	f043 0304 	orr.w	r3, r3, #4
 80021b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80021ba:	4ba0      	ldr	r3, [pc, #640]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80021bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	617b      	str	r3, [r7, #20]
 80021c6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80021c8:	2301      	movs	r3, #1
 80021ca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80021ce:	4b9c      	ldr	r3, [pc, #624]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 80021d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d119      	bne.n	800220e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80021da:	4b99      	ldr	r3, [pc, #612]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 80021dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021de:	4a98      	ldr	r2, [pc, #608]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021e6:	f7fe fc59 	bl	8000a9c <HAL_GetTick>
 80021ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80021ec:	e009      	b.n	8002202 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ee:	f7fe fc55 	bl	8000a9c <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d902      	bls.n	8002202 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	f000 bc16 	b.w	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002202:	4b8f      	ldr	r3, [pc, #572]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 8002204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0ef      	beq.n	80021ee <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d05f      	beq.n	80022d6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8002216:	4b89      	ldr	r3, [pc, #548]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002218:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800221c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002228:	429a      	cmp	r2, r3
 800222a:	d037      	beq.n	800229c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800222c:	6a3b      	ldr	r3, [r7, #32]
 800222e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d006      	beq.n	8002244 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e3f4      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d01b      	beq.n	8002286 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800224e:	4b7b      	ldr	r3, [pc, #492]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002250:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002254:	4a79      	ldr	r2, [pc, #484]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002256:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800225a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800225e:	f7fe fc1d 	bl	8000a9c <HAL_GetTick>
 8002262:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002266:	f7fe fc19 	bl	8000a9c <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b05      	cmp	r3, #5
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e3da      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002278:	4b70      	ldr	r3, [pc, #448]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800227a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800227e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1ef      	bne.n	8002266 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002286:	4b6d      	ldr	r3, [pc, #436]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800228c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	4969      	ldr	r1, [pc, #420]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002296:	4313      	orrs	r3, r2
 8002298:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800229c:	4b67      	ldr	r3, [pc, #412]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800229e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022a2:	4a66      	ldr	r2, [pc, #408]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80022a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80022a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80022ac:	f7fe fbf6 	bl	8000a9c <HAL_GetTick>
 80022b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b4:	f7fe fbf2 	bl	8000a9c <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b05      	cmp	r3, #5
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e3b3      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80022c6:	4b5d      	ldr	r3, [pc, #372]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80022c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0ef      	beq.n	80022b4 <HAL_RCC_OscConfig+0x630>
 80022d4:	e01b      	b.n	800230e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80022d6:	4b59      	ldr	r3, [pc, #356]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80022d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022dc:	4a57      	ldr	r2, [pc, #348]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80022de:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80022e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80022e6:	f7fe fbd9 	bl	8000a9c <HAL_GetTick>
 80022ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ee:	f7fe fbd5 	bl	8000a9c <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b05      	cmp	r3, #5
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e396      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002300:	4b4e      	ldr	r3, [pc, #312]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002302:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002306:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1ef      	bne.n	80022ee <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800230e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002312:	2b01      	cmp	r3, #1
 8002314:	d107      	bne.n	8002326 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002316:	4b49      	ldr	r3, [pc, #292]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800231c:	4a47      	ldr	r2, [pc, #284]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800231e:	f023 0304 	bic.w	r3, r3, #4
 8002322:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b00      	cmp	r3, #0
 8002330:	f000 8111 	beq.w	8002556 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8002334:	2300      	movs	r3, #0
 8002336:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800233a:	4b40      	ldr	r3, [pc, #256]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800233c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d111      	bne.n	800236c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002348:	4b3c      	ldr	r3, [pc, #240]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800234a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800234e:	4a3b      	ldr	r2, [pc, #236]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002350:	f043 0304 	orr.w	r3, r3, #4
 8002354:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002358:	4b38      	ldr	r3, [pc, #224]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800235a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	613b      	str	r3, [r7, #16]
 8002364:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8002366:	2301      	movs	r3, #1
 8002368:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800236c:	4b34      	ldr	r3, [pc, #208]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b00      	cmp	r3, #0
 8002376:	d118      	bne.n	80023aa <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002378:	4b31      	ldr	r3, [pc, #196]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 800237a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237c:	4a30      	ldr	r2, [pc, #192]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 800237e:	f043 0301 	orr.w	r3, r3, #1
 8002382:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002384:	f7fe fb8a 	bl	8000a9c <HAL_GetTick>
 8002388:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800238c:	f7fe fb86 	bl	8000a9c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e347      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800239e:	4b28      	ldr	r3, [pc, #160]	@ (8002440 <HAL_RCC_OscConfig+0x7bc>)
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d0f0      	beq.n	800238c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d01f      	beq.n	80023f6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0304 	and.w	r3, r3, #4
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d010      	beq.n	80023e4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80023c2:	4b1e      	ldr	r3, [pc, #120]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023c8:	4a1c      	ldr	r2, [pc, #112]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023ca:	f043 0304 	orr.w	r3, r3, #4
 80023ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80023d2:	4b1a      	ldr	r3, [pc, #104]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023d8:	4a18      	ldr	r2, [pc, #96]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80023e2:	e018      	b.n	8002416 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80023e4:	4b15      	ldr	r3, [pc, #84]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023ea:	4a14      	ldr	r2, [pc, #80]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023ec:	f043 0301 	orr.w	r3, r3, #1
 80023f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80023f4:	e00f      	b.n	8002416 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80023f6:	4b11      	ldr	r3, [pc, #68]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023fc:	4a0f      	ldr	r2, [pc, #60]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 80023fe:	f023 0301 	bic.w	r3, r3, #1
 8002402:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002406:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 8002408:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800240c:	4a0b      	ldr	r2, [pc, #44]	@ (800243c <HAL_RCC_OscConfig+0x7b8>)
 800240e:	f023 0304 	bic.w	r3, r3, #4
 8002412:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d057      	beq.n	80024ce <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800241e:	f7fe fb3d 	bl	8000a9c <HAL_GetTick>
 8002422:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002424:	e00e      	b.n	8002444 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7fe fb39 	bl	8000a9c <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002434:	4293      	cmp	r3, r2
 8002436:	d905      	bls.n	8002444 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e2f8      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
 800243c:	46020c00 	.word	0x46020c00
 8002440:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002444:	4b9c      	ldr	r3, [pc, #624]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002446:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0e9      	beq.n	8002426 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245a:	2b00      	cmp	r3, #0
 800245c:	d01b      	beq.n	8002496 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800245e:	4b96      	ldr	r3, [pc, #600]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002460:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002464:	4a94      	ldr	r2, [pc, #592]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800246a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800246e:	e00a      	b.n	8002486 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002470:	f7fe fb14 	bl	8000a9c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247e:	4293      	cmp	r3, r2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e2d3      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002486:	4b8c      	ldr	r3, [pc, #560]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002488:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800248c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0ed      	beq.n	8002470 <HAL_RCC_OscConfig+0x7ec>
 8002494:	e053      	b.n	800253e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002496:	4b88      	ldr	r3, [pc, #544]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002498:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800249c:	4a86      	ldr	r2, [pc, #536]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800249e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80024a6:	e00a      	b.n	80024be <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a8:	f7fe faf8 	bl	8000a9c <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e2b7      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80024be:	4b7e      	ldr	r3, [pc, #504]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80024c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1ed      	bne.n	80024a8 <HAL_RCC_OscConfig+0x824>
 80024cc:	e037      	b.n	800253e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80024ce:	f7fe fae5 	bl	8000a9c <HAL_GetTick>
 80024d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024d4:	e00a      	b.n	80024ec <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d6:	f7fe fae1 	bl	8000a9c <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e2a0      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024ec:	4b72      	ldr	r3, [pc, #456]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80024ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ed      	bne.n	80024d6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80024fa:	4b6f      	ldr	r3, [pc, #444]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80024fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002504:	2b00      	cmp	r3, #0
 8002506:	d01a      	beq.n	800253e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002508:	4b6b      	ldr	r3, [pc, #428]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800250a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800250e:	4a6a      	ldr	r2, [pc, #424]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002510:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002514:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002518:	e00a      	b.n	8002530 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251a:	f7fe fabf 	bl	8000a9c <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e27e      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002530:	4b61      	ldr	r3, [pc, #388]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002532:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002536:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1ed      	bne.n	800251a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800253e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002542:	2b01      	cmp	r3, #1
 8002544:	d107      	bne.n	8002556 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002546:	4b5c      	ldr	r3, [pc, #368]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002548:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800254c:	4a5a      	ldr	r2, [pc, #360]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800254e:	f023 0304 	bic.w	r3, r3, #4
 8002552:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0320 	and.w	r3, r3, #32
 800255e:	2b00      	cmp	r3, #0
 8002560:	d036      	beq.n	80025d0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002566:	2b00      	cmp	r3, #0
 8002568:	d019      	beq.n	800259e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800256a:	4b53      	ldr	r3, [pc, #332]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a52      	ldr	r2, [pc, #328]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002570:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002574:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002576:	f7fe fa91 	bl	8000a9c <HAL_GetTick>
 800257a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800257e:	f7fe fa8d 	bl	8000a9c <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e24e      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002590:	4b49      	ldr	r3, [pc, #292]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0f0      	beq.n	800257e <HAL_RCC_OscConfig+0x8fa>
 800259c:	e018      	b.n	80025d0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800259e:	4b46      	ldr	r3, [pc, #280]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a45      	ldr	r2, [pc, #276]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80025a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025a8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80025aa:	f7fe fa77 	bl	8000a9c <HAL_GetTick>
 80025ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025b2:	f7fe fa73 	bl	8000a9c <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e234      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80025c4:	4b3c      	ldr	r3, [pc, #240]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1f0      	bne.n	80025b2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d036      	beq.n	800264a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d019      	beq.n	8002618 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80025e4:	4b34      	ldr	r3, [pc, #208]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a33      	ldr	r2, [pc, #204]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80025ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80025f0:	f7fe fa54 	bl	8000a9c <HAL_GetTick>
 80025f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80025f8:	f7fe fa50 	bl	8000a9c <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e211      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800260a:	4b2b      	ldr	r3, [pc, #172]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f0      	beq.n	80025f8 <HAL_RCC_OscConfig+0x974>
 8002616:	e018      	b.n	800264a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8002618:	4b27      	ldr	r3, [pc, #156]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a26      	ldr	r2, [pc, #152]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800261e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002622:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002624:	f7fe fa3a 	bl	8000a9c <HAL_GetTick>
 8002628:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800262c:	f7fe fa36 	bl	8000a9c <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e1f7      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800263e:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002652:	2b00      	cmp	r3, #0
 8002654:	d07f      	beq.n	8002756 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800265a:	2b00      	cmp	r3, #0
 800265c:	d062      	beq.n	8002724 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800265e:	4b16      	ldr	r3, [pc, #88]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	4a15      	ldr	r2, [pc, #84]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002664:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002668:	6093      	str	r3, [r2, #8]
 800266a:	4b13      	ldr	r3, [pc, #76]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002676:	4910      	ldr	r1, [pc, #64]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002678:	4313      	orrs	r3, r2
 800267a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002680:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002684:	d309      	bcc.n	800269a <HAL_RCC_OscConfig+0xa16>
 8002686:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	f023 021f 	bic.w	r2, r3, #31
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	4909      	ldr	r1, [pc, #36]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 8002694:	4313      	orrs	r3, r2
 8002696:	60cb      	str	r3, [r1, #12]
 8002698:	e02a      	b.n	80026f0 <HAL_RCC_OscConfig+0xa6c>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	2b00      	cmp	r3, #0
 80026a0:	da0c      	bge.n	80026bc <HAL_RCC_OscConfig+0xa38>
 80026a2:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	015b      	lsls	r3, r3, #5
 80026b0:	4901      	ldr	r1, [pc, #4]	@ (80026b8 <HAL_RCC_OscConfig+0xa34>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60cb      	str	r3, [r1, #12]
 80026b6:	e01b      	b.n	80026f0 <HAL_RCC_OscConfig+0xa6c>
 80026b8:	46020c00 	.word	0x46020c00
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026c4:	d30a      	bcc.n	80026dc <HAL_RCC_OscConfig+0xa58>
 80026c6:	4ba1      	ldr	r3, [pc, #644]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	029b      	lsls	r3, r3, #10
 80026d4:	499d      	ldr	r1, [pc, #628]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	60cb      	str	r3, [r1, #12]
 80026da:	e009      	b.n	80026f0 <HAL_RCC_OscConfig+0xa6c>
 80026dc:	4b9b      	ldr	r3, [pc, #620]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	03db      	lsls	r3, r3, #15
 80026ea:	4998      	ldr	r1, [pc, #608]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80026f0:	4b96      	ldr	r3, [pc, #600]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a95      	ldr	r2, [pc, #596]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80026f6:	f043 0310 	orr.w	r3, r3, #16
 80026fa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80026fc:	f7fe f9ce 	bl	8000a9c <HAL_GetTick>
 8002700:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002704:	f7fe f9ca 	bl	8000a9c <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e18b      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8002716:	4b8d      	ldr	r3, [pc, #564]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0320 	and.w	r3, r3, #32
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0xa80>
 8002722:	e018      	b.n	8002756 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8002724:	4b89      	ldr	r3, [pc, #548]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a88      	ldr	r2, [pc, #544]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800272a:	f023 0310 	bic.w	r3, r3, #16
 800272e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002730:	f7fe f9b4 	bl	8000a9c <HAL_GetTick>
 8002734:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002738:	f7fe f9b0 	bl	8000a9c <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e171      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800274a:	4b80      	ldr	r3, [pc, #512]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1f0      	bne.n	8002738 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8166 	beq.w	8002a2c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8002760:	2300      	movs	r3, #0
 8002762:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002766:	4b79      	ldr	r3, [pc, #484]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	f003 030c 	and.w	r3, r3, #12
 800276e:	2b0c      	cmp	r3, #12
 8002770:	f000 80f2 	beq.w	8002958 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002778:	2b02      	cmp	r3, #2
 800277a:	f040 80c5 	bne.w	8002908 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800277e:	4b73      	ldr	r3, [pc, #460]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a72      	ldr	r2, [pc, #456]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002784:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002788:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800278a:	f7fe f987 	bl	8000a9c <HAL_GetTick>
 800278e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002792:	f7fe f983 	bl	8000a9c <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e144      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80027a4:	4b69      	ldr	r3, [pc, #420]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1f0      	bne.n	8002792 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b0:	4b66      	ldr	r3, [pc, #408]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80027b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d111      	bne.n	80027e2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	4b63      	ldr	r3, [pc, #396]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80027c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c4:	4a61      	ldr	r2, [pc, #388]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80027c6:	f043 0304 	orr.w	r3, r3, #4
 80027ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80027ce:	4b5f      	ldr	r3, [pc, #380]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80027d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80027dc:	2301      	movs	r3, #1
 80027de:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80027e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002950 <HAL_RCC_OscConfig+0xccc>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027ee:	d102      	bne.n	80027f6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80027f0:	2301      	movs	r3, #1
 80027f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80027f6:	4b56      	ldr	r3, [pc, #344]	@ (8002950 <HAL_RCC_OscConfig+0xccc>)
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	4a55      	ldr	r2, [pc, #340]	@ (8002950 <HAL_RCC_OscConfig+0xccc>)
 80027fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002800:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8002802:	4b52      	ldr	r3, [pc, #328]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800280a:	f023 0303 	bic.w	r3, r3, #3
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002816:	3a01      	subs	r2, #1
 8002818:	0212      	lsls	r2, r2, #8
 800281a:	4311      	orrs	r1, r2
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002820:	430a      	orrs	r2, r1
 8002822:	494a      	ldr	r1, [pc, #296]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002824:	4313      	orrs	r3, r2
 8002826:	628b      	str	r3, [r1, #40]	@ 0x28
 8002828:	4b48      	ldr	r3, [pc, #288]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800282a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800282c:	4b49      	ldr	r3, [pc, #292]	@ (8002954 <HAL_RCC_OscConfig+0xcd0>)
 800282e:	4013      	ands	r3, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002834:	3a01      	subs	r2, #1
 8002836:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800283e:	3a01      	subs	r2, #1
 8002840:	0252      	lsls	r2, r2, #9
 8002842:	b292      	uxth	r2, r2
 8002844:	4311      	orrs	r1, r2
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800284a:	3a01      	subs	r2, #1
 800284c:	0412      	lsls	r2, r2, #16
 800284e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002852:	4311      	orrs	r1, r2
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002858:	3a01      	subs	r2, #1
 800285a:	0612      	lsls	r2, r2, #24
 800285c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002860:	430a      	orrs	r2, r1
 8002862:	493a      	ldr	r1, [pc, #232]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002864:	4313      	orrs	r3, r2
 8002866:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8002868:	4b38      	ldr	r3, [pc, #224]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800286a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286c:	4a37      	ldr	r2, [pc, #220]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800286e:	f023 0310 	bic.w	r3, r3, #16
 8002872:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002878:	4a34      	ldr	r2, [pc, #208]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800287e:	4b33      	ldr	r3, [pc, #204]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002882:	4a32      	ldr	r2, [pc, #200]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002884:	f043 0310 	orr.w	r3, r3, #16
 8002888:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800288a:	4b30      	ldr	r3, [pc, #192]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800288c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288e:	f023 020c 	bic.w	r2, r3, #12
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002896:	492d      	ldr	r1, [pc, #180]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002898:	4313      	orrs	r3, r2
 800289a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800289c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d105      	bne.n	80028b0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80028a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002950 <HAL_RCC_OscConfig+0xccc>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4a29      	ldr	r2, [pc, #164]	@ (8002950 <HAL_RCC_OscConfig+0xccc>)
 80028aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028ae:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80028b0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d107      	bne.n	80028c8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80028b8:	4b24      	ldr	r3, [pc, #144]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80028ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028be:	4a23      	ldr	r2, [pc, #140]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80028c0:	f023 0304 	bic.w	r3, r3, #4
 80028c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80028c8:	4b20      	ldr	r3, [pc, #128]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a1f      	ldr	r2, [pc, #124]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80028ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80028d4:	f7fe f8e2 	bl	8000a9c <HAL_GetTick>
 80028d8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7fe f8de 	bl	8000a9c <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e09f      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80028ee:	4b17      	ldr	r3, [pc, #92]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0f0      	beq.n	80028dc <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80028fa:	4b14      	ldr	r3, [pc, #80]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 80028fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fe:	4a13      	ldr	r2, [pc, #76]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002904:	6293      	str	r3, [r2, #40]	@ 0x28
 8002906:	e091      	b.n	8002a2c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002908:	4b10      	ldr	r3, [pc, #64]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a0f      	ldr	r2, [pc, #60]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800290e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002912:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002914:	f7fe f8c2 	bl	8000a9c <HAL_GetTick>
 8002918:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7fe f8be 	bl	8000a9c <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e07f      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800292e:	4b07      	ldr	r3, [pc, #28]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800293a:	4b04      	ldr	r3, [pc, #16]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 800293c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293e:	4a03      	ldr	r2, [pc, #12]	@ (800294c <HAL_RCC_OscConfig+0xcc8>)
 8002940:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002944:	f023 0303 	bic.w	r3, r3, #3
 8002948:	6293      	str	r3, [r2, #40]	@ 0x28
 800294a:	e06f      	b.n	8002a2c <HAL_RCC_OscConfig+0xda8>
 800294c:	46020c00 	.word	0x46020c00
 8002950:	46020800 	.word	0x46020800
 8002954:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002958:	4b37      	ldr	r3, [pc, #220]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 800295a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800295e:	4b36      	ldr	r3, [pc, #216]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 8002960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002962:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002968:	2b01      	cmp	r3, #1
 800296a:	d039      	beq.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f003 0203 	and.w	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002976:	429a      	cmp	r2, r3
 8002978:	d132      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	0a1b      	lsrs	r3, r3, #8
 800297e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8002988:	429a      	cmp	r2, r3
 800298a:	d129      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8002996:	429a      	cmp	r2, r3
 8002998:	d122      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029a4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d11a      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	0a5b      	lsrs	r3, r3, #9
 80029ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d111      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	0c1b      	lsrs	r3, r3, #16
 80029c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029c8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d108      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	0e1b      	lsrs	r3, r3, #24
 80029d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029da:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d001      	beq.n	80029e4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e024      	b.n	8002a2e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80029e4:	4b14      	ldr	r3, [pc, #80]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 80029e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e8:	08db      	lsrs	r3, r3, #3
 80029ea:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d01a      	beq.n	8002a2c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80029f6:	4b10      	ldr	r3, [pc, #64]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 80029f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 80029fc:	f023 0310 	bic.w	r3, r3, #16
 8002a00:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a02:	f7fe f84b 	bl	8000a9c <HAL_GetTick>
 8002a06:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8002a08:	bf00      	nop
 8002a0a:	f7fe f847 	bl	8000a9c <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d0f9      	beq.n	8002a0a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a1a:	4a07      	ldr	r2, [pc, #28]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002a20:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 8002a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a24:	4a04      	ldr	r2, [pc, #16]	@ (8002a38 <HAL_RCC_OscConfig+0xdb4>)
 8002a26:	f043 0310 	orr.w	r3, r3, #16
 8002a2a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3738      	adds	r7, #56	@ 0x38
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	46020c00 	.word	0x46020c00

08002a3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e1d9      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a50:	4b9b      	ldr	r3, [pc, #620]	@ (8002cc0 <HAL_RCC_ClockConfig+0x284>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 030f 	and.w	r3, r3, #15
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d910      	bls.n	8002a80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5e:	4b98      	ldr	r3, [pc, #608]	@ (8002cc0 <HAL_RCC_ClockConfig+0x284>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f023 020f 	bic.w	r2, r3, #15
 8002a66:	4996      	ldr	r1, [pc, #600]	@ (8002cc0 <HAL_RCC_ClockConfig+0x284>)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a6e:	4b94      	ldr	r3, [pc, #592]	@ (8002cc0 <HAL_RCC_ClockConfig+0x284>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e1c1      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d010      	beq.n	8002aae <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	695a      	ldr	r2, [r3, #20]
 8002a90:	4b8c      	ldr	r3, [pc, #560]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d908      	bls.n	8002aae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8002a9c:	4b89      	ldr	r3, [pc, #548]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	4986      	ldr	r1, [pc, #536]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d012      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	4b81      	ldr	r3, [pc, #516]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	091b      	lsrs	r3, r3, #4
 8002ac4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d909      	bls.n	8002ae0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002acc:	4b7d      	ldr	r3, [pc, #500]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	497a      	ldr	r1, [pc, #488]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d010      	beq.n	8002b0e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	4b74      	ldr	r3, [pc, #464]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d908      	bls.n	8002b0e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002afc:	4b71      	ldr	r3, [pc, #452]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	496e      	ldr	r1, [pc, #440]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d010      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	4b69      	ldr	r3, [pc, #420]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d908      	bls.n	8002b3c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002b2a:	4b66      	ldr	r3, [pc, #408]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	f023 020f 	bic.w	r2, r3, #15
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	4963      	ldr	r1, [pc, #396]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 80d2 	beq.w	8002cee <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b03      	cmp	r3, #3
 8002b54:	d143      	bne.n	8002bde <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b56:	4b5b      	ldr	r3, [pc, #364]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d110      	bne.n	8002b86 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002b64:	4b57      	ldr	r3, [pc, #348]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b6a:	4a56      	ldr	r2, [pc, #344]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b6c:	f043 0304 	orr.w	r3, r3, #4
 8002b70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002b74:	4b53      	ldr	r3, [pc, #332]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	60bb      	str	r3, [r7, #8]
 8002b80:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8002b82:	2301      	movs	r3, #1
 8002b84:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8002b86:	f7fd ff89 	bl	8000a9c <HAL_GetTick>
 8002b8a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8002b8c:	4b4e      	ldr	r3, [pc, #312]	@ (8002cc8 <HAL_RCC_ClockConfig+0x28c>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00f      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8002b9a:	f7fd ff7f 	bl	8000a9c <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e12b      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8002bac:	4b46      	ldr	r3, [pc, #280]	@ (8002cc8 <HAL_RCC_ClockConfig+0x28c>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002bbe:	4b41      	ldr	r3, [pc, #260]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002bc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bc4:	4a3f      	ldr	r2, [pc, #252]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002bc6:	f023 0304 	bic.w	r3, r3, #4
 8002bca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002bce:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d121      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e112      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d107      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002be6:	4b37      	ldr	r3, [pc, #220]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d115      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e106      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002bfe:	4b31      	ldr	r3, [pc, #196]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d109      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e0fa      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e0f2      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002c1e:	4b29      	ldr	r3, [pc, #164]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	f023 0203 	bic.w	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	4926      	ldr	r1, [pc, #152]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002c30:	f7fd ff34 	bl	8000a9c <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b03      	cmp	r3, #3
 8002c3c:	d112      	bne.n	8002c64 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c3e:	e00a      	b.n	8002c56 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c40:	f7fd ff2c 	bl	8000a9c <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e0d6      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c56:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b0c      	cmp	r3, #12
 8002c60:	d1ee      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x204>
 8002c62:	e044      	b.n	8002cee <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d112      	bne.n	8002c92 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c6c:	e00a      	b.n	8002c84 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c6e:	f7fd ff15 	bl	8000a9c <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e0bf      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c84:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002c86:	69db      	ldr	r3, [r3, #28]
 8002c88:	f003 030c 	and.w	r3, r3, #12
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d1ee      	bne.n	8002c6e <HAL_RCC_ClockConfig+0x232>
 8002c90:	e02d      	b.n	8002cee <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d123      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002c9a:	e00a      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c9c:	f7fd fefe 	bl	8000a9c <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e0a8      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002cb2:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <HAL_RCC_ClockConfig+0x288>)
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	f003 030c 	and.w	r3, r3, #12
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1ee      	bne.n	8002c9c <HAL_RCC_ClockConfig+0x260>
 8002cbe:	e016      	b.n	8002cee <HAL_RCC_ClockConfig+0x2b2>
 8002cc0:	40022000 	.word	0x40022000
 8002cc4:	46020c00 	.word	0x46020c00
 8002cc8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ccc:	f7fd fee6 	bl	8000a9c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e090      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	f003 030c 	and.w	r3, r3, #12
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d1ee      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d010      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	4b43      	ldr	r3, [pc, #268]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d208      	bcs.n	8002d1c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002d0a:	4b40      	ldr	r3, [pc, #256]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	f023 020f 	bic.w	r2, r3, #15
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	493d      	ldr	r1, [pc, #244]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e10 <HAL_RCC_ClockConfig+0x3d4>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d210      	bcs.n	8002d4c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b39      	ldr	r3, [pc, #228]	@ (8002e10 <HAL_RCC_ClockConfig+0x3d4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 020f 	bic.w	r2, r3, #15
 8002d32:	4937      	ldr	r1, [pc, #220]	@ (8002e10 <HAL_RCC_ClockConfig+0x3d4>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b35      	ldr	r3, [pc, #212]	@ (8002e10 <HAL_RCC_ClockConfig+0x3d4>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e05b      	b.n	8002e04 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d010      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d208      	bcs.n	8002d7a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002d68:	4b28      	ldr	r3, [pc, #160]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	4925      	ldr	r1, [pc, #148]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d012      	beq.n	8002dac <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	4b20      	ldr	r3, [pc, #128]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	091b      	lsrs	r3, r3, #4
 8002d90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d209      	bcs.n	8002dac <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002d98:	4b1c      	ldr	r3, [pc, #112]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	4919      	ldr	r1, [pc, #100]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0310 	and.w	r3, r3, #16
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d010      	beq.n	8002dda <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	695a      	ldr	r2, [r3, #20]
 8002dbc:	4b13      	ldr	r3, [pc, #76]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d208      	bcs.n	8002dda <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8002dc8:	4b10      	ldr	r3, [pc, #64]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dcc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	490d      	ldr	r1, [pc, #52]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002dda:	f000 f821 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8002dde:	4602      	mov	r2, r0
 8002de0:	4b0a      	ldr	r3, [pc, #40]	@ (8002e0c <HAL_RCC_ClockConfig+0x3d0>)
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	f003 030f 	and.w	r3, r3, #15
 8002de8:	490a      	ldr	r1, [pc, #40]	@ (8002e14 <HAL_RCC_ClockConfig+0x3d8>)
 8002dea:	5ccb      	ldrb	r3, [r1, r3]
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
 8002df0:	4a09      	ldr	r2, [pc, #36]	@ (8002e18 <HAL_RCC_ClockConfig+0x3dc>)
 8002df2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002df4:	4b09      	ldr	r3, [pc, #36]	@ (8002e1c <HAL_RCC_ClockConfig+0x3e0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7fd fdc5 	bl	8000988 <HAL_InitTick>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	73fb      	strb	r3, [r7, #15]

  return status;
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	46020c00 	.word	0x46020c00
 8002e10:	40022000 	.word	0x40022000
 8002e14:	08006f48 	.word	0x08006f48
 8002e18:	2000001c 	.word	0x2000001c
 8002e1c:	20000014 	.word	0x20000014

08002e20 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b08b      	sub	sp, #44	@ 0x2c
 8002e24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e2e:	4b78      	ldr	r3, [pc, #480]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	f003 030c 	and.w	r3, r3, #12
 8002e36:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e38:	4b75      	ldr	r3, [pc, #468]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	f003 0303 	and.w	r3, r3, #3
 8002e40:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <HAL_RCC_GetSysClockFreq+0x34>
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2b0c      	cmp	r3, #12
 8002e4c:	d121      	bne.n	8002e92 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d11e      	bne.n	8002e92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002e54:	4b6e      	ldr	r3, [pc, #440]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d107      	bne.n	8002e70 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002e60:	4b6b      	ldr	r3, [pc, #428]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002e62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e66:	0b1b      	lsrs	r3, r3, #12
 8002e68:	f003 030f 	and.w	r3, r3, #15
 8002e6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e6e:	e005      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8002e70:	4b67      	ldr	r3, [pc, #412]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	0f1b      	lsrs	r3, r3, #28
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e7c:	4a65      	ldr	r2, [pc, #404]	@ (8003014 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d110      	bne.n	8002eae <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002e90:	e00d      	b.n	8002eae <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e92:	4b5f      	ldr	r3, [pc, #380]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d102      	bne.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e9e:	4b5e      	ldr	r3, [pc, #376]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002ea0:	623b      	str	r3, [r7, #32]
 8002ea2:	e004      	b.n	8002eae <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d101      	bne.n	8002eae <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8003018 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002eac:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	2b0c      	cmp	r3, #12
 8002eb2:	f040 80a5 	bne.w	8003000 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002eb6:	4b56      	ldr	r3, [pc, #344]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002ec0:	4b53      	ldr	r3, [pc, #332]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	0a1b      	lsrs	r3, r3, #8
 8002ec6:	f003 030f 	and.w	r3, r3, #15
 8002eca:	3301      	adds	r3, #1
 8002ecc:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002ece:	4b50      	ldr	r3, [pc, #320]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed2:	091b      	lsrs	r3, r3, #4
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002eda:	4b4d      	ldr	r3, [pc, #308]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ede:	08db      	lsrs	r3, r3, #3
 8002ee0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	fb02 f303 	mul.w	r3, r2, r3
 8002eea:	ee07 3a90 	vmov	s15, r3
 8002eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ef2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d003      	beq.n	8002f04 <HAL_RCC_GetSysClockFreq+0xe4>
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	d022      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x128>
 8002f02:	e043      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	ee07 3a90 	vmov	s15, r3
 8002f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f0e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800301c <HAL_RCC_GetSysClockFreq+0x1fc>
 8002f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f16:	4b3e      	ldr	r3, [pc, #248]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f1e:	ee07 3a90 	vmov	s15, r3
 8002f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002f26:	ed97 6a01 	vldr	s12, [r7, #4]
 8002f2a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8003020 <HAL_RCC_GetSysClockFreq+0x200>
 8002f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002f46:	e046      	b.n	8002fd6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	ee07 3a90 	vmov	s15, r3
 8002f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f52:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800301c <HAL_RCC_GetSysClockFreq+0x1fc>
 8002f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f62:	ee07 3a90 	vmov	s15, r3
 8002f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002f6a:	ed97 6a01 	vldr	s12, [r7, #4]
 8002f6e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8003020 <HAL_RCC_GetSysClockFreq+0x200>
 8002f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002f8a:	e024      	b.n	8002fd6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	ee07 3a90 	vmov	s15, r3
 8002f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	ee07 3a90 	vmov	s15, r3
 8002f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fa0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fac:	ee07 3a90 	vmov	s15, r3
 8002fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002fb4:	ed97 6a01 	vldr	s12, [r7, #4]
 8002fb8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8003020 <HAL_RCC_GetSysClockFreq+0x200>
 8002fbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002fc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002fd4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fda:	0e1b      	lsrs	r3, r3, #24
 8002fdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fee:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ff2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ffa:	ee17 3a90 	vmov	r3, s15
 8002ffe:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003000:	6a3b      	ldr	r3, [r7, #32]
}
 8003002:	4618      	mov	r0, r3
 8003004:	372c      	adds	r7, #44	@ 0x2c
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	46020c00 	.word	0x46020c00
 8003014:	08006f60 	.word	0x08006f60
 8003018:	00f42400 	.word	0x00f42400
 800301c:	4b742400 	.word	0x4b742400
 8003020:	46000000 	.word	0x46000000

08003024 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003028:	f7ff fefa 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 800302c:	4602      	mov	r2, r0
 800302e:	4b07      	ldr	r3, [pc, #28]	@ (800304c <HAL_RCC_GetHCLKFreq+0x28>)
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	4906      	ldr	r1, [pc, #24]	@ (8003050 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003038:	5ccb      	ldrb	r3, [r1, r3]
 800303a:	fa22 f303 	lsr.w	r3, r2, r3
 800303e:	4a05      	ldr	r2, [pc, #20]	@ (8003054 <HAL_RCC_GetHCLKFreq+0x30>)
 8003040:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8003042:	4b04      	ldr	r3, [pc, #16]	@ (8003054 <HAL_RCC_GetHCLKFreq+0x30>)
 8003044:	681b      	ldr	r3, [r3, #0]
}
 8003046:	4618      	mov	r0, r3
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	46020c00 	.word	0x46020c00
 8003050:	08006f48 	.word	0x08006f48
 8003054:	2000001c 	.word	0x2000001c

08003058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800305c:	f7ff ffe2 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 8003060:	4602      	mov	r2, r0
 8003062:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	4903      	ldr	r1, [pc, #12]	@ (800307c <HAL_RCC_GetPCLK1Freq+0x24>)
 800306e:	5ccb      	ldrb	r3, [r1, r3]
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	46020c00 	.word	0x46020c00
 800307c:	08006f58 	.word	0x08006f58

08003080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8003084:	f7ff ffce 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 8003088:	4602      	mov	r2, r0
 800308a:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	0a1b      	lsrs	r3, r3, #8
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	4903      	ldr	r1, [pc, #12]	@ (80030a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003096:	5ccb      	ldrb	r3, [r1, r3]
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800309c:	4618      	mov	r0, r3
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	46020c00 	.word	0x46020c00
 80030a4:	08006f58 	.word	0x08006f58

080030a8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80030ac:	f7ff ffba 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 80030b0:	4602      	mov	r2, r0
 80030b2:	4b05      	ldr	r3, [pc, #20]	@ (80030c8 <HAL_RCC_GetPCLK3Freq+0x20>)
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	091b      	lsrs	r3, r3, #4
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	4903      	ldr	r1, [pc, #12]	@ (80030cc <HAL_RCC_GetPCLK3Freq+0x24>)
 80030be:	5ccb      	ldrb	r3, [r1, r3]
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	46020c00 	.word	0x46020c00
 80030cc:	08006f58 	.word	0x08006f58

080030d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030d8:	4b3e      	ldr	r3, [pc, #248]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80030da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030e6:	f7fe fd6f 	bl	8001bc8 <HAL_PWREx_GetVoltageRange>
 80030ea:	6178      	str	r0, [r7, #20]
 80030ec:	e019      	b.n	8003122 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030ee:	4b39      	ldr	r3, [pc, #228]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80030f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030f4:	4a37      	ldr	r2, [pc, #220]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80030f6:	f043 0304 	orr.w	r3, r3, #4
 80030fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80030fe:	4b35      	ldr	r3, [pc, #212]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003100:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003104:	f003 0304 	and.w	r3, r3, #4
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800310c:	f7fe fd5c 	bl	8001bc8 <HAL_PWREx_GetVoltageRange>
 8003110:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003112:	4b30      	ldr	r3, [pc, #192]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003114:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003118:	4a2e      	ldr	r2, [pc, #184]	@ (80031d4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800311a:	f023 0304 	bic.w	r3, r3, #4
 800311e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003128:	d003      	beq.n	8003132 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003130:	d109      	bne.n	8003146 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003138:	d202      	bcs.n	8003140 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800313a:	2301      	movs	r3, #1
 800313c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800313e:	e033      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003144:	e030      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800314c:	d208      	bcs.n	8003160 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003154:	d102      	bne.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8003156:	2303      	movs	r3, #3
 8003158:	613b      	str	r3, [r7, #16]
 800315a:	e025      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e035      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003166:	d90f      	bls.n	8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003174:	d902      	bls.n	800317c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8003176:	2300      	movs	r3, #0
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	e015      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800317c:	2301      	movs	r3, #1
 800317e:	613b      	str	r3, [r7, #16]
 8003180:	e012      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	e00f      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800318e:	d109      	bne.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003196:	d102      	bne.n	800319e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8003198:	2301      	movs	r3, #1
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	e004      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800319e:	2302      	movs	r3, #2
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	e001      	b.n	80031a8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80031a4:	2301      	movs	r3, #1
 80031a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031a8:	4b0b      	ldr	r3, [pc, #44]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f023 020f 	bic.w	r2, r3, #15
 80031b0:	4909      	ldr	r1, [pc, #36]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80031b8:	4b07      	ldr	r3, [pc, #28]	@ (80031d8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 030f 	and.w	r3, r3, #15
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d001      	beq.n	80031ca <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	46020c00 	.word	0x46020c00
 80031d8:	40022000 	.word	0x40022000

080031dc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80031dc:	b480      	push	{r7}
 80031de:	b089      	sub	sp, #36	@ 0x24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80031e4:	4ba6      	ldr	r3, [pc, #664]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80031e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ec:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80031ee:	4ba4      	ldr	r3, [pc, #656]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80031f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80031f8:	4ba1      	ldr	r3, [pc, #644]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80031fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fc:	0a1b      	lsrs	r3, r3, #8
 80031fe:	f003 030f 	and.w	r3, r3, #15
 8003202:	3301      	adds	r3, #1
 8003204:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003206:	4b9e      	ldr	r3, [pc, #632]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320a:	091b      	lsrs	r3, r3, #4
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003212:	4b9b      	ldr	r3, [pc, #620]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003216:	08db      	lsrs	r3, r3, #3
 8003218:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	fb02 f303 	mul.w	r3, r2, r3
 8003222:	ee07 3a90 	vmov	s15, r3
 8003226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800322a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2b03      	cmp	r3, #3
 8003232:	d062      	beq.n	80032fa <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b03      	cmp	r3, #3
 8003238:	f200 8081 	bhi.w	800333e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d024      	beq.n	800328c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b02      	cmp	r3, #2
 8003246:	d17a      	bne.n	800333e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	ee07 3a90 	vmov	s15, r3
 800324e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003252:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8003484 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800325a:	4b89      	ldr	r3, [pc, #548]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800325c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800325e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800326a:	ed97 6a02 	vldr	s12, [r7, #8]
 800326e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8003488 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003272:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003276:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800327a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800327e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003286:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800328a:	e08f      	b.n	80033ac <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800328c:	4b7c      	ldr	r3, [pc, #496]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003298:	4b79      	ldr	r3, [pc, #484]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	0f1b      	lsrs	r3, r3, #28
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	e006      	b.n	80032b2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80032a4:	4b76      	ldr	r3, [pc, #472]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80032a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80032aa:	041b      	lsls	r3, r3, #16
 80032ac:	0f1b      	lsrs	r3, r3, #28
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	4a76      	ldr	r2, [pc, #472]	@ (800348c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80032b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032b8:	ee07 3a90 	vmov	s15, r3
 80032bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	ee07 3a90 	vmov	s15, r3
 80032c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	ee07 3a90 	vmov	s15, r3
 80032d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80032dc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8003488 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80032e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80032f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80032f8:	e058      	b.n	80033ac <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	ee07 3a90 	vmov	s15, r3
 8003300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003304:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003484 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003308:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800330c:	4b5c      	ldr	r3, [pc, #368]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800330e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003314:	ee07 3a90 	vmov	s15, r3
 8003318:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800331c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003320:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003488 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003324:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003328:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800332c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003330:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003334:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003338:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800333c:	e036      	b.n	80033ac <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800333e:	4b50      	ldr	r3, [pc, #320]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d005      	beq.n	8003356 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800334a:	4b4d      	ldr	r3, [pc, #308]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	0f1b      	lsrs	r3, r3, #28
 8003350:	f003 030f 	and.w	r3, r3, #15
 8003354:	e006      	b.n	8003364 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8003356:	4b4a      	ldr	r3, [pc, #296]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003358:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800335c:	041b      	lsls	r3, r3, #16
 800335e:	0f1b      	lsrs	r3, r3, #28
 8003360:	f003 030f 	and.w	r3, r3, #15
 8003364:	4a49      	ldr	r2, [pc, #292]	@ (800348c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800336a:	ee07 3a90 	vmov	s15, r3
 800336e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800337c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800338a:	ed97 6a02 	vldr	s12, [r7, #8]
 800338e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003488 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800339a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800339e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80033a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80033aa:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80033ac:	4b34      	ldr	r3, [pc, #208]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80033ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d017      	beq.n	80033e8 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80033b8:	4b31      	ldr	r3, [pc, #196]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80033ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033bc:	0a5b      	lsrs	r3, r3, #9
 80033be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033c2:	ee07 3a90 	vmov	s15, r3
 80033c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80033ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80033ce:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80033d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80033d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033de:	ee17 2a90 	vmov	r2, s15
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	e002      	b.n	80033ee <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80033ee:	4b24      	ldr	r3, [pc, #144]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80033f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d017      	beq.n	800342a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80033fa:	4b21      	ldr	r3, [pc, #132]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80033fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033fe:	0c1b      	lsrs	r3, r3, #16
 8003400:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003404:	ee07 3a90 	vmov	s15, r3
 8003408:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800340c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003410:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003414:	edd7 6a07 	vldr	s13, [r7, #28]
 8003418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800341c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003420:	ee17 2a90 	vmov	r2, s15
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	605a      	str	r2, [r3, #4]
 8003428:	e002      	b.n	8003430 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003430:	4b13      	ldr	r3, [pc, #76]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003434:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d017      	beq.n	800346c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800343c:	4b10      	ldr	r3, [pc, #64]	@ (8003480 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800343e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003440:	0e1b      	lsrs	r3, r3, #24
 8003442:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003446:	ee07 3a90 	vmov	s15, r3
 800344a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800344e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003452:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003456:	edd7 6a07 	vldr	s13, [r7, #28]
 800345a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800345e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003462:	ee17 2a90 	vmov	r2, s15
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800346a:	e002      	b.n	8003472 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	609a      	str	r2, [r3, #8]
}
 8003472:	bf00      	nop
 8003474:	3724      	adds	r7, #36	@ 0x24
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	46020c00 	.word	0x46020c00
 8003484:	4b742400 	.word	0x4b742400
 8003488:	46000000 	.word	0x46000000
 800348c:	08006f60 	.word	0x08006f60

08003490 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003490:	b480      	push	{r7}
 8003492:	b089      	sub	sp, #36	@ 0x24
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003498:	4ba6      	ldr	r3, [pc, #664]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800349a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800349c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80034a2:	4ba4      	ldr	r3, [pc, #656]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80034a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a6:	f003 0303 	and.w	r3, r3, #3
 80034aa:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80034ac:	4ba1      	ldr	r3, [pc, #644]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80034ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b0:	0a1b      	lsrs	r3, r3, #8
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	3301      	adds	r3, #1
 80034b8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80034ba:	4b9e      	ldr	r3, [pc, #632]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80034bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80034c6:	4b9b      	ldr	r3, [pc, #620]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	08db      	lsrs	r3, r3, #3
 80034cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	fb02 f303 	mul.w	r3, r2, r3
 80034d6:	ee07 3a90 	vmov	s15, r3
 80034da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034de:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d062      	beq.n	80035ae <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	2b03      	cmp	r3, #3
 80034ec:	f200 8081 	bhi.w	80035f2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d024      	beq.n	8003540 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d17a      	bne.n	80035f2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	ee07 3a90 	vmov	s15, r3
 8003502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003506:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8003738 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800350a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800350e:	4b89      	ldr	r3, [pc, #548]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003516:	ee07 3a90 	vmov	s15, r3
 800351a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800351e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003522:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800373c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003526:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800352a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800352e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003532:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800353a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800353e:	e08f      	b.n	8003660 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003540:	4b7c      	ldr	r3, [pc, #496]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800354c:	4b79      	ldr	r3, [pc, #484]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	0f1b      	lsrs	r3, r3, #28
 8003552:	f003 030f 	and.w	r3, r3, #15
 8003556:	e006      	b.n	8003566 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8003558:	4b76      	ldr	r3, [pc, #472]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800355a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800355e:	041b      	lsls	r3, r3, #16
 8003560:	0f1b      	lsrs	r3, r3, #28
 8003562:	f003 030f 	and.w	r3, r3, #15
 8003566:	4a76      	ldr	r2, [pc, #472]	@ (8003740 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356c:	ee07 3a90 	vmov	s15, r3
 8003570:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	ee07 3a90 	vmov	s15, r3
 800357a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800357e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	ee07 3a90 	vmov	s15, r3
 8003588:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800358c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003590:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800373c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003594:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003598:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800359c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80035a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80035ac:	e058      	b.n	8003660 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	ee07 3a90 	vmov	s15, r3
 80035b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003738 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80035bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035c0:	4b5c      	ldr	r3, [pc, #368]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80035c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c8:	ee07 3a90 	vmov	s15, r3
 80035cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80035d0:	ed97 6a02 	vldr	s12, [r7, #8]
 80035d4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800373c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80035d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80035dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80035e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80035e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80035f0:	e036      	b.n	8003660 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80035f2:	4b50      	ldr	r3, [pc, #320]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d005      	beq.n	800360a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80035fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	0f1b      	lsrs	r3, r3, #28
 8003604:	f003 030f 	and.w	r3, r3, #15
 8003608:	e006      	b.n	8003618 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800360a:	4b4a      	ldr	r3, [pc, #296]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800360c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003610:	041b      	lsls	r3, r3, #16
 8003612:	0f1b      	lsrs	r3, r3, #28
 8003614:	f003 030f 	and.w	r3, r3, #15
 8003618:	4a49      	ldr	r2, [pc, #292]	@ (8003740 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800361a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800361e:	ee07 3a90 	vmov	s15, r3
 8003622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	ee07 3a90 	vmov	s15, r3
 800362c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003630:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800363e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003642:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800373c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800364a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800364e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003652:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800365a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800365e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003660:	4b34      	ldr	r3, [pc, #208]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d017      	beq.n	800369c <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800366c:	4b31      	ldr	r3, [pc, #196]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	0a5b      	lsrs	r3, r3, #9
 8003672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003676:	ee07 3a90 	vmov	s15, r3
 800367a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800367e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003682:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003686:	edd7 6a07 	vldr	s13, [r7, #28]
 800368a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800368e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003692:	ee17 2a90 	vmov	r2, s15
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	e002      	b.n	80036a2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80036a2:	4b24      	ldr	r3, [pc, #144]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80036a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d017      	beq.n	80036de <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80036ae:	4b21      	ldr	r3, [pc, #132]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80036b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b2:	0c1b      	lsrs	r3, r3, #16
 80036b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036b8:	ee07 3a90 	vmov	s15, r3
 80036bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80036c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036c4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80036c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80036cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036d4:	ee17 2a90 	vmov	r2, s15
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	605a      	str	r2, [r3, #4]
 80036dc:	e002      	b.n	80036e4 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80036e4:	4b13      	ldr	r3, [pc, #76]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d017      	beq.n	8003720 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80036f0:	4b10      	ldr	r3, [pc, #64]	@ (8003734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80036f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f4:	0e1b      	lsrs	r3, r3, #24
 80036f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8003702:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003706:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800370a:	edd7 6a07 	vldr	s13, [r7, #28]
 800370e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003712:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003716:	ee17 2a90 	vmov	r2, s15
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800371e:	e002      	b.n	8003726 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	609a      	str	r2, [r3, #8]
}
 8003726:	bf00      	nop
 8003728:	3724      	adds	r7, #36	@ 0x24
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	46020c00 	.word	0x46020c00
 8003738:	4b742400 	.word	0x4b742400
 800373c:	46000000 	.word	0x46000000
 8003740:	08006f60 	.word	0x08006f60

08003744 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003744:	b480      	push	{r7}
 8003746:	b089      	sub	sp, #36	@ 0x24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800374c:	4ba6      	ldr	r3, [pc, #664]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800374e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003754:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8003756:	4ba4      	ldr	r3, [pc, #656]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8003760:	4ba1      	ldr	r3, [pc, #644]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003764:	0a1b      	lsrs	r3, r3, #8
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	3301      	adds	r3, #1
 800376c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800376e:	4b9e      	ldr	r3, [pc, #632]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003772:	091b      	lsrs	r3, r3, #4
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800377a:	4b9b      	ldr	r3, [pc, #620]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800377c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800377e:	08db      	lsrs	r3, r3, #3
 8003780:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	fb02 f303 	mul.w	r3, r2, r3
 800378a:	ee07 3a90 	vmov	s15, r3
 800378e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003792:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b03      	cmp	r3, #3
 800379a:	d062      	beq.n	8003862 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2b03      	cmp	r3, #3
 80037a0:	f200 8081 	bhi.w	80038a6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d024      	beq.n	80037f4 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d17a      	bne.n	80038a6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	ee07 3a90 	vmov	s15, r3
 80037b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037ba:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80037be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037c2:	4b89      	ldr	r3, [pc, #548]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80037c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ca:	ee07 3a90 	vmov	s15, r3
 80037ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80037d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80037d6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80039f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80037da:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80037de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80037e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80037ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ee:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80037f2:	e08f      	b.n	8003914 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80037f4:	4b7c      	ldr	r3, [pc, #496]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8003800:	4b79      	ldr	r3, [pc, #484]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	0f1b      	lsrs	r3, r3, #28
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	e006      	b.n	800381a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800380c:	4b76      	ldr	r3, [pc, #472]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800380e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003812:	041b      	lsls	r3, r3, #16
 8003814:	0f1b      	lsrs	r3, r3, #28
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	4a76      	ldr	r2, [pc, #472]	@ (80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800381c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003820:	ee07 3a90 	vmov	s15, r3
 8003824:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	ee07 3a90 	vmov	s15, r3
 800382e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	ee07 3a90 	vmov	s15, r3
 800383c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003840:	ed97 6a02 	vldr	s12, [r7, #8]
 8003844:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80039f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003848:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800384c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003850:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003854:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800385c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003860:	e058      	b.n	8003914 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	ee07 3a90 	vmov	s15, r3
 8003868:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800386c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003870:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003874:	4b5c      	ldr	r3, [pc, #368]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003878:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800387c:	ee07 3a90 	vmov	s15, r3
 8003880:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003884:	ed97 6a02 	vldr	s12, [r7, #8]
 8003888:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80039f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800388c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003890:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003894:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003898:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800389c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038a4:	e036      	b.n	8003914 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80038a6:	4b50      	ldr	r3, [pc, #320]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d005      	beq.n	80038be <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80038b2:	4b4d      	ldr	r3, [pc, #308]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	0f1b      	lsrs	r3, r3, #28
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	e006      	b.n	80038cc <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80038be:	4b4a      	ldr	r3, [pc, #296]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80038c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038c4:	041b      	lsls	r3, r3, #16
 80038c6:	0f1b      	lsrs	r3, r3, #28
 80038c8:	f003 030f 	and.w	r3, r3, #15
 80038cc:	4a49      	ldr	r2, [pc, #292]	@ (80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80038ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d2:	ee07 3a90 	vmov	s15, r3
 80038d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	ee07 3a90 	vmov	s15, r3
 80038e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	ee07 3a90 	vmov	s15, r3
 80038ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80038f6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80039f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80038fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003902:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003906:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800390a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003912:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8003914:	4b34      	ldr	r3, [pc, #208]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d017      	beq.n	8003950 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003920:	4b31      	ldr	r3, [pc, #196]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003924:	0a5b      	lsrs	r3, r3, #9
 8003926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800392a:	ee07 3a90 	vmov	s15, r3
 800392e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8003932:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003936:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800393a:	edd7 6a07 	vldr	s13, [r7, #28]
 800393e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003946:	ee17 2a90 	vmov	r2, s15
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	e002      	b.n	8003956 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8003956:	4b24      	ldr	r3, [pc, #144]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d017      	beq.n	8003992 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8003962:	4b21      	ldr	r3, [pc, #132]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003966:	0c1b      	lsrs	r3, r3, #16
 8003968:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800396c:	ee07 3a90 	vmov	s15, r3
 8003970:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8003974:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003978:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800397c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003988:	ee17 2a90 	vmov	r2, s15
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	605a      	str	r2, [r3, #4]
 8003990:	e002      	b.n	8003998 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8003998:	4b13      	ldr	r3, [pc, #76]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800399a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d017      	beq.n	80039d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80039a4:	4b10      	ldr	r3, [pc, #64]	@ (80039e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80039a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a8:	0e1b      	lsrs	r3, r3, #24
 80039aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039ae:	ee07 3a90 	vmov	s15, r3
 80039b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80039b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039ba:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80039be:	edd7 6a07 	vldr	s13, [r7, #28]
 80039c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039ca:	ee17 2a90 	vmov	r2, s15
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80039d2:	e002      	b.n	80039da <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	609a      	str	r2, [r3, #8]
}
 80039da:	bf00      	nop
 80039dc:	3724      	adds	r7, #36	@ 0x24
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	46020c00 	.word	0x46020c00
 80039ec:	4b742400 	.word	0x4b742400
 80039f0:	46000000 	.word	0x46000000
 80039f4:	08006f60 	.word	0x08006f60

080039f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08e      	sub	sp, #56	@ 0x38
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003a02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a06:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8003a0a:	430b      	orrs	r3, r1
 8003a0c:	d145      	bne.n	8003a9a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003a0e:	4b9b      	ldr	r3, [pc, #620]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003a10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a18:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003a1a:	4b98      	ldr	r3, [pc, #608]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003a1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d108      	bne.n	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a2e:	d104      	bne.n	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8003a30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a36:	f001 b912 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003a3a:	4b90      	ldr	r3, [pc, #576]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a48:	d114      	bne.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a50:	d110      	bne.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003a52:	4b8a      	ldr	r3, [pc, #552]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003a54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a60:	d103      	bne.n	8003a6a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8003a62:	23fa      	movs	r3, #250	@ 0xfa
 8003a64:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003a66:	f001 b8fa 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8003a6a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003a6e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003a70:	f001 b8f5 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8003a74:	4b81      	ldr	r3, [pc, #516]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a80:	d107      	bne.n	8003a92 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8003a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a88:	d103      	bne.n	8003a92 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8003a8a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8003a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a8e:	f001 b8e6 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003a92:	2300      	movs	r3, #0
 8003a94:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a96:	f001 b8e2 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003a9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a9e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	d151      	bne.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003aa6:	4b75      	ldr	r3, [pc, #468]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003aa8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003aac:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8003ab0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab4:	2b80      	cmp	r3, #128	@ 0x80
 8003ab6:	d035      	beq.n	8003b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aba:	2b80      	cmp	r3, #128	@ 0x80
 8003abc:	d841      	bhi.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8003abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac0:	2b60      	cmp	r3, #96	@ 0x60
 8003ac2:	d02a      	beq.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac6:	2b60      	cmp	r3, #96	@ 0x60
 8003ac8:	d83b      	bhi.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8003aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003acc:	2b40      	cmp	r3, #64	@ 0x40
 8003ace:	d009      	beq.n	8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8003ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad2:	2b40      	cmp	r3, #64	@ 0x40
 8003ad4:	d835      	bhi.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00c      	beq.n	8003af6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8003adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ade:	2b20      	cmp	r3, #32
 8003ae0:	d012      	beq.n	8003b08 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003ae2:	e02e      	b.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003ae4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff fb77 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8003aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003af2:	f001 b8b4 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003af6:	f107 0318 	add.w	r3, r7, #24
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff fcc8 	bl	8003490 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b04:	f001 b8ab 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003b08:	f107 030c 	add.w	r3, r7, #12
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff fe19 	bl	8003744 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b16:	f001 b8a2 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003b1a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8003b1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b20:	f001 b89d 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b24:	4b55      	ldr	r3, [pc, #340]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b30:	d103      	bne.n	8003b3a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8003b32:	4b54      	ldr	r3, [pc, #336]	@ (8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8003b34:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003b36:	f001 b892 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b3e:	f001 b88e 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003b46:	f001 b88a 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8003b4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b4e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003b52:	430b      	orrs	r3, r1
 8003b54:	d126      	bne.n	8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8003b56:	4b49      	ldr	r3, [pc, #292]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003b58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b60:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8003b62:	4b46      	ldr	r3, [pc, #280]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6e:	d106      	bne.n	8003b7e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8003b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d103      	bne.n	8003b7e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 8003b76:	4b43      	ldr	r3, [pc, #268]	@ (8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8003b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b7a:	f001 b870 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8003b7e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8a:	d107      	bne.n	8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b92:	d103      	bne.n	8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8003b94:	4b3c      	ldr	r3, [pc, #240]	@ (8003c88 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8003b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b98:	f001 b861 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ba0:	f001 b85d 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8003ba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ba8:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8003bac:	430b      	orrs	r3, r1
 8003bae:	d171      	bne.n	8003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8003bb0:	4b32      	ldr	r3, [pc, #200]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bb6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003bba:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003bc2:	d034      	beq.n	8003c2e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003bca:	d853      	bhi.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8003bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bd2:	d00b      	beq.n	8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8003bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bda:	d84b      	bhi.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8003bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d016      	beq.n	8003c10 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8003be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003be8:	d009      	beq.n	8003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8003bea:	e043      	b.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff faf3 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8003bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003bfa:	f001 b830 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003bfe:	f107 0318 	add.w	r3, r7, #24
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff fc44 	bl	8003490 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003c0c:	f001 b827 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8003c10:	4b1a      	ldr	r3, [pc, #104]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c1c:	d103      	bne.n	8003c26 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 8003c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c20:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003c22:	f001 b81c 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003c2a:	f001 b818 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003c2e:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b20      	cmp	r3, #32
 8003c38:	d118      	bne.n	8003c6c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003c3a:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d005      	beq.n	8003c52 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	0e1b      	lsrs	r3, r3, #24
 8003c4c:	f003 030f 	and.w	r3, r3, #15
 8003c50:	e006      	b.n	8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8003c52:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003c54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c58:	041b      	lsls	r3, r3, #16
 8003c5a:	0e1b      	lsrs	r3, r3, #24
 8003c5c:	f003 030f 	and.w	r3, r3, #15
 8003c60:	4a0b      	ldr	r2, [pc, #44]	@ (8003c90 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8003c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c66:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8003c68:	f000 bff9 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003c70:	f000 bff5 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003c78:	f000 bff1 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003c7c:	46020c00 	.word	0x46020c00
 8003c80:	0007a120 	.word	0x0007a120
 8003c84:	00f42400 	.word	0x00f42400
 8003c88:	007a1200 	.word	0x007a1200
 8003c8c:	02dc6c00 	.word	0x02dc6c00
 8003c90:	08006f60 	.word	0x08006f60
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8003c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c98:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	d17f      	bne.n	8003da0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8003ca0:	4ba8      	ldr	r3, [pc, #672]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003ca2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003caa:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8003cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d165      	bne.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8003cb2:	4ba4      	ldr	r3, [pc, #656]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cb8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003cbc:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8003cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003cc4:	d034      	beq.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8003cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003ccc:	d853      	bhi.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8003cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cd4:	d00b      	beq.n	8003cee <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8003cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cdc:	d84b      	bhi.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8003cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d016      	beq.n	8003d12 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8003ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cea:	d009      	beq.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8003cec:	e043      	b.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff fa72 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfa:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003cfc:	f000 bfaf 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003d00:	f107 0318 	add.w	r3, r7, #24
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff fbc3 	bl	8003490 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003d0e:	f000 bfa6 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8003d12:	4b8c      	ldr	r3, [pc, #560]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d1e:	d103      	bne.n	8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8003d20:	4b89      	ldr	r3, [pc, #548]	@ (8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 8003d22:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8003d24:	f000 bf9b 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003d2c:	f000 bf97 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8003d30:	4b84      	ldr	r3, [pc, #528]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0320 	and.w	r3, r3, #32
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d118      	bne.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003d3c:	4b81      	ldr	r3, [pc, #516]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d005      	beq.n	8003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8003d48:	4b7e      	ldr	r3, [pc, #504]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	0e1b      	lsrs	r3, r3, #24
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	e006      	b.n	8003d62 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 8003d54:	4b7b      	ldr	r3, [pc, #492]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003d56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d5a:	041b      	lsls	r3, r3, #16
 8003d5c:	0e1b      	lsrs	r3, r3, #24
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	4a7a      	ldr	r2, [pc, #488]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8003d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d68:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8003d6a:	f000 bf78 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003d72:	f000 bf74 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 8003d76:	2300      	movs	r3, #0
 8003d78:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003d7a:	f000 bf70 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8003d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d84:	d108      	bne.n	8003d98 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7ff fa26 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8003d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d94:	f000 bf63 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d9c:	f000 bf5f 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8003da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003da4:	1e51      	subs	r1, r2, #1
 8003da6:	430b      	orrs	r3, r1
 8003da8:	d136      	bne.n	8003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003daa:	4b66      	ldr	r3, [pc, #408]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003db0:	f003 0303 	and.w	r3, r3, #3
 8003db4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d104      	bne.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8003dbc:	f7ff f960 	bl	8003080 <HAL_RCC_GetPCLK2Freq>
 8003dc0:	6378      	str	r0, [r7, #52]	@ 0x34
 8003dc2:	f000 bf4c 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d104      	bne.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003dcc:	f7ff f828 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8003dd0:	6378      	str	r0, [r7, #52]	@ 0x34
 8003dd2:	f000 bf44 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003dd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003de2:	d106      	bne.n	8003df2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8003de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d103      	bne.n	8003df2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8003dea:	4b59      	ldr	r3, [pc, #356]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8003dec:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dee:	f000 bf36 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003df2:	4b54      	ldr	r3, [pc, #336]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003df4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d107      	bne.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d104      	bne.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8003e06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e0c:	f000 bf27 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e14:	f000 bf23 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8003e18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e1c:	1f11      	subs	r1, r2, #4
 8003e1e:	430b      	orrs	r3, r1
 8003e20:	d136      	bne.n	8003e90 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003e22:	4b48      	ldr	r3, [pc, #288]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003e24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e2c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d104      	bne.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003e34:	f7ff f910 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8003e38:	6378      	str	r0, [r7, #52]	@ 0x34
 8003e3a:	f000 bf10 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8003e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e40:	2b10      	cmp	r3, #16
 8003e42:	d104      	bne.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003e44:	f7fe ffec 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8003e48:	6378      	str	r0, [r7, #52]	@ 0x34
 8003e4a:	f000 bf08 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003e4e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e5a:	d106      	bne.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e5e:	2b20      	cmp	r3, #32
 8003e60:	d103      	bne.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8003e62:	4b3b      	ldr	r3, [pc, #236]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8003e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e66:	f000 befa 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8003e6a:	4b36      	ldr	r3, [pc, #216]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003e6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d107      	bne.n	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8003e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7a:	2b30      	cmp	r3, #48	@ 0x30
 8003e7c:	d104      	bne.n	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8003e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e84:	f000 beeb 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e8c:	f000 bee7 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8003e90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e94:	f1a2 0108 	sub.w	r1, r2, #8
 8003e98:	430b      	orrs	r3, r1
 8003e9a:	d136      	bne.n	8003f0a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003e9c:	4b29      	ldr	r3, [pc, #164]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ea2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ea6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d104      	bne.n	8003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003eae:	f7ff f8d3 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8003eb2:	6378      	str	r0, [r7, #52]	@ 0x34
 8003eb4:	f000 bed3 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eba:	2b40      	cmp	r3, #64	@ 0x40
 8003ebc:	d104      	bne.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003ebe:	f7fe ffaf 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8003ec2:	6378      	str	r0, [r7, #52]	@ 0x34
 8003ec4:	f000 becb 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8003ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed4:	d106      	bne.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8003ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed8:	2b80      	cmp	r3, #128	@ 0x80
 8003eda:	d103      	bne.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8003edc:	4b1c      	ldr	r3, [pc, #112]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8003ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ee0:	f000 bebd 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8003ee4:	4b17      	ldr	r3, [pc, #92]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003ee6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d107      	bne.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8003ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef4:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ef6:	d104      	bne.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8003ef8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003efe:	f000 beae 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8003f02:	2300      	movs	r3, #0
 8003f04:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f06:	f000 beaa 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8003f0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f0e:	f1a2 0110 	sub.w	r1, r2, #16
 8003f12:	430b      	orrs	r3, r1
 8003f14:	d141      	bne.n	8003f9a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003f16:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8003f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f20:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8003f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d104      	bne.n	8003f32 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8003f28:	f7ff f896 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8003f2c:	6378      	str	r0, [r7, #52]	@ 0x34
 8003f2e:	f000 be96 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8003f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003f3a:	f7fe ff71 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8003f3e:	6378      	str	r0, [r7, #52]	@ 0x34
 8003f40:	f000 be8d 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8003f44:	46020c00 	.word	0x46020c00
 8003f48:	02dc6c00 	.word	0x02dc6c00
 8003f4c:	08006f60 	.word	0x08006f60
 8003f50:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8003f54:	4baa      	ldr	r3, [pc, #680]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f60:	d107      	bne.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8003f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f68:	d103      	bne.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8003f6a:	4ba6      	ldr	r3, [pc, #664]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f6e:	f000 be76 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8003f72:	4ba3      	ldr	r3, [pc, #652]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003f74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d108      	bne.n	8003f92 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8003f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f86:	d104      	bne.n	8003f92 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 8003f88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f8e:	f000 be66 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8003f92:	2300      	movs	r3, #0
 8003f94:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f96:	f000 be62 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8003f9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f9e:	f1a2 0120 	sub.w	r1, r2, #32
 8003fa2:	430b      	orrs	r3, r1
 8003fa4:	d158      	bne.n	8004058 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003fa6:	4b96      	ldr	r3, [pc, #600]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003fa8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d104      	bne.n	8003fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8003fb8:	f7ff f876 	bl	80030a8 <HAL_RCC_GetPCLK3Freq>
 8003fbc:	6378      	str	r0, [r7, #52]	@ 0x34
 8003fbe:	f000 be4e 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8003fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d104      	bne.n	8003fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8003fc8:	f7fe ff2a 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8003fcc:	6378      	str	r0, [r7, #52]	@ 0x34
 8003fce:	f000 be46 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fde:	d106      	bne.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8003fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d103      	bne.n	8003fee <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8003fe6:	4b87      	ldr	r3, [pc, #540]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003fe8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fea:	f000 be38 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003fee:	4b84      	ldr	r3, [pc, #528]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003ff0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d107      	bne.n	800400c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d104      	bne.n	800400c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 8004002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004006:	637b      	str	r3, [r7, #52]	@ 0x34
 8004008:	f000 be29 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800400c:	4b7c      	ldr	r3, [pc, #496]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0320 	and.w	r3, r3, #32
 8004014:	2b20      	cmp	r3, #32
 8004016:	d11b      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800401a:	2b04      	cmp	r3, #4
 800401c:	d118      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800401e:	4b78      	ldr	r3, [pc, #480]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 800402a:	4b75      	ldr	r3, [pc, #468]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	0e1b      	lsrs	r3, r3, #24
 8004030:	f003 030f 	and.w	r3, r3, #15
 8004034:	e006      	b.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8004036:	4b72      	ldr	r3, [pc, #456]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004038:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	0e1b      	lsrs	r3, r3, #24
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	4a70      	ldr	r2, [pc, #448]	@ (8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800404a:	637b      	str	r3, [r7, #52]	@ 0x34
 800404c:	f000 be07 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	637b      	str	r3, [r7, #52]	@ 0x34
 8004054:	f000 be03 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8004058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800405c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8004060:	430b      	orrs	r3, r1
 8004062:	d16c      	bne.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004064:	4b66      	ldr	r3, [pc, #408]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004066:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800406a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800406e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004076:	d104      	bne.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004078:	f7fe fed2 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 800407c:	6378      	str	r0, [r7, #52]	@ 0x34
 800407e:	f000 bdee 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8004082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004088:	d108      	bne.n	800409c <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800408a:	f107 0318 	add.w	r3, r7, #24
 800408e:	4618      	mov	r0, r3
 8004090:	f7ff f9fe 	bl	8003490 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	637b      	str	r3, [r7, #52]	@ 0x34
 8004098:	f000 bde1 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800409c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d104      	bne.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80040a2:	f7fe ffbf 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 80040a6:	6378      	str	r0, [r7, #52]	@ 0x34
 80040a8:	f000 bdd9 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80040ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80040b2:	d122      	bne.n	80040fa <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80040b4:	4b52      	ldr	r3, [pc, #328]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0320 	and.w	r3, r3, #32
 80040bc:	2b20      	cmp	r3, #32
 80040be:	d118      	bne.n	80040f2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80040c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80040cc:	4b4c      	ldr	r3, [pc, #304]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	0e1b      	lsrs	r3, r3, #24
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	e006      	b.n	80040e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80040d8:	4b49      	ldr	r3, [pc, #292]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80040da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80040de:	041b      	lsls	r3, r3, #16
 80040e0:	0e1b      	lsrs	r3, r3, #24
 80040e2:	f003 030f 	and.w	r3, r3, #15
 80040e6:	4a48      	ldr	r2, [pc, #288]	@ (8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80040e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80040ee:	f000 bdb6 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80040f6:	f000 bdb2 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80040fa:	4b41      	ldr	r3, [pc, #260]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004102:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004106:	d107      	bne.n	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8004108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800410a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800410e:	d103      	bne.n	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8004110:	4b3c      	ldr	r3, [pc, #240]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004112:	637b      	str	r3, [r7, #52]	@ 0x34
 8004114:	f000 bda3 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004118:	4b39      	ldr	r3, [pc, #228]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004124:	d107      	bne.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8004126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004128:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800412c:	d103      	bne.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 800412e:	4b35      	ldr	r3, [pc, #212]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004130:	637b      	str	r3, [r7, #52]	@ 0x34
 8004132:	f000 bd94 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8004136:	2300      	movs	r3, #0
 8004138:	637b      	str	r3, [r7, #52]	@ 0x34
 800413a:	f000 bd90 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800413e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004142:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004146:	430b      	orrs	r3, r1
 8004148:	d160      	bne.n	800420c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800414a:	4b2d      	ldr	r3, [pc, #180]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800414c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004158:	2b04      	cmp	r3, #4
 800415a:	d84c      	bhi.n	80041f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 800415c:	a201      	add	r2, pc, #4	@ (adr r2, 8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 800415e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004162:	bf00      	nop
 8004164:	0800419d 	.word	0x0800419d
 8004168:	08004179 	.word	0x08004179
 800416c:	0800418b 	.word	0x0800418b
 8004170:	080041a7 	.word	0x080041a7
 8004174:	080041b1 	.word	0x080041b1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800417c:	4618      	mov	r0, r3
 800417e:	f7ff f82d 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004186:	f000 bd6a 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800418a:	f107 030c 	add.w	r3, r7, #12
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff fad8 	bl	8003744 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004198:	f000 bd61 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800419c:	f7fe ff42 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 80041a0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80041a2:	f000 bd5c 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80041a6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80041aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041ac:	f000 bd57 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80041b0:	4b13      	ldr	r3, [pc, #76]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0320 	and.w	r3, r3, #32
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d118      	bne.n	80041ee <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80041bc:	4b10      	ldr	r3, [pc, #64]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d005      	beq.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 80041c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	0e1b      	lsrs	r3, r3, #24
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	e006      	b.n	80041e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 80041d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80041da:	041b      	lsls	r3, r3, #16
 80041dc:	0e1b      	lsrs	r3, r3, #24
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	4a09      	ldr	r2, [pc, #36]	@ (8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80041e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80041ea:	f000 bd38 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041f2:	f000 bd34 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80041fa:	f000 bd30 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80041fe:	bf00      	nop
 8004200:	46020c00 	.word	0x46020c00
 8004204:	00f42400 	.word	0x00f42400
 8004208:	08006f60 	.word	0x08006f60
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800420c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004210:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004214:	430b      	orrs	r3, r1
 8004216:	d167      	bne.n	80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8004218:	4ba0      	ldr	r3, [pc, #640]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800421a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800421e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004222:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004226:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800422a:	d036      	beq.n	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800422c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004232:	d855      	bhi.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004236:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800423a:	d029      	beq.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 800423c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004242:	d84d      	bhi.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800424a:	d013      	beq.n	8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800424c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004252:	d845      	bhi.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004256:	2b00      	cmp	r3, #0
 8004258:	d015      	beq.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 800425a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004260:	d13e      	bne.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004266:	4618      	mov	r0, r3
 8004268:	f7fe ffb8 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800426c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004270:	f000 bcf5 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004274:	f107 030c 	add.w	r3, r7, #12
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff fa63 	bl	8003744 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004282:	f000 bcec 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004286:	f7fe fecd 	bl	8003024 <HAL_RCC_GetHCLKFreq>
 800428a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800428c:	f000 bce7 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004290:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004294:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004296:	f000 bce2 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800429a:	4b80      	ldr	r3, [pc, #512]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b20      	cmp	r3, #32
 80042a4:	d118      	bne.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80042a6:	4b7d      	ldr	r3, [pc, #500]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d005      	beq.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80042b2:	4b7a      	ldr	r3, [pc, #488]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	0e1b      	lsrs	r3, r3, #24
 80042b8:	f003 030f 	and.w	r3, r3, #15
 80042bc:	e006      	b.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 80042be:	4b77      	ldr	r3, [pc, #476]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80042c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042c4:	041b      	lsls	r3, r3, #16
 80042c6:	0e1b      	lsrs	r3, r3, #24
 80042c8:	f003 030f 	and.w	r3, r3, #15
 80042cc:	4a74      	ldr	r2, [pc, #464]	@ (80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80042ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80042d4:	f000 bcc3 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80042dc:	f000 bcbf 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80042e4:	f000 bcbb 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80042e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042ec:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80042f0:	430b      	orrs	r3, r1
 80042f2:	d14c      	bne.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80042f4:	4b69      	ldr	r3, [pc, #420]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80042f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042fa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80042fe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004302:	2b00      	cmp	r3, #0
 8004304:	d104      	bne.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004306:	f7fe fea7 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 800430a:	6378      	str	r0, [r7, #52]	@ 0x34
 800430c:	f000 bca7 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004316:	d104      	bne.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004318:	f7fe fd82 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 800431c:	6378      	str	r0, [r7, #52]	@ 0x34
 800431e:	f000 bc9e 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004322:	4b5e      	ldr	r3, [pc, #376]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800432a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800432e:	d107      	bne.n	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8004330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004332:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004336:	d103      	bne.n	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8004338:	4b5a      	ldr	r3, [pc, #360]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800433a:	637b      	str	r3, [r7, #52]	@ 0x34
 800433c:	f000 bc8f 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8004340:	4b56      	ldr	r3, [pc, #344]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b20      	cmp	r3, #32
 800434a:	d11c      	bne.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 800434c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004352:	d118      	bne.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004354:	4b51      	ldr	r3, [pc, #324]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d005      	beq.n	800436c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8004360:	4b4e      	ldr	r3, [pc, #312]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	0e1b      	lsrs	r3, r3, #24
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	e006      	b.n	800437a <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 800436c:	4b4b      	ldr	r3, [pc, #300]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800436e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004372:	041b      	lsls	r3, r3, #16
 8004374:	0e1b      	lsrs	r3, r3, #24
 8004376:	f003 030f 	and.w	r3, r3, #15
 800437a:	4a49      	ldr	r2, [pc, #292]	@ (80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 800437c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004380:	637b      	str	r3, [r7, #52]	@ 0x34
 8004382:	f000 bc6c 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8004386:	2300      	movs	r3, #0
 8004388:	637b      	str	r3, [r7, #52]	@ 0x34
 800438a:	f000 bc68 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800438e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004392:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8004396:	430b      	orrs	r3, r1
 8004398:	d14c      	bne.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800439a:	4b40      	ldr	r3, [pc, #256]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800439c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043a0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80043a4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80043a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d104      	bne.n	80043b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80043ac:	f7fe fe54 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 80043b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80043b2:	f000 bc54 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80043b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043bc:	d104      	bne.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80043be:	f7fe fd2f 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 80043c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80043c4:	f000 bc4b 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80043c8:	4b34      	ldr	r3, [pc, #208]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043d4:	d107      	bne.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 80043d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043dc:	d103      	bne.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 80043de:	4b31      	ldr	r3, [pc, #196]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80043e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80043e2:	f000 bc3c 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80043e6:	4b2d      	ldr	r3, [pc, #180]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0320 	and.w	r3, r3, #32
 80043ee:	2b20      	cmp	r3, #32
 80043f0:	d11c      	bne.n	800442c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 80043f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80043f8:	d118      	bne.n	800442c <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80043fa:	4b28      	ldr	r3, [pc, #160]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004406:	4b25      	ldr	r3, [pc, #148]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	0e1b      	lsrs	r3, r3, #24
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	e006      	b.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8004412:	4b22      	ldr	r3, [pc, #136]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004414:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004418:	041b      	lsls	r3, r3, #16
 800441a:	0e1b      	lsrs	r3, r3, #24
 800441c:	f003 030f 	and.w	r3, r3, #15
 8004420:	4a1f      	ldr	r2, [pc, #124]	@ (80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004426:	637b      	str	r3, [r7, #52]	@ 0x34
 8004428:	f000 bc19 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004430:	f000 bc15 	b.w	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8004434:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004438:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800443c:	430b      	orrs	r3, r1
 800443e:	d157      	bne.n	80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004440:	4b16      	ldr	r3, [pc, #88]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004442:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004446:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800444a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800444c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004450:	d02a      	beq.n	80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8004452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004454:	2bc0      	cmp	r3, #192	@ 0xc0
 8004456:	d848      	bhi.n	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8004458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445a:	2b80      	cmp	r3, #128	@ 0x80
 800445c:	d00d      	beq.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800445e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004460:	2b80      	cmp	r3, #128	@ 0x80
 8004462:	d842      	bhi.n	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8004464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 800446a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446c:	2b40      	cmp	r3, #64	@ 0x40
 800446e:	d011      	beq.n	8004494 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8004470:	e03b      	b.n	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8004472:	f7fe fe19 	bl	80030a8 <HAL_RCC_GetPCLK3Freq>
 8004476:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004478:	e3f1      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800447a:	4b08      	ldr	r3, [pc, #32]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004486:	d102      	bne.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8004488:	4b06      	ldr	r3, [pc, #24]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800448a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800448c:	e3e7      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800448e:	2300      	movs	r3, #0
 8004490:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004492:	e3e4      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8004494:	f7fe fcc4 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8004498:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800449a:	e3e0      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800449c:	46020c00 	.word	0x46020c00
 80044a0:	08006f60 	.word	0x08006f60
 80044a4:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80044a8:	4ba3      	ldr	r3, [pc, #652]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d117      	bne.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80044b4:	4ba0      	ldr	r3, [pc, #640]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d005      	beq.n	80044cc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 80044c0:	4b9d      	ldr	r3, [pc, #628]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	0e1b      	lsrs	r3, r3, #24
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	e006      	b.n	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 80044cc:	4b9a      	ldr	r3, [pc, #616]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80044ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044d2:	041b      	lsls	r3, r3, #16
 80044d4:	0e1b      	lsrs	r3, r3, #24
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	4a98      	ldr	r2, [pc, #608]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80044dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044e0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80044e2:	e3bc      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80044e4:	2300      	movs	r3, #0
 80044e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80044e8:	e3b9      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80044ee:	e3b6      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80044f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044f4:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80044f8:	430b      	orrs	r3, r1
 80044fa:	d147      	bne.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80044fc:	4b8e      	ldr	r3, [pc, #568]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80044fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004502:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004506:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8004508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450a:	2b00      	cmp	r3, #0
 800450c:	d103      	bne.n	8004516 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800450e:	f7fe fda3 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8004512:	6378      	str	r0, [r7, #52]	@ 0x34
 8004514:	e3a3      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8004516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004518:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800451c:	d103      	bne.n	8004526 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800451e:	f7fe fc7f 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8004522:	6378      	str	r0, [r7, #52]	@ 0x34
 8004524:	e39b      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8004526:	4b84      	ldr	r3, [pc, #528]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004532:	d106      	bne.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8004534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004536:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800453a:	d102      	bne.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 800453c:	4b80      	ldr	r3, [pc, #512]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800453e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004540:	e38d      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8004542:	4b7d      	ldr	r3, [pc, #500]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0320 	and.w	r3, r3, #32
 800454a:	2b20      	cmp	r3, #32
 800454c:	d11b      	bne.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 800454e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004550:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004554:	d117      	bne.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004556:	4b78      	ldr	r3, [pc, #480]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d005      	beq.n	800456e <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8004562:	4b75      	ldr	r3, [pc, #468]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	0e1b      	lsrs	r3, r3, #24
 8004568:	f003 030f 	and.w	r3, r3, #15
 800456c:	e006      	b.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800456e:	4b72      	ldr	r3, [pc, #456]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004570:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004574:	041b      	lsls	r3, r3, #16
 8004576:	0e1b      	lsrs	r3, r3, #24
 8004578:	f003 030f 	and.w	r3, r3, #15
 800457c:	4a6f      	ldr	r2, [pc, #444]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800457e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004582:	637b      	str	r3, [r7, #52]	@ 0x34
 8004584:	e36b      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8004586:	2300      	movs	r3, #0
 8004588:	637b      	str	r3, [r7, #52]	@ 0x34
 800458a:	e368      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800458c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004590:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8004594:	430b      	orrs	r3, r1
 8004596:	d164      	bne.n	8004662 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8004598:	4b67      	ldr	r3, [pc, #412]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800459a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800459e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80045a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d120      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80045aa:	4b63      	ldr	r3, [pc, #396]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0320 	and.w	r3, r3, #32
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	d117      	bne.n	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80045b6:	4b60      	ldr	r3, [pc, #384]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d005      	beq.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 80045c2:	4b5d      	ldr	r3, [pc, #372]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	0e1b      	lsrs	r3, r3, #24
 80045c8:	f003 030f 	and.w	r3, r3, #15
 80045cc:	e006      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 80045ce:	4b5a      	ldr	r3, [pc, #360]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80045d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045d4:	041b      	lsls	r3, r3, #16
 80045d6:	0e1b      	lsrs	r3, r3, #24
 80045d8:	f003 030f 	and.w	r3, r3, #15
 80045dc:	4a57      	ldr	r2, [pc, #348]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80045de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80045e4:	e33b      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80045e6:	2300      	movs	r3, #0
 80045e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80045ea:	e338      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80045ec:	4b52      	ldr	r3, [pc, #328]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80045ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045fa:	d112      	bne.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 80045fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004602:	d10e      	bne.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004604:	4b4c      	ldr	r3, [pc, #304]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004606:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800460a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800460e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004612:	d102      	bne.n	800461a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8004614:	23fa      	movs	r3, #250	@ 0xfa
 8004616:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004618:	e321      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 800461a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800461e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004620:	e31d      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8004622:	4b45      	ldr	r3, [pc, #276]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800462a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800462e:	d106      	bne.n	800463e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8004630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004636:	d102      	bne.n	800463e <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8004638:	4b41      	ldr	r3, [pc, #260]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800463a:	637b      	str	r3, [r7, #52]	@ 0x34
 800463c:	e30f      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800463e:	4b3e      	ldr	r3, [pc, #248]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b02      	cmp	r3, #2
 800464a:	d107      	bne.n	800465c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 800464c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004652:	d103      	bne.n	800465c <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8004654:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004658:	637b      	str	r3, [r7, #52]	@ 0x34
 800465a:	e300      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004660:	e2fd      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8004662:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004666:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800466a:	430b      	orrs	r3, r1
 800466c:	d16a      	bne.n	8004744 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800466e:	4b32      	ldr	r3, [pc, #200]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004670:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004674:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004678:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800467a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800467c:	2b00      	cmp	r3, #0
 800467e:	d120      	bne.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004680:	4b2d      	ldr	r3, [pc, #180]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0320 	and.w	r3, r3, #32
 8004688:	2b20      	cmp	r3, #32
 800468a:	d117      	bne.n	80046bc <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800468c:	4b2a      	ldr	r3, [pc, #168]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8004698:	4b27      	ldr	r3, [pc, #156]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	0e1b      	lsrs	r3, r3, #24
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	e006      	b.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 80046a4:	4b24      	ldr	r3, [pc, #144]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80046a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046aa:	041b      	lsls	r3, r3, #16
 80046ac:	0e1b      	lsrs	r3, r3, #24
 80046ae:	f003 030f 	and.w	r3, r3, #15
 80046b2:	4a22      	ldr	r2, [pc, #136]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 80046b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80046ba:	e2d0      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	637b      	str	r3, [r7, #52]	@ 0x34
 80046c0:	e2cd      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80046c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80046c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046d0:	d112      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80046d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d8:	d10e      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80046da:	4b17      	ldr	r3, [pc, #92]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80046dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046e8:	d102      	bne.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80046ea:	23fa      	movs	r3, #250	@ 0xfa
 80046ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80046ee:	e2b6      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80046f0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80046f6:	e2b2      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80046f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004704:	d106      	bne.n	8004714 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8004706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800470c:	d102      	bne.n	8004714 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 800470e:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8004710:	637b      	str	r3, [r7, #52]	@ 0x34
 8004712:	e2a4      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8004714:	4b08      	ldr	r3, [pc, #32]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	d107      	bne.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8004722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004724:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004728:	d103      	bne.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 800472a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800472e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004730:	e295      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	637b      	str	r3, [r7, #52]	@ 0x34
 8004736:	e292      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004738:	46020c00 	.word	0x46020c00
 800473c:	08006f60 	.word	0x08006f60
 8004740:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8004744:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004748:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800474c:	430b      	orrs	r3, r1
 800474e:	d147      	bne.n	80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004750:	4b9a      	ldr	r3, [pc, #616]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004756:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800475a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800475c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475e:	2b00      	cmp	r3, #0
 8004760:	d103      	bne.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004762:	f7fe fc79 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8004766:	6378      	str	r0, [r7, #52]	@ 0x34
 8004768:	e279      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800476a:	4b94      	ldr	r3, [pc, #592]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800476c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004770:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004774:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004778:	d112      	bne.n	80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 800477a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004780:	d10e      	bne.n	80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004782:	4b8e      	ldr	r3, [pc, #568]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800478c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004790:	d102      	bne.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 8004792:	23fa      	movs	r3, #250	@ 0xfa
 8004794:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004796:	e262      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8004798:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800479c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800479e:	e25e      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80047a0:	4b86      	ldr	r3, [pc, #536]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ac:	d106      	bne.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 80047ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047b4:	d102      	bne.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 80047b6:	4b82      	ldr	r3, [pc, #520]	@ (80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80047b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80047ba:	e250      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80047bc:	4b7f      	ldr	r3, [pc, #508]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80047be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d107      	bne.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 80047ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047cc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80047d0:	d103      	bne.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 80047d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80047d8:	e241      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80047da:	2300      	movs	r3, #0
 80047dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80047de:	e23e      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80047e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047e4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80047e8:	430b      	orrs	r3, r1
 80047ea:	d12d      	bne.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80047ec:	4b73      	ldr	r3, [pc, #460]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80047ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047f2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80047f6:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80047f8:	4b70      	ldr	r3, [pc, #448]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004800:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004804:	d105      	bne.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8004806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004808:	2b00      	cmp	r3, #0
 800480a:	d102      	bne.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 800480c:	4b6c      	ldr	r3, [pc, #432]	@ (80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800480e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004810:	e225      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8004812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004818:	d107      	bne.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800481a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800481e:	4618      	mov	r0, r3
 8004820:	f7fe fcdc 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8004824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004826:	637b      	str	r3, [r7, #52]	@ 0x34
 8004828:	e219      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800482a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004830:	d107      	bne.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004832:	f107 0318 	add.w	r3, r7, #24
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe fe2a 	bl	8003490 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004840:	e20d      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8004842:	2300      	movs	r3, #0
 8004844:	637b      	str	r3, [r7, #52]	@ 0x34
 8004846:	e20a      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8004848:	e9d7 2300 	ldrd	r2, r3, [r7]
 800484c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8004850:	430b      	orrs	r3, r1
 8004852:	d156      	bne.n	8004902 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004854:	4b59      	ldr	r3, [pc, #356]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800485a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800485e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004866:	d028      	beq.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 8004868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800486e:	d845      	bhi.n	80048fc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8004870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004872:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004876:	d013      	beq.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 8004878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800487e:	d83d      	bhi.n	80048fc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8004880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004882:	2b00      	cmp	r3, #0
 8004884:	d004      	beq.n	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 8004886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004888:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800488c:	d004      	beq.n	8004898 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 800488e:	e035      	b.n	80048fc <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8004890:	f7fe fbf6 	bl	8003080 <HAL_RCC_GetPCLK2Freq>
 8004894:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004896:	e1e2      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004898:	f7fe fac2 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 800489c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800489e:	e1de      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048a0:	4b46      	ldr	r3, [pc, #280]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ac:	d102      	bne.n	80048b4 <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 80048ae:	4b44      	ldr	r3, [pc, #272]	@ (80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80048b0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80048b2:	e1d4      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048b8:	e1d1      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80048ba:	4b40      	ldr	r3, [pc, #256]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d117      	bne.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80048c6:	4b3d      	ldr	r3, [pc, #244]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 80048d2:	4b3a      	ldr	r3, [pc, #232]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	0e1b      	lsrs	r3, r3, #24
 80048d8:	f003 030f 	and.w	r3, r3, #15
 80048dc:	e006      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 80048de:	4b37      	ldr	r3, [pc, #220]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80048e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80048e4:	041b      	lsls	r3, r3, #16
 80048e6:	0e1b      	lsrs	r3, r3, #24
 80048e8:	f003 030f 	and.w	r3, r3, #15
 80048ec:	4a35      	ldr	r2, [pc, #212]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80048ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80048f4:	e1b3      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048fa:	e1b0      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004900:	e1ad      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8004902:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004906:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800490a:	430b      	orrs	r3, r1
 800490c:	d15c      	bne.n	80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800490e:	4b2b      	ldr	r3, [pc, #172]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004914:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004918:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800491a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004920:	d028      	beq.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 8004922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004924:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004928:	d845      	bhi.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004930:	d013      	beq.n	800495a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8004932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004934:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004938:	d83d      	bhi.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 800493a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493c:	2b00      	cmp	r3, #0
 800493e:	d004      	beq.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8004940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004946:	d004      	beq.n	8004952 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8004948:	e035      	b.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800494a:	f7fe fb85 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 800494e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004950:	e185      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004952:	f7fe fa65 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8004956:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004958:	e181      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800495a:	4b18      	ldr	r3, [pc, #96]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004966:	d102      	bne.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 8004968:	4b15      	ldr	r3, [pc, #84]	@ (80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800496a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800496c:	e177      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004972:	e174      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004974:	4b11      	ldr	r3, [pc, #68]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0320 	and.w	r3, r3, #32
 800497c:	2b20      	cmp	r3, #32
 800497e:	d117      	bne.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004980:	4b0e      	ldr	r3, [pc, #56]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d005      	beq.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 800498c:	4b0b      	ldr	r3, [pc, #44]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	0e1b      	lsrs	r3, r3, #24
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	e006      	b.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8004998:	4b08      	ldr	r3, [pc, #32]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800499a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800499e:	041b      	lsls	r3, r3, #16
 80049a0:	0e1b      	lsrs	r3, r3, #24
 80049a2:	f003 030f 	and.w	r3, r3, #15
 80049a6:	4a07      	ldr	r2, [pc, #28]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80049a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ac:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80049ae:	e156      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049b4:	e153      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80049ba:	e150      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80049bc:	46020c00 	.word	0x46020c00
 80049c0:	00f42400 	.word	0x00f42400
 80049c4:	08006f60 	.word	0x08006f60
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80049c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049cc:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 80049d0:	430b      	orrs	r3, r1
 80049d2:	d176      	bne.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80049d4:	4ba4      	ldr	r3, [pc, #656]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80049d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049da:	f003 0318 	and.w	r3, r3, #24
 80049de:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80049e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e2:	2b18      	cmp	r3, #24
 80049e4:	d86a      	bhi.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 80049e6:	a201      	add	r2, pc, #4	@ (adr r2, 80049ec <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80049e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ec:	08004a51 	.word	0x08004a51
 80049f0:	08004abd 	.word	0x08004abd
 80049f4:	08004abd 	.word	0x08004abd
 80049f8:	08004abd 	.word	0x08004abd
 80049fc:	08004abd 	.word	0x08004abd
 8004a00:	08004abd 	.word	0x08004abd
 8004a04:	08004abd 	.word	0x08004abd
 8004a08:	08004abd 	.word	0x08004abd
 8004a0c:	08004a59 	.word	0x08004a59
 8004a10:	08004abd 	.word	0x08004abd
 8004a14:	08004abd 	.word	0x08004abd
 8004a18:	08004abd 	.word	0x08004abd
 8004a1c:	08004abd 	.word	0x08004abd
 8004a20:	08004abd 	.word	0x08004abd
 8004a24:	08004abd 	.word	0x08004abd
 8004a28:	08004abd 	.word	0x08004abd
 8004a2c:	08004a61 	.word	0x08004a61
 8004a30:	08004abd 	.word	0x08004abd
 8004a34:	08004abd 	.word	0x08004abd
 8004a38:	08004abd 	.word	0x08004abd
 8004a3c:	08004abd 	.word	0x08004abd
 8004a40:	08004abd 	.word	0x08004abd
 8004a44:	08004abd 	.word	0x08004abd
 8004a48:	08004abd 	.word	0x08004abd
 8004a4c:	08004a7b 	.word	0x08004a7b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8004a50:	f7fe fb2a 	bl	80030a8 <HAL_RCC_GetPCLK3Freq>
 8004a54:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004a56:	e102      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004a58:	f7fe f9e2 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8004a5c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004a5e:	e0fe      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a60:	4b81      	ldr	r3, [pc, #516]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6c:	d102      	bne.n	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 8004a6e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8004a70:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004a72:	e0f4      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a78:	e0f1      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004a7a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0320 	and.w	r3, r3, #32
 8004a82:	2b20      	cmp	r3, #32
 8004a84:	d117      	bne.n	8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004a86:	4b78      	ldr	r3, [pc, #480]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8004a92:	4b75      	ldr	r3, [pc, #468]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	0e1b      	lsrs	r3, r3, #24
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	e006      	b.n	8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 8004a9e:	4b72      	ldr	r3, [pc, #456]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004aa0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004aa4:	041b      	lsls	r3, r3, #16
 8004aa6:	0e1b      	lsrs	r3, r3, #24
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	4a70      	ldr	r2, [pc, #448]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8004aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ab2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004ab4:	e0d3      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004aba:	e0d0      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ac0:	e0cd      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8004ac2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac6:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8004aca:	430b      	orrs	r3, r1
 8004acc:	d155      	bne.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8004ace:	4b66      	ldr	r3, [pc, #408]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004ad0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ad4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004ad8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004adc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ae0:	d013      	beq.n	8004b0a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 8004ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ae8:	d844      	bhi.n	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8004aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004af0:	d013      	beq.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8004af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004af8:	d83c      	bhi.n	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d014      	beq.n	8004b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8004b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b06:	d014      	beq.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8004b08:	e034      	b.n	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b0a:	f107 0318 	add.w	r3, r7, #24
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fe fcbe 	bl	8003490 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b18:	e0a1      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7fe fb5c 	bl	80031dc <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b28:	e099      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004b2a:	f7fe f979 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8004b2e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004b30:	e095      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004b32:	4b4d      	ldr	r3, [pc, #308]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0320 	and.w	r3, r3, #32
 8004b3a:	2b20      	cmp	r3, #32
 8004b3c:	d117      	bne.n	8004b6e <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d005      	beq.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 8004b4a:	4b47      	ldr	r3, [pc, #284]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	0e1b      	lsrs	r3, r3, #24
 8004b50:	f003 030f 	and.w	r3, r3, #15
 8004b54:	e006      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 8004b56:	4b44      	ldr	r3, [pc, #272]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004b58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b5c:	041b      	lsls	r3, r3, #16
 8004b5e:	0e1b      	lsrs	r3, r3, #24
 8004b60:	f003 030f 	and.w	r3, r3, #15
 8004b64:	4a42      	ldr	r2, [pc, #264]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8004b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004b6c:	e077      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b72:	e074      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b78:	e071      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8004b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b7e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8004b82:	430b      	orrs	r3, r1
 8004b84:	d131      	bne.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8004b86:	4b38      	ldr	r3, [pc, #224]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004b88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b90:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8004b92:	4b35      	ldr	r3, [pc, #212]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004b94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d106      	bne.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d103      	bne.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 8004ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bac:	e057      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8004bae:	4b2e      	ldr	r3, [pc, #184]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bbc:	d112      	bne.n	8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bc4:	d10e      	bne.n	8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004bc6:	4b28      	ldr	r3, [pc, #160]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004bc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bd4:	d102      	bne.n	8004bdc <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 8004bd6:	23fa      	movs	r3, #250	@ 0xfa
 8004bd8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004bda:	e040      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8004bdc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004be0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004be2:	e03c      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004be8:	e039      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8004bea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bee:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004bf2:	430b      	orrs	r3, r1
 8004bf4:	d131      	bne.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004bf8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004bfc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c00:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8004c02:	4b19      	ldr	r3, [pc, #100]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c0e:	d105      	bne.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8004c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d102      	bne.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 8004c16:	4b17      	ldr	r3, [pc, #92]	@ (8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8004c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c1a:	e020      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8004c1c:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c28:	d106      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8004c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c30:	d102      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 8004c32:	4b11      	ldr	r3, [pc, #68]	@ (8004c78 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8004c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c36:	e012      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8004c38:	4b0b      	ldr	r3, [pc, #44]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c44:	d106      	bne.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8004c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c4c:	d102      	bne.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 8004c4e:	4b07      	ldr	r3, [pc, #28]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8004c50:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c52:	e004      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c58:	e001      	b.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8004c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3738      	adds	r7, #56	@ 0x38
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	46020c00 	.word	0x46020c00
 8004c6c:	00f42400 	.word	0x00f42400
 8004c70:	08006f60 	.word	0x08006f60
 8004c74:	02dc6c00 	.word	0x02dc6c00
 8004c78:	016e3600 	.word	0x016e3600

08004c7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e049      	b.n	8004d22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d106      	bne.n	8004ca8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f002 f820 	bl	8006ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4610      	mov	r0, r2
 8004cbc:	f000 fb64 	bl	8005388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3708      	adds	r7, #8
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b082      	sub	sp, #8
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e049      	b.n	8004dd0 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d106      	bne.n	8004d56 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f841 	bl	8004dd8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	3304      	adds	r3, #4
 8004d66:	4619      	mov	r1, r3
 8004d68:	4610      	mov	r0, r2
 8004d6a:	f000 fb0d 	bl	8005388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d109      	bne.n	8004e10 <HAL_TIM_OC_Start+0x24>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	bf14      	ite	ne
 8004e08:	2301      	movne	r3, #1
 8004e0a:	2300      	moveq	r3, #0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	e03c      	b.n	8004e8a <HAL_TIM_OC_Start+0x9e>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d109      	bne.n	8004e2a <HAL_TIM_OC_Start+0x3e>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	bf14      	ite	ne
 8004e22:	2301      	movne	r3, #1
 8004e24:	2300      	moveq	r3, #0
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	e02f      	b.n	8004e8a <HAL_TIM_OC_Start+0x9e>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d109      	bne.n	8004e44 <HAL_TIM_OC_Start+0x58>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	bf14      	ite	ne
 8004e3c:	2301      	movne	r3, #1
 8004e3e:	2300      	moveq	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	e022      	b.n	8004e8a <HAL_TIM_OC_Start+0x9e>
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	2b0c      	cmp	r3, #12
 8004e48:	d109      	bne.n	8004e5e <HAL_TIM_OC_Start+0x72>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	bf14      	ite	ne
 8004e56:	2301      	movne	r3, #1
 8004e58:	2300      	moveq	r3, #0
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	e015      	b.n	8004e8a <HAL_TIM_OC_Start+0x9e>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2b10      	cmp	r3, #16
 8004e62:	d109      	bne.n	8004e78 <HAL_TIM_OC_Start+0x8c>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	bf14      	ite	ne
 8004e70:	2301      	movne	r3, #1
 8004e72:	2300      	moveq	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	e008      	b.n	8004e8a <HAL_TIM_OC_Start+0x9e>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	bf14      	ite	ne
 8004e84:	2301      	movne	r3, #1
 8004e86:	2300      	moveq	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e0d8      	b.n	8005044 <HAL_TIM_OC_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d104      	bne.n	8004ea2 <HAL_TIM_OC_Start+0xb6>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ea0:	e023      	b.n	8004eea <HAL_TIM_OC_Start+0xfe>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d104      	bne.n	8004eb2 <HAL_TIM_OC_Start+0xc6>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eb0:	e01b      	b.n	8004eea <HAL_TIM_OC_Start+0xfe>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d104      	bne.n	8004ec2 <HAL_TIM_OC_Start+0xd6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ec0:	e013      	b.n	8004eea <HAL_TIM_OC_Start+0xfe>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	2b0c      	cmp	r3, #12
 8004ec6:	d104      	bne.n	8004ed2 <HAL_TIM_OC_Start+0xe6>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ed0:	e00b      	b.n	8004eea <HAL_TIM_OC_Start+0xfe>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b10      	cmp	r3, #16
 8004ed6:	d104      	bne.n	8004ee2 <HAL_TIM_OC_Start+0xf6>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ee0:	e003      	b.n	8004eea <HAL_TIM_OC_Start+0xfe>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	6839      	ldr	r1, [r7, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 ffba 	bl	8005e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a53      	ldr	r2, [pc, #332]	@ (800504c <HAL_TIM_OC_Start+0x260>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d02c      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a52      	ldr	r2, [pc, #328]	@ (8005050 <HAL_TIM_OC_Start+0x264>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d027      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a50      	ldr	r2, [pc, #320]	@ (8005054 <HAL_TIM_OC_Start+0x268>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d022      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a4f      	ldr	r2, [pc, #316]	@ (8005058 <HAL_TIM_OC_Start+0x26c>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d01d      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a4d      	ldr	r2, [pc, #308]	@ (800505c <HAL_TIM_OC_Start+0x270>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d018      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a4c      	ldr	r2, [pc, #304]	@ (8005060 <HAL_TIM_OC_Start+0x274>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d013      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a4a      	ldr	r2, [pc, #296]	@ (8005064 <HAL_TIM_OC_Start+0x278>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d00e      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a49      	ldr	r2, [pc, #292]	@ (8005068 <HAL_TIM_OC_Start+0x27c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d009      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a47      	ldr	r2, [pc, #284]	@ (800506c <HAL_TIM_OC_Start+0x280>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d004      	beq.n	8004f5c <HAL_TIM_OC_Start+0x170>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a46      	ldr	r2, [pc, #280]	@ (8005070 <HAL_TIM_OC_Start+0x284>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d101      	bne.n	8004f60 <HAL_TIM_OC_Start+0x174>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <HAL_TIM_OC_Start+0x176>
 8004f60:	2300      	movs	r3, #0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d007      	beq.n	8004f76 <HAL_TIM_OC_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a34      	ldr	r2, [pc, #208]	@ (800504c <HAL_TIM_OC_Start+0x260>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d040      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a32      	ldr	r2, [pc, #200]	@ (8005050 <HAL_TIM_OC_Start+0x264>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d03b      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f92:	d036      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f9c:	d031      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a34      	ldr	r2, [pc, #208]	@ (8005074 <HAL_TIM_OC_Start+0x288>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d02c      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a32      	ldr	r2, [pc, #200]	@ (8005078 <HAL_TIM_OC_Start+0x28c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d027      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a31      	ldr	r2, [pc, #196]	@ (800507c <HAL_TIM_OC_Start+0x290>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d022      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a2f      	ldr	r2, [pc, #188]	@ (8005080 <HAL_TIM_OC_Start+0x294>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d01d      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a2e      	ldr	r2, [pc, #184]	@ (8005084 <HAL_TIM_OC_Start+0x298>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d018      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a2c      	ldr	r2, [pc, #176]	@ (8005088 <HAL_TIM_OC_Start+0x29c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d013      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a1d      	ldr	r2, [pc, #116]	@ (8005054 <HAL_TIM_OC_Start+0x268>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00e      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8005058 <HAL_TIM_OC_Start+0x26c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d009      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a1a      	ldr	r2, [pc, #104]	@ (800505c <HAL_TIM_OC_Start+0x270>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d004      	beq.n	8005002 <HAL_TIM_OC_Start+0x216>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a18      	ldr	r2, [pc, #96]	@ (8005060 <HAL_TIM_OC_Start+0x274>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d115      	bne.n	800502e <HAL_TIM_OC_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	4b20      	ldr	r3, [pc, #128]	@ (800508c <HAL_TIM_OC_Start+0x2a0>)
 800500a:	4013      	ands	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b06      	cmp	r3, #6
 8005012:	d015      	beq.n	8005040 <HAL_TIM_OC_Start+0x254>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800501a:	d011      	beq.n	8005040 <HAL_TIM_OC_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f042 0201 	orr.w	r2, r2, #1
 800502a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800502c:	e008      	b.n	8005040 <HAL_TIM_OC_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0201 	orr.w	r2, r2, #1
 800503c:	601a      	str	r2, [r3, #0]
 800503e:	e000      	b.n	8005042 <HAL_TIM_OC_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005040:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	40012c00 	.word	0x40012c00
 8005050:	50012c00 	.word	0x50012c00
 8005054:	40013400 	.word	0x40013400
 8005058:	50013400 	.word	0x50013400
 800505c:	40014000 	.word	0x40014000
 8005060:	50014000 	.word	0x50014000
 8005064:	40014400 	.word	0x40014400
 8005068:	50014400 	.word	0x50014400
 800506c:	40014800 	.word	0x40014800
 8005070:	50014800 	.word	0x50014800
 8005074:	40000400 	.word	0x40000400
 8005078:	50000400 	.word	0x50000400
 800507c:	40000800 	.word	0x40000800
 8005080:	50000800 	.word	0x50000800
 8005084:	40000c00 	.word	0x40000c00
 8005088:	50000c00 	.word	0x50000c00
 800508c:	00010007 	.word	0x00010007

08005090 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800509c:	2300      	movs	r3, #0
 800509e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <HAL_TIM_OC_ConfigChannel+0x1e>
 80050aa:	2302      	movs	r3, #2
 80050ac:	e066      	b.n	800517c <HAL_TIM_OC_ConfigChannel+0xec>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b14      	cmp	r3, #20
 80050ba:	d857      	bhi.n	800516c <HAL_TIM_OC_ConfigChannel+0xdc>
 80050bc:	a201      	add	r2, pc, #4	@ (adr r2, 80050c4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80050be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c2:	bf00      	nop
 80050c4:	08005119 	.word	0x08005119
 80050c8:	0800516d 	.word	0x0800516d
 80050cc:	0800516d 	.word	0x0800516d
 80050d0:	0800516d 	.word	0x0800516d
 80050d4:	08005127 	.word	0x08005127
 80050d8:	0800516d 	.word	0x0800516d
 80050dc:	0800516d 	.word	0x0800516d
 80050e0:	0800516d 	.word	0x0800516d
 80050e4:	08005135 	.word	0x08005135
 80050e8:	0800516d 	.word	0x0800516d
 80050ec:	0800516d 	.word	0x0800516d
 80050f0:	0800516d 	.word	0x0800516d
 80050f4:	08005143 	.word	0x08005143
 80050f8:	0800516d 	.word	0x0800516d
 80050fc:	0800516d 	.word	0x0800516d
 8005100:	0800516d 	.word	0x0800516d
 8005104:	08005151 	.word	0x08005151
 8005108:	0800516d 	.word	0x0800516d
 800510c:	0800516d 	.word	0x0800516d
 8005110:	0800516d 	.word	0x0800516d
 8005114:	0800515f 	.word	0x0800515f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68b9      	ldr	r1, [r7, #8]
 800511e:	4618      	mov	r0, r3
 8005120:	f000 fa32 	bl	8005588 <TIM_OC1_SetConfig>
      break;
 8005124:	e025      	b.n	8005172 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68b9      	ldr	r1, [r7, #8]
 800512c:	4618      	mov	r0, r3
 800512e:	f000 faed 	bl	800570c <TIM_OC2_SetConfig>
      break;
 8005132:	e01e      	b.n	8005172 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fb96 	bl	800586c <TIM_OC3_SetConfig>
      break;
 8005140:	e017      	b.n	8005172 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68b9      	ldr	r1, [r7, #8]
 8005148:	4618      	mov	r0, r3
 800514a:	f000 fc3d 	bl	80059c8 <TIM_OC4_SetConfig>
      break;
 800514e:	e010      	b.n	8005172 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68b9      	ldr	r1, [r7, #8]
 8005156:	4618      	mov	r0, r3
 8005158:	f000 fce6 	bl	8005b28 <TIM_OC5_SetConfig>
      break;
 800515c:	e009      	b.n	8005172 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68b9      	ldr	r1, [r7, #8]
 8005164:	4618      	mov	r0, r3
 8005166:	f000 fd61 	bl	8005c2c <TIM_OC6_SetConfig>
      break;
 800516a:	e002      	b.n	8005172 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	75fb      	strb	r3, [r7, #23]
      break;
 8005170:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800517a:	7dfb      	ldrb	r3, [r7, #23]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3718      	adds	r7, #24
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800518e:	2300      	movs	r3, #0
 8005190:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005198:	2b01      	cmp	r3, #1
 800519a:	d101      	bne.n	80051a0 <HAL_TIM_ConfigClockSource+0x1c>
 800519c:	2302      	movs	r3, #2
 800519e:	e0e6      	b.n	800536e <HAL_TIM_ConfigClockSource+0x1ea>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80051be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a67      	ldr	r2, [pc, #412]	@ (8005378 <HAL_TIM_ConfigClockSource+0x1f4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	f000 80b1 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 80051e0:	4a65      	ldr	r2, [pc, #404]	@ (8005378 <HAL_TIM_ConfigClockSource+0x1f4>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	f200 80b6 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 80051e8:	4a64      	ldr	r2, [pc, #400]	@ (800537c <HAL_TIM_ConfigClockSource+0x1f8>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	f000 80a9 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 80051f0:	4a62      	ldr	r2, [pc, #392]	@ (800537c <HAL_TIM_ConfigClockSource+0x1f8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	f200 80ae 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 80051f8:	4a61      	ldr	r2, [pc, #388]	@ (8005380 <HAL_TIM_ConfigClockSource+0x1fc>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	f000 80a1 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005200:	4a5f      	ldr	r2, [pc, #380]	@ (8005380 <HAL_TIM_ConfigClockSource+0x1fc>)
 8005202:	4293      	cmp	r3, r2
 8005204:	f200 80a6 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005208:	4a5e      	ldr	r2, [pc, #376]	@ (8005384 <HAL_TIM_ConfigClockSource+0x200>)
 800520a:	4293      	cmp	r3, r2
 800520c:	f000 8099 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005210:	4a5c      	ldr	r2, [pc, #368]	@ (8005384 <HAL_TIM_ConfigClockSource+0x200>)
 8005212:	4293      	cmp	r3, r2
 8005214:	f200 809e 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005218:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800521c:	f000 8091 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005220:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005224:	f200 8096 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005228:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800522c:	f000 8089 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005230:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005234:	f200 808e 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800523c:	d03e      	beq.n	80052bc <HAL_TIM_ConfigClockSource+0x138>
 800523e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005242:	f200 8087 	bhi.w	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800524a:	f000 8086 	beq.w	800535a <HAL_TIM_ConfigClockSource+0x1d6>
 800524e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005252:	d87f      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005254:	2b70      	cmp	r3, #112	@ 0x70
 8005256:	d01a      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x10a>
 8005258:	2b70      	cmp	r3, #112	@ 0x70
 800525a:	d87b      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 800525c:	2b60      	cmp	r3, #96	@ 0x60
 800525e:	d050      	beq.n	8005302 <HAL_TIM_ConfigClockSource+0x17e>
 8005260:	2b60      	cmp	r3, #96	@ 0x60
 8005262:	d877      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005264:	2b50      	cmp	r3, #80	@ 0x50
 8005266:	d03c      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15e>
 8005268:	2b50      	cmp	r3, #80	@ 0x50
 800526a:	d873      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 800526c:	2b40      	cmp	r3, #64	@ 0x40
 800526e:	d058      	beq.n	8005322 <HAL_TIM_ConfigClockSource+0x19e>
 8005270:	2b40      	cmp	r3, #64	@ 0x40
 8005272:	d86f      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005274:	2b30      	cmp	r3, #48	@ 0x30
 8005276:	d064      	beq.n	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005278:	2b30      	cmp	r3, #48	@ 0x30
 800527a:	d86b      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 800527c:	2b20      	cmp	r3, #32
 800527e:	d060      	beq.n	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005280:	2b20      	cmp	r3, #32
 8005282:	d867      	bhi.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
 8005284:	2b00      	cmp	r3, #0
 8005286:	d05c      	beq.n	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 8005288:	2b10      	cmp	r3, #16
 800528a:	d05a      	beq.n	8005342 <HAL_TIM_ConfigClockSource+0x1be>
 800528c:	e062      	b.n	8005354 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800529e:	f000 fdc5 	bl	8005e2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	609a      	str	r2, [r3, #8]
      break;
 80052ba:	e04f      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052cc:	f000 fdae 	bl	8005e2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052de:	609a      	str	r2, [r3, #8]
      break;
 80052e0:	e03c      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052ee:	461a      	mov	r2, r3
 80052f0:	f000 fd20 	bl	8005d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2150      	movs	r1, #80	@ 0x50
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fd79 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 8005300:	e02c      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800530e:	461a      	mov	r2, r3
 8005310:	f000 fd3f 	bl	8005d92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2160      	movs	r1, #96	@ 0x60
 800531a:	4618      	mov	r0, r3
 800531c:	f000 fd69 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 8005320:	e01c      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800532e:	461a      	mov	r2, r3
 8005330:	f000 fd00 	bl	8005d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2140      	movs	r1, #64	@ 0x40
 800533a:	4618      	mov	r0, r3
 800533c:	f000 fd59 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 8005340:	e00c      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4619      	mov	r1, r3
 800534c:	4610      	mov	r0, r2
 800534e:	f000 fd50 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 8005352:	e003      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
      break;
 8005358:	e000      	b.n	800535c <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800535a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800536c:	7bfb      	ldrb	r3, [r7, #15]
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	00100070 	.word	0x00100070
 800537c:	00100040 	.word	0x00100040
 8005380:	00100030 	.word	0x00100030
 8005384:	00100020 	.word	0x00100020

08005388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a6b      	ldr	r2, [pc, #428]	@ (8005548 <TIM_Base_SetConfig+0x1c0>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d02b      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a6a      	ldr	r2, [pc, #424]	@ (800554c <TIM_Base_SetConfig+0x1c4>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d027      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ae:	d023      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053b6:	d01f      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a65      	ldr	r2, [pc, #404]	@ (8005550 <TIM_Base_SetConfig+0x1c8>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d01b      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a64      	ldr	r2, [pc, #400]	@ (8005554 <TIM_Base_SetConfig+0x1cc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d017      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a63      	ldr	r2, [pc, #396]	@ (8005558 <TIM_Base_SetConfig+0x1d0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d013      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a62      	ldr	r2, [pc, #392]	@ (800555c <TIM_Base_SetConfig+0x1d4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d00f      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a61      	ldr	r2, [pc, #388]	@ (8005560 <TIM_Base_SetConfig+0x1d8>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d00b      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a60      	ldr	r2, [pc, #384]	@ (8005564 <TIM_Base_SetConfig+0x1dc>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d007      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a5f      	ldr	r2, [pc, #380]	@ (8005568 <TIM_Base_SetConfig+0x1e0>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d003      	beq.n	80053f8 <TIM_Base_SetConfig+0x70>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a5e      	ldr	r2, [pc, #376]	@ (800556c <TIM_Base_SetConfig+0x1e4>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d108      	bne.n	800540a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	4313      	orrs	r3, r2
 8005408:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a4e      	ldr	r2, [pc, #312]	@ (8005548 <TIM_Base_SetConfig+0x1c0>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d043      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a4d      	ldr	r2, [pc, #308]	@ (800554c <TIM_Base_SetConfig+0x1c4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d03f      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005420:	d03b      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005428:	d037      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a48      	ldr	r2, [pc, #288]	@ (8005550 <TIM_Base_SetConfig+0x1c8>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d033      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a47      	ldr	r2, [pc, #284]	@ (8005554 <TIM_Base_SetConfig+0x1cc>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d02f      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a46      	ldr	r2, [pc, #280]	@ (8005558 <TIM_Base_SetConfig+0x1d0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d02b      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a45      	ldr	r2, [pc, #276]	@ (800555c <TIM_Base_SetConfig+0x1d4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d027      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a44      	ldr	r2, [pc, #272]	@ (8005560 <TIM_Base_SetConfig+0x1d8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d023      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a43      	ldr	r2, [pc, #268]	@ (8005564 <TIM_Base_SetConfig+0x1dc>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d01f      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a42      	ldr	r2, [pc, #264]	@ (8005568 <TIM_Base_SetConfig+0x1e0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d01b      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a41      	ldr	r2, [pc, #260]	@ (800556c <TIM_Base_SetConfig+0x1e4>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d017      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a40      	ldr	r2, [pc, #256]	@ (8005570 <TIM_Base_SetConfig+0x1e8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d013      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a3f      	ldr	r2, [pc, #252]	@ (8005574 <TIM_Base_SetConfig+0x1ec>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d00f      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a3e      	ldr	r2, [pc, #248]	@ (8005578 <TIM_Base_SetConfig+0x1f0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d00b      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a3d      	ldr	r2, [pc, #244]	@ (800557c <TIM_Base_SetConfig+0x1f4>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d007      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a3c      	ldr	r2, [pc, #240]	@ (8005580 <TIM_Base_SetConfig+0x1f8>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d003      	beq.n	800549a <TIM_Base_SetConfig+0x112>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a3b      	ldr	r2, [pc, #236]	@ (8005584 <TIM_Base_SetConfig+0x1fc>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d108      	bne.n	80054ac <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	689a      	ldr	r2, [r3, #8]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005548 <TIM_Base_SetConfig+0x1c0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d023      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a1d      	ldr	r2, [pc, #116]	@ (800554c <TIM_Base_SetConfig+0x1c4>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d01f      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a22      	ldr	r2, [pc, #136]	@ (8005568 <TIM_Base_SetConfig+0x1e0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d01b      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a21      	ldr	r2, [pc, #132]	@ (800556c <TIM_Base_SetConfig+0x1e4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d017      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a20      	ldr	r2, [pc, #128]	@ (8005570 <TIM_Base_SetConfig+0x1e8>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d013      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005574 <TIM_Base_SetConfig+0x1ec>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d00f      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a1e      	ldr	r2, [pc, #120]	@ (8005578 <TIM_Base_SetConfig+0x1f0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d00b      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a1d      	ldr	r2, [pc, #116]	@ (800557c <TIM_Base_SetConfig+0x1f4>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d007      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a1c      	ldr	r2, [pc, #112]	@ (8005580 <TIM_Base_SetConfig+0x1f8>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d003      	beq.n	800551a <TIM_Base_SetConfig+0x192>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a1b      	ldr	r2, [pc, #108]	@ (8005584 <TIM_Base_SetConfig+0x1fc>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d103      	bne.n	8005522 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	691a      	ldr	r2, [r3, #16]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f043 0204 	orr.w	r2, r3, #4
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	601a      	str	r2, [r3, #0]
}
 800553a:	bf00      	nop
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40012c00 	.word	0x40012c00
 800554c:	50012c00 	.word	0x50012c00
 8005550:	40000400 	.word	0x40000400
 8005554:	50000400 	.word	0x50000400
 8005558:	40000800 	.word	0x40000800
 800555c:	50000800 	.word	0x50000800
 8005560:	40000c00 	.word	0x40000c00
 8005564:	50000c00 	.word	0x50000c00
 8005568:	40013400 	.word	0x40013400
 800556c:	50013400 	.word	0x50013400
 8005570:	40014000 	.word	0x40014000
 8005574:	50014000 	.word	0x50014000
 8005578:	40014400 	.word	0x40014400
 800557c:	50014400 	.word	0x50014400
 8005580:	40014800 	.word	0x40014800
 8005584:	50014800 	.word	0x50014800

08005588 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005588:	b480      	push	{r7}
 800558a:	b087      	sub	sp, #28
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	f023 0201 	bic.w	r2, r3, #1
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 0303 	bic.w	r3, r3, #3
 80055c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	f023 0302 	bic.w	r3, r3, #2
 80055d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	4313      	orrs	r3, r2
 80055de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a40      	ldr	r2, [pc, #256]	@ (80056e4 <TIM_OC1_SetConfig+0x15c>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d023      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a3f      	ldr	r2, [pc, #252]	@ (80056e8 <TIM_OC1_SetConfig+0x160>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d01f      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4a3e      	ldr	r2, [pc, #248]	@ (80056ec <TIM_OC1_SetConfig+0x164>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d01b      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a3d      	ldr	r2, [pc, #244]	@ (80056f0 <TIM_OC1_SetConfig+0x168>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d017      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a3c      	ldr	r2, [pc, #240]	@ (80056f4 <TIM_OC1_SetConfig+0x16c>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d013      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a3b      	ldr	r2, [pc, #236]	@ (80056f8 <TIM_OC1_SetConfig+0x170>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d00f      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a3a      	ldr	r2, [pc, #232]	@ (80056fc <TIM_OC1_SetConfig+0x174>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d00b      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a39      	ldr	r2, [pc, #228]	@ (8005700 <TIM_OC1_SetConfig+0x178>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d007      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a38      	ldr	r2, [pc, #224]	@ (8005704 <TIM_OC1_SetConfig+0x17c>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d003      	beq.n	8005630 <TIM_OC1_SetConfig+0xa8>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a37      	ldr	r2, [pc, #220]	@ (8005708 <TIM_OC1_SetConfig+0x180>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d10c      	bne.n	800564a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f023 0308 	bic.w	r3, r3, #8
 8005636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4313      	orrs	r3, r2
 8005640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f023 0304 	bic.w	r3, r3, #4
 8005648:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a25      	ldr	r2, [pc, #148]	@ (80056e4 <TIM_OC1_SetConfig+0x15c>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d023      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a24      	ldr	r2, [pc, #144]	@ (80056e8 <TIM_OC1_SetConfig+0x160>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d01f      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a23      	ldr	r2, [pc, #140]	@ (80056ec <TIM_OC1_SetConfig+0x164>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d01b      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a22      	ldr	r2, [pc, #136]	@ (80056f0 <TIM_OC1_SetConfig+0x168>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d017      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a21      	ldr	r2, [pc, #132]	@ (80056f4 <TIM_OC1_SetConfig+0x16c>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d013      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a20      	ldr	r2, [pc, #128]	@ (80056f8 <TIM_OC1_SetConfig+0x170>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d00f      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a1f      	ldr	r2, [pc, #124]	@ (80056fc <TIM_OC1_SetConfig+0x174>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d00b      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a1e      	ldr	r2, [pc, #120]	@ (8005700 <TIM_OC1_SetConfig+0x178>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d007      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a1d      	ldr	r2, [pc, #116]	@ (8005704 <TIM_OC1_SetConfig+0x17c>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d003      	beq.n	800569a <TIM_OC1_SetConfig+0x112>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a1c      	ldr	r2, [pc, #112]	@ (8005708 <TIM_OC1_SetConfig+0x180>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d111      	bne.n	80056be <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	621a      	str	r2, [r3, #32]
}
 80056d8:	bf00      	nop
 80056da:	371c      	adds	r7, #28
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	40012c00 	.word	0x40012c00
 80056e8:	50012c00 	.word	0x50012c00
 80056ec:	40013400 	.word	0x40013400
 80056f0:	50013400 	.word	0x50013400
 80056f4:	40014000 	.word	0x40014000
 80056f8:	50014000 	.word	0x50014000
 80056fc:	40014400 	.word	0x40014400
 8005700:	50014400 	.word	0x50014400
 8005704:	40014800 	.word	0x40014800
 8005708:	50014800 	.word	0x50014800

0800570c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a1b      	ldr	r3, [r3, #32]
 8005720:	f023 0210 	bic.w	r2, r3, #16
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800573a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800573e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005746:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	021b      	lsls	r3, r3, #8
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	4313      	orrs	r3, r2
 8005752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f023 0320 	bic.w	r3, r3, #32
 800575a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4313      	orrs	r3, r2
 8005766:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a36      	ldr	r2, [pc, #216]	@ (8005844 <TIM_OC2_SetConfig+0x138>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d00b      	beq.n	8005788 <TIM_OC2_SetConfig+0x7c>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a35      	ldr	r2, [pc, #212]	@ (8005848 <TIM_OC2_SetConfig+0x13c>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d007      	beq.n	8005788 <TIM_OC2_SetConfig+0x7c>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a34      	ldr	r2, [pc, #208]	@ (800584c <TIM_OC2_SetConfig+0x140>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d003      	beq.n	8005788 <TIM_OC2_SetConfig+0x7c>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a33      	ldr	r2, [pc, #204]	@ (8005850 <TIM_OC2_SetConfig+0x144>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d10d      	bne.n	80057a4 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800578e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	011b      	lsls	r3, r3, #4
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	4313      	orrs	r3, r2
 800579a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a27      	ldr	r2, [pc, #156]	@ (8005844 <TIM_OC2_SetConfig+0x138>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d023      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a26      	ldr	r2, [pc, #152]	@ (8005848 <TIM_OC2_SetConfig+0x13c>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d01f      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a25      	ldr	r2, [pc, #148]	@ (800584c <TIM_OC2_SetConfig+0x140>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d01b      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a24      	ldr	r2, [pc, #144]	@ (8005850 <TIM_OC2_SetConfig+0x144>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d017      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a23      	ldr	r2, [pc, #140]	@ (8005854 <TIM_OC2_SetConfig+0x148>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a22      	ldr	r2, [pc, #136]	@ (8005858 <TIM_OC2_SetConfig+0x14c>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00f      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a21      	ldr	r2, [pc, #132]	@ (800585c <TIM_OC2_SetConfig+0x150>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00b      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a20      	ldr	r2, [pc, #128]	@ (8005860 <TIM_OC2_SetConfig+0x154>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d007      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005864 <TIM_OC2_SetConfig+0x158>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d003      	beq.n	80057f4 <TIM_OC2_SetConfig+0xe8>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a1e      	ldr	r2, [pc, #120]	@ (8005868 <TIM_OC2_SetConfig+0x15c>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d113      	bne.n	800581c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005802:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	4313      	orrs	r3, r2
 800580e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	621a      	str	r2, [r3, #32]
}
 8005836:	bf00      	nop
 8005838:	371c      	adds	r7, #28
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	40012c00 	.word	0x40012c00
 8005848:	50012c00 	.word	0x50012c00
 800584c:	40013400 	.word	0x40013400
 8005850:	50013400 	.word	0x50013400
 8005854:	40014000 	.word	0x40014000
 8005858:	50014000 	.word	0x50014000
 800585c:	40014400 	.word	0x40014400
 8005860:	50014400 	.word	0x50014400
 8005864:	40014800 	.word	0x40014800
 8005868:	50014800 	.word	0x50014800

0800586c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	69db      	ldr	r3, [r3, #28]
 8005892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800589a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800589e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f023 0303 	bic.w	r3, r3, #3
 80058a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	021b      	lsls	r3, r3, #8
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a35      	ldr	r2, [pc, #212]	@ (80059a0 <TIM_OC3_SetConfig+0x134>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d00b      	beq.n	80058e6 <TIM_OC3_SetConfig+0x7a>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a34      	ldr	r2, [pc, #208]	@ (80059a4 <TIM_OC3_SetConfig+0x138>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d007      	beq.n	80058e6 <TIM_OC3_SetConfig+0x7a>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a33      	ldr	r2, [pc, #204]	@ (80059a8 <TIM_OC3_SetConfig+0x13c>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d003      	beq.n	80058e6 <TIM_OC3_SetConfig+0x7a>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a32      	ldr	r2, [pc, #200]	@ (80059ac <TIM_OC3_SetConfig+0x140>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d10d      	bne.n	8005902 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	021b      	lsls	r3, r3, #8
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005900:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a26      	ldr	r2, [pc, #152]	@ (80059a0 <TIM_OC3_SetConfig+0x134>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d023      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a25      	ldr	r2, [pc, #148]	@ (80059a4 <TIM_OC3_SetConfig+0x138>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d01f      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a24      	ldr	r2, [pc, #144]	@ (80059a8 <TIM_OC3_SetConfig+0x13c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d01b      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a23      	ldr	r2, [pc, #140]	@ (80059ac <TIM_OC3_SetConfig+0x140>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d017      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a22      	ldr	r2, [pc, #136]	@ (80059b0 <TIM_OC3_SetConfig+0x144>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d013      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a21      	ldr	r2, [pc, #132]	@ (80059b4 <TIM_OC3_SetConfig+0x148>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d00f      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a20      	ldr	r2, [pc, #128]	@ (80059b8 <TIM_OC3_SetConfig+0x14c>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d00b      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a1f      	ldr	r2, [pc, #124]	@ (80059bc <TIM_OC3_SetConfig+0x150>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d007      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a1e      	ldr	r2, [pc, #120]	@ (80059c0 <TIM_OC3_SetConfig+0x154>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d003      	beq.n	8005952 <TIM_OC3_SetConfig+0xe6>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a1d      	ldr	r2, [pc, #116]	@ (80059c4 <TIM_OC3_SetConfig+0x158>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d113      	bne.n	800597a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005958:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005960:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	011b      	lsls	r3, r3, #4
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	4313      	orrs	r3, r2
 800596c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	011b      	lsls	r3, r3, #4
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	621a      	str	r2, [r3, #32]
}
 8005994:	bf00      	nop
 8005996:	371c      	adds	r7, #28
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr
 80059a0:	40012c00 	.word	0x40012c00
 80059a4:	50012c00 	.word	0x50012c00
 80059a8:	40013400 	.word	0x40013400
 80059ac:	50013400 	.word	0x50013400
 80059b0:	40014000 	.word	0x40014000
 80059b4:	50014000 	.word	0x50014000
 80059b8:	40014400 	.word	0x40014400
 80059bc:	50014400 	.word	0x50014400
 80059c0:	40014800 	.word	0x40014800
 80059c4:	50014800 	.word	0x50014800

080059c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	031b      	lsls	r3, r3, #12
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a36      	ldr	r2, [pc, #216]	@ (8005b00 <TIM_OC4_SetConfig+0x138>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d00b      	beq.n	8005a44 <TIM_OC4_SetConfig+0x7c>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a35      	ldr	r2, [pc, #212]	@ (8005b04 <TIM_OC4_SetConfig+0x13c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d007      	beq.n	8005a44 <TIM_OC4_SetConfig+0x7c>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a34      	ldr	r2, [pc, #208]	@ (8005b08 <TIM_OC4_SetConfig+0x140>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d003      	beq.n	8005a44 <TIM_OC4_SetConfig+0x7c>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a33      	ldr	r2, [pc, #204]	@ (8005b0c <TIM_OC4_SetConfig+0x144>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d10d      	bne.n	8005a60 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005a4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	031b      	lsls	r3, r3, #12
 8005a52:	697a      	ldr	r2, [r7, #20]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a27      	ldr	r2, [pc, #156]	@ (8005b00 <TIM_OC4_SetConfig+0x138>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d023      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a26      	ldr	r2, [pc, #152]	@ (8005b04 <TIM_OC4_SetConfig+0x13c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d01f      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a25      	ldr	r2, [pc, #148]	@ (8005b08 <TIM_OC4_SetConfig+0x140>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d01b      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a24      	ldr	r2, [pc, #144]	@ (8005b0c <TIM_OC4_SetConfig+0x144>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d017      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a23      	ldr	r2, [pc, #140]	@ (8005b10 <TIM_OC4_SetConfig+0x148>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d013      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a22      	ldr	r2, [pc, #136]	@ (8005b14 <TIM_OC4_SetConfig+0x14c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00f      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a21      	ldr	r2, [pc, #132]	@ (8005b18 <TIM_OC4_SetConfig+0x150>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00b      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a20      	ldr	r2, [pc, #128]	@ (8005b1c <TIM_OC4_SetConfig+0x154>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d007      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8005b20 <TIM_OC4_SetConfig+0x158>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d003      	beq.n	8005ab0 <TIM_OC4_SetConfig+0xe8>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8005b24 <TIM_OC4_SetConfig+0x15c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d113      	bne.n	8005ad8 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ab6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005abe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	019b      	lsls	r3, r3, #6
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	019b      	lsls	r3, r3, #6
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	40012c00 	.word	0x40012c00
 8005b04:	50012c00 	.word	0x50012c00
 8005b08:	40013400 	.word	0x40013400
 8005b0c:	50013400 	.word	0x50013400
 8005b10:	40014000 	.word	0x40014000
 8005b14:	50014000 	.word	0x50014000
 8005b18:	40014400 	.word	0x40014400
 8005b1c:	50014400 	.word	0x50014400
 8005b20:	40014800 	.word	0x40014800
 8005b24:	50014800 	.word	0x50014800

08005b28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005b6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	041b      	lsls	r3, r3, #16
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a21      	ldr	r2, [pc, #132]	@ (8005c04 <TIM_OC5_SetConfig+0xdc>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d023      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a20      	ldr	r2, [pc, #128]	@ (8005c08 <TIM_OC5_SetConfig+0xe0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d01f      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8005c0c <TIM_OC5_SetConfig+0xe4>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d01b      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a1e      	ldr	r2, [pc, #120]	@ (8005c10 <TIM_OC5_SetConfig+0xe8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d017      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8005c14 <TIM_OC5_SetConfig+0xec>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d013      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c18 <TIM_OC5_SetConfig+0xf0>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d00f      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a1b      	ldr	r2, [pc, #108]	@ (8005c1c <TIM_OC5_SetConfig+0xf4>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d00b      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a1a      	ldr	r2, [pc, #104]	@ (8005c20 <TIM_OC5_SetConfig+0xf8>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d007      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a19      	ldr	r2, [pc, #100]	@ (8005c24 <TIM_OC5_SetConfig+0xfc>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d003      	beq.n	8005bca <TIM_OC5_SetConfig+0xa2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a18      	ldr	r2, [pc, #96]	@ (8005c28 <TIM_OC5_SetConfig+0x100>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d109      	bne.n	8005bde <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	021b      	lsls	r3, r3, #8
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	621a      	str	r2, [r3, #32]
}
 8005bf8:	bf00      	nop
 8005bfa:	371c      	adds	r7, #28
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	40012c00 	.word	0x40012c00
 8005c08:	50012c00 	.word	0x50012c00
 8005c0c:	40013400 	.word	0x40013400
 8005c10:	50013400 	.word	0x50013400
 8005c14:	40014000 	.word	0x40014000
 8005c18:	50014000 	.word	0x50014000
 8005c1c:	40014400 	.word	0x40014400
 8005c20:	50014400 	.word	0x50014400
 8005c24:	40014800 	.word	0x40014800
 8005c28:	50014800 	.word	0x50014800

08005c2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	021b      	lsls	r3, r3, #8
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	051b      	lsls	r3, r3, #20
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a22      	ldr	r2, [pc, #136]	@ (8005d0c <TIM_OC6_SetConfig+0xe0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d023      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a21      	ldr	r2, [pc, #132]	@ (8005d10 <TIM_OC6_SetConfig+0xe4>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d01f      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a20      	ldr	r2, [pc, #128]	@ (8005d14 <TIM_OC6_SetConfig+0xe8>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d01b      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8005d18 <TIM_OC6_SetConfig+0xec>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d017      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8005d1c <TIM_OC6_SetConfig+0xf0>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d013      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a1d      	ldr	r2, [pc, #116]	@ (8005d20 <TIM_OC6_SetConfig+0xf4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d00f      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a1c      	ldr	r2, [pc, #112]	@ (8005d24 <TIM_OC6_SetConfig+0xf8>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d00b      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a1b      	ldr	r2, [pc, #108]	@ (8005d28 <TIM_OC6_SetConfig+0xfc>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d007      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a1a      	ldr	r2, [pc, #104]	@ (8005d2c <TIM_OC6_SetConfig+0x100>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d003      	beq.n	8005cd0 <TIM_OC6_SetConfig+0xa4>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a19      	ldr	r2, [pc, #100]	@ (8005d30 <TIM_OC6_SetConfig+0x104>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d109      	bne.n	8005ce4 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	029b      	lsls	r3, r3, #10
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	697a      	ldr	r2, [r7, #20]
 8005ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	621a      	str	r2, [r3, #32]
}
 8005cfe:	bf00      	nop
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	40012c00 	.word	0x40012c00
 8005d10:	50012c00 	.word	0x50012c00
 8005d14:	40013400 	.word	0x40013400
 8005d18:	50013400 	.word	0x50013400
 8005d1c:	40014000 	.word	0x40014000
 8005d20:	50014000 	.word	0x50014000
 8005d24:	40014400 	.word	0x40014400
 8005d28:	50014400 	.word	0x50014400
 8005d2c:	40014800 	.word	0x40014800
 8005d30:	50014800 	.word	0x50014800

08005d34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b087      	sub	sp, #28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	f023 0201 	bic.w	r2, r3, #1
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	011b      	lsls	r3, r3, #4
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f023 030a 	bic.w	r3, r3, #10
 8005d70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	621a      	str	r2, [r3, #32]
}
 8005d86:	bf00      	nop
 8005d88:	371c      	adds	r7, #28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b087      	sub	sp, #28
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	60f8      	str	r0, [r7, #12]
 8005d9a:	60b9      	str	r1, [r7, #8]
 8005d9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	f023 0210 	bic.w	r2, r3, #16
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005dbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	031b      	lsls	r3, r3, #12
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005dce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	621a      	str	r2, [r3, #32]
}
 8005de6:	bf00      	nop
 8005de8:	371c      	adds	r7, #28
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b085      	sub	sp, #20
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
 8005dfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005e08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f043 0307 	orr.w	r3, r3, #7
 8005e18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	021a      	lsls	r2, r3, #8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	609a      	str	r2, [r3, #8]
}
 8005e60:	bf00      	nop
 8005e62:	371c      	adds	r7, #28
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f003 031f 	and.w	r3, r3, #31
 8005e7e:	2201      	movs	r2, #1
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a1a      	ldr	r2, [r3, #32]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	43db      	mvns	r3, r3
 8005e8e:	401a      	ands	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1a      	ldr	r2, [r3, #32]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 031f 	and.w	r3, r3, #31
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	621a      	str	r2, [r3, #32]
}
 8005eaa:	bf00      	nop
 8005eac:	371c      	adds	r7, #28
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
	...

08005eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e097      	b.n	8006000 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a45      	ldr	r2, [pc, #276]	@ (800600c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d00e      	beq.n	8005f18 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a44      	ldr	r2, [pc, #272]	@ (8006010 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d009      	beq.n	8005f18 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a42      	ldr	r2, [pc, #264]	@ (8006014 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d004      	beq.n	8005f18 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a41      	ldr	r2, [pc, #260]	@ (8006018 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d108      	bne.n	8005f2a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005f1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005f30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a2f      	ldr	r2, [pc, #188]	@ (800600c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d040      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a2e      	ldr	r2, [pc, #184]	@ (8006010 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d03b      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f64:	d036      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f6e:	d031      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a29      	ldr	r2, [pc, #164]	@ (800601c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d02c      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a28      	ldr	r2, [pc, #160]	@ (8006020 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d027      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a26      	ldr	r2, [pc, #152]	@ (8006024 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d022      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a25      	ldr	r2, [pc, #148]	@ (8006028 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d01d      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a23      	ldr	r2, [pc, #140]	@ (800602c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d018      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a22      	ldr	r2, [pc, #136]	@ (8006030 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d013      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a18      	ldr	r2, [pc, #96]	@ (8006014 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d00e      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a17      	ldr	r2, [pc, #92]	@ (8006018 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d009      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8006034 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d004      	beq.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a1a      	ldr	r2, [pc, #104]	@ (8006038 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d10c      	bne.n	8005fee <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3714      	adds	r7, #20
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr
 800600c:	40012c00 	.word	0x40012c00
 8006010:	50012c00 	.word	0x50012c00
 8006014:	40013400 	.word	0x40013400
 8006018:	50013400 	.word	0x50013400
 800601c:	40000400 	.word	0x40000400
 8006020:	50000400 	.word	0x50000400
 8006024:	40000800 	.word	0x40000800
 8006028:	50000800 	.word	0x50000800
 800602c:	40000c00 	.word	0x40000c00
 8006030:	50000c00 	.word	0x50000c00
 8006034:	40014000 	.word	0x40014000
 8006038:	50014000 	.word	0x50014000

0800603c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e042      	b.n	80060d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006054:	2b00      	cmp	r3, #0
 8006056:	d106      	bne.n	8006066 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f83b 	bl	80060dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2224      	movs	r2, #36	@ 0x24
 800606a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 0201 	bic.w	r2, r2, #1
 800607c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f9ca 	bl	8006420 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f000 f82f 	bl	80060f0 <UART_SetConfig>
 8006092:	4603      	mov	r3, r0
 8006094:	2b01      	cmp	r3, #1
 8006096:	d101      	bne.n	800609c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e01b      	b.n	80060d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80060aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f042 0201 	orr.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fa49 	bl	8006564 <UART_CheckIdleState>
 80060d2:	4603      	mov	r3, r0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060f4:	b094      	sub	sp, #80	@ 0x50
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060fa:	2300      	movs	r3, #0
 80060fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	4b9b      	ldr	r3, [pc, #620]	@ (8006374 <UART_SetConfig+0x284>)
 8006106:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	431a      	orrs	r2, r3
 8006112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	431a      	orrs	r2, r3
 8006118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611a:	69db      	ldr	r3, [r3, #28]
 800611c:	4313      	orrs	r3, r2
 800611e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4994      	ldr	r1, [pc, #592]	@ (8006378 <UART_SetConfig+0x288>)
 8006128:	4019      	ands	r1, r3
 800612a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006130:	430b      	orrs	r3, r1
 8006132:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800613e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006140:	68d9      	ldr	r1, [r3, #12]
 8006142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	ea40 0301 	orr.w	r3, r0, r1
 800614a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800614c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	4b87      	ldr	r3, [pc, #540]	@ (8006374 <UART_SetConfig+0x284>)
 8006158:	429a      	cmp	r2, r3
 800615a:	d009      	beq.n	8006170 <UART_SetConfig+0x80>
 800615c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	4b86      	ldr	r3, [pc, #536]	@ (800637c <UART_SetConfig+0x28c>)
 8006162:	429a      	cmp	r2, r3
 8006164:	d004      	beq.n	8006170 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006168:	6a1a      	ldr	r2, [r3, #32]
 800616a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800616c:	4313      	orrs	r3, r2
 800616e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800617a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800617e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006184:	430b      	orrs	r3, r1
 8006186:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800618e:	f023 000f 	bic.w	r0, r3, #15
 8006192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006194:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	ea40 0301 	orr.w	r3, r0, r1
 800619e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	4b76      	ldr	r3, [pc, #472]	@ (8006380 <UART_SetConfig+0x290>)
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d102      	bne.n	80061b0 <UART_SetConfig+0xc0>
 80061aa:	2301      	movs	r3, #1
 80061ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ae:	e021      	b.n	80061f4 <UART_SetConfig+0x104>
 80061b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	4b73      	ldr	r3, [pc, #460]	@ (8006384 <UART_SetConfig+0x294>)
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d102      	bne.n	80061c0 <UART_SetConfig+0xd0>
 80061ba:	2304      	movs	r3, #4
 80061bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061be:	e019      	b.n	80061f4 <UART_SetConfig+0x104>
 80061c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	4b70      	ldr	r3, [pc, #448]	@ (8006388 <UART_SetConfig+0x298>)
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d102      	bne.n	80061d0 <UART_SetConfig+0xe0>
 80061ca:	2308      	movs	r3, #8
 80061cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ce:	e011      	b.n	80061f4 <UART_SetConfig+0x104>
 80061d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	4b6d      	ldr	r3, [pc, #436]	@ (800638c <UART_SetConfig+0x29c>)
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d102      	bne.n	80061e0 <UART_SetConfig+0xf0>
 80061da:	2310      	movs	r3, #16
 80061dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061de:	e009      	b.n	80061f4 <UART_SetConfig+0x104>
 80061e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	4b63      	ldr	r3, [pc, #396]	@ (8006374 <UART_SetConfig+0x284>)
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d102      	bne.n	80061f0 <UART_SetConfig+0x100>
 80061ea:	2320      	movs	r3, #32
 80061ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ee:	e001      	b.n	80061f4 <UART_SetConfig+0x104>
 80061f0:	2300      	movs	r3, #0
 80061f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	4b5e      	ldr	r3, [pc, #376]	@ (8006374 <UART_SetConfig+0x284>)
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d004      	beq.n	8006208 <UART_SetConfig+0x118>
 80061fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	4b5e      	ldr	r3, [pc, #376]	@ (800637c <UART_SetConfig+0x28c>)
 8006204:	429a      	cmp	r2, r3
 8006206:	d172      	bne.n	80062ee <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006208:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800620a:	2200      	movs	r2, #0
 800620c:	623b      	str	r3, [r7, #32]
 800620e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006210:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006214:	f7fd fbf0 	bl	80039f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006218:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800621a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 80e7 	beq.w	80063f0 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006226:	4a5a      	ldr	r2, [pc, #360]	@ (8006390 <UART_SetConfig+0x2a0>)
 8006228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800622c:	461a      	mov	r2, r3
 800622e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006230:	fbb3 f3f2 	udiv	r3, r3, r2
 8006234:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	4613      	mov	r3, r2
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	4413      	add	r3, r2
 8006240:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006242:	429a      	cmp	r2, r3
 8006244:	d305      	bcc.n	8006252 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800624c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800624e:	429a      	cmp	r2, r3
 8006250:	d903      	bls.n	800625a <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006258:	e048      	b.n	80062ec <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800625a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800625c:	2200      	movs	r2, #0
 800625e:	61bb      	str	r3, [r7, #24]
 8006260:	61fa      	str	r2, [r7, #28]
 8006262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006266:	4a4a      	ldr	r2, [pc, #296]	@ (8006390 <UART_SetConfig+0x2a0>)
 8006268:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800626c:	b29b      	uxth	r3, r3
 800626e:	2200      	movs	r2, #0
 8006270:	613b      	str	r3, [r7, #16]
 8006272:	617a      	str	r2, [r7, #20]
 8006274:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006278:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800627c:	f7f9 fffc 	bl	8000278 <__aeabi_uldivmod>
 8006280:	4602      	mov	r2, r0
 8006282:	460b      	mov	r3, r1
 8006284:	4610      	mov	r0, r2
 8006286:	4619      	mov	r1, r3
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	020b      	lsls	r3, r1, #8
 8006292:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006296:	0202      	lsls	r2, r0, #8
 8006298:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800629a:	6849      	ldr	r1, [r1, #4]
 800629c:	0849      	lsrs	r1, r1, #1
 800629e:	2000      	movs	r0, #0
 80062a0:	460c      	mov	r4, r1
 80062a2:	4605      	mov	r5, r0
 80062a4:	eb12 0804 	adds.w	r8, r2, r4
 80062a8:	eb43 0905 	adc.w	r9, r3, r5
 80062ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	60bb      	str	r3, [r7, #8]
 80062b4:	60fa      	str	r2, [r7, #12]
 80062b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062ba:	4640      	mov	r0, r8
 80062bc:	4649      	mov	r1, r9
 80062be:	f7f9 ffdb 	bl	8000278 <__aeabi_uldivmod>
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	4613      	mov	r3, r2
 80062c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062d0:	d308      	bcc.n	80062e4 <UART_SetConfig+0x1f4>
 80062d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062d8:	d204      	bcs.n	80062e4 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 80062da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80062e0:	60da      	str	r2, [r3, #12]
 80062e2:	e003      	b.n	80062ec <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80062ea:	e081      	b.n	80063f0 <UART_SetConfig+0x300>
 80062ec:	e080      	b.n	80063f0 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062f6:	d14d      	bne.n	8006394 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80062f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062fa:	2200      	movs	r2, #0
 80062fc:	603b      	str	r3, [r7, #0]
 80062fe:	607a      	str	r2, [r7, #4]
 8006300:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006304:	f7fd fb78 	bl	80039f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006308:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800630a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800630c:	2b00      	cmp	r3, #0
 800630e:	d06f      	beq.n	80063f0 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006314:	4a1e      	ldr	r2, [pc, #120]	@ (8006390 <UART_SetConfig+0x2a0>)
 8006316:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800631a:	461a      	mov	r2, r3
 800631c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800631e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006322:	005a      	lsls	r2, r3, #1
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	085b      	lsrs	r3, r3, #1
 800632a:	441a      	add	r2, r3
 800632c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	fbb2 f3f3 	udiv	r3, r2, r3
 8006334:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006338:	2b0f      	cmp	r3, #15
 800633a:	d916      	bls.n	800636a <UART_SetConfig+0x27a>
 800633c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800633e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006342:	d212      	bcs.n	800636a <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006346:	b29b      	uxth	r3, r3
 8006348:	f023 030f 	bic.w	r3, r3, #15
 800634c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800634e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006350:	085b      	lsrs	r3, r3, #1
 8006352:	b29b      	uxth	r3, r3
 8006354:	f003 0307 	and.w	r3, r3, #7
 8006358:	b29a      	uxth	r2, r3
 800635a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800635c:	4313      	orrs	r3, r2
 800635e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006366:	60da      	str	r2, [r3, #12]
 8006368:	e042      	b.n	80063f0 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006370:	e03e      	b.n	80063f0 <UART_SetConfig+0x300>
 8006372:	bf00      	nop
 8006374:	46002400 	.word	0x46002400
 8006378:	cfff69f3 	.word	0xcfff69f3
 800637c:	56002400 	.word	0x56002400
 8006380:	40013800 	.word	0x40013800
 8006384:	40004800 	.word	0x40004800
 8006388:	40004c00 	.word	0x40004c00
 800638c:	40005000 	.word	0x40005000
 8006390:	08006f30 	.word	0x08006f30
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006394:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006396:	2200      	movs	r2, #0
 8006398:	469a      	mov	sl, r3
 800639a:	4693      	mov	fp, r2
 800639c:	4650      	mov	r0, sl
 800639e:	4659      	mov	r1, fp
 80063a0:	f7fd fb2a 	bl	80039f8 <HAL_RCCEx_GetPeriphCLKFreq>
 80063a4:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80063a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d021      	beq.n	80063f0 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b0:	4a1a      	ldr	r2, [pc, #104]	@ (800641c <UART_SetConfig+0x32c>)
 80063b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063b6:	461a      	mov	r2, r3
 80063b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80063be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	085b      	lsrs	r3, r3, #1
 80063c4:	441a      	add	r2, r3
 80063c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063d2:	2b0f      	cmp	r3, #15
 80063d4:	d909      	bls.n	80063ea <UART_SetConfig+0x2fa>
 80063d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063dc:	d205      	bcs.n	80063ea <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	60da      	str	r2, [r3, #12]
 80063e8:	e002      	b.n	80063f0 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80063f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f2:	2201      	movs	r2, #1
 80063f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80063f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fa:	2201      	movs	r2, #1
 80063fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006402:	2200      	movs	r2, #0
 8006404:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006408:	2200      	movs	r2, #0
 800640a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800640c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006410:	4618      	mov	r0, r3
 8006412:	3750      	adds	r7, #80	@ 0x50
 8006414:	46bd      	mov	sp, r7
 8006416:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800641a:	bf00      	nop
 800641c:	08006f30 	.word	0x08006f30

08006420 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642c:	f003 0308 	and.w	r3, r3, #8
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00a      	beq.n	800644a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00a      	beq.n	800646c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	430a      	orrs	r2, r1
 800646a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00a      	beq.n	800648e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	f003 0304 	and.w	r3, r3, #4
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	f003 0310 	and.w	r3, r3, #16
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00a      	beq.n	80064d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d6:	f003 0320 	and.w	r3, r3, #32
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d01a      	beq.n	8006536 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	430a      	orrs	r2, r1
 8006514:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800651a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800651e:	d10a      	bne.n	8006536 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	430a      	orrs	r2, r1
 8006534:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	430a      	orrs	r2, r1
 8006556:	605a      	str	r2, [r3, #4]
  }
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b098      	sub	sp, #96	@ 0x60
 8006568:	af02      	add	r7, sp, #8
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006574:	f7fa fa92 	bl	8000a9c <HAL_GetTick>
 8006578:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0308 	and.w	r3, r3, #8
 8006584:	2b08      	cmp	r3, #8
 8006586:	d12f      	bne.n	80065e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006588:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800658c:	9300      	str	r3, [sp, #0]
 800658e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006590:	2200      	movs	r2, #0
 8006592:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f88e 	bl	80066b8 <UART_WaitOnFlagUntilTimeout>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d022      	beq.n	80065e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065aa:	e853 3f00 	ldrex	r3, [r3]
 80065ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	461a      	mov	r2, r3
 80065be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80065c2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065c8:	e841 2300 	strex	r3, r2, [r1]
 80065cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1e6      	bne.n	80065a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065e4:	2303      	movs	r3, #3
 80065e6:	e063      	b.n	80066b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0304 	and.w	r3, r3, #4
 80065f2:	2b04      	cmp	r3, #4
 80065f4:	d149      	bne.n	800668a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065fa:	9300      	str	r3, [sp, #0]
 80065fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065fe:	2200      	movs	r2, #0
 8006600:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 f857 	bl	80066b8 <UART_WaitOnFlagUntilTimeout>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d03c      	beq.n	800668a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	e853 3f00 	ldrex	r3, [r3]
 800661c:	623b      	str	r3, [r7, #32]
   return(result);
 800661e:	6a3b      	ldr	r3, [r7, #32]
 8006620:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006624:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800662e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006630:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006634:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006636:	e841 2300 	strex	r3, r2, [r1]
 800663a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800663c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1e6      	bne.n	8006610 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3308      	adds	r3, #8
 8006648:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	e853 3f00 	ldrex	r3, [r3]
 8006650:	60fb      	str	r3, [r7, #12]
   return(result);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f023 0301 	bic.w	r3, r3, #1
 8006658:	64bb      	str	r3, [r7, #72]	@ 0x48
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	3308      	adds	r3, #8
 8006660:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006662:	61fa      	str	r2, [r7, #28]
 8006664:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006666:	69b9      	ldr	r1, [r7, #24]
 8006668:	69fa      	ldr	r2, [r7, #28]
 800666a:	e841 2300 	strex	r3, r2, [r1]
 800666e:	617b      	str	r3, [r7, #20]
   return(result);
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1e5      	bne.n	8006642 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2220      	movs	r2, #32
 800667a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e012      	b.n	80066b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2220      	movs	r2, #32
 800668e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2220      	movs	r2, #32
 8006696:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3758      	adds	r7, #88	@ 0x58
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	603b      	str	r3, [r7, #0]
 80066c4:	4613      	mov	r3, r2
 80066c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066c8:	e04f      	b.n	800676a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066d0:	d04b      	beq.n	800676a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066d2:	f7fa f9e3 	bl	8000a9c <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d302      	bcc.n	80066e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d101      	bne.n	80066ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e04e      	b.n	800678a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0304 	and.w	r3, r3, #4
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d037      	beq.n	800676a <UART_WaitOnFlagUntilTimeout+0xb2>
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	2b80      	cmp	r3, #128	@ 0x80
 80066fe:	d034      	beq.n	800676a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	2b40      	cmp	r3, #64	@ 0x40
 8006704:	d031      	beq.n	800676a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69db      	ldr	r3, [r3, #28]
 800670c:	f003 0308 	and.w	r3, r3, #8
 8006710:	2b08      	cmp	r3, #8
 8006712:	d110      	bne.n	8006736 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2208      	movs	r2, #8
 800671a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 f838 	bl	8006792 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2208      	movs	r2, #8
 8006726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e029      	b.n	800678a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69db      	ldr	r3, [r3, #28]
 800673c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006740:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006744:	d111      	bne.n	800676a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800674e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 f81e 	bl	8006792 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2220      	movs	r2, #32
 800675a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e00f      	b.n	800678a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	69da      	ldr	r2, [r3, #28]
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	4013      	ands	r3, r2
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	429a      	cmp	r2, r3
 8006778:	bf0c      	ite	eq
 800677a:	2301      	moveq	r3, #1
 800677c:	2300      	movne	r3, #0
 800677e:	b2db      	uxtb	r3, r3
 8006780:	461a      	mov	r2, r3
 8006782:	79fb      	ldrb	r3, [r7, #7]
 8006784:	429a      	cmp	r2, r3
 8006786:	d0a0      	beq.n	80066ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006792:	b480      	push	{r7}
 8006794:	b095      	sub	sp, #84	@ 0x54
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067a2:	e853 3f00 	ldrex	r3, [r3]
 80067a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80067ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067c0:	e841 2300 	strex	r3, r2, [r1]
 80067c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1e6      	bne.n	800679a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3308      	adds	r3, #8
 80067d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	e853 3f00 	ldrex	r3, [r3]
 80067da:	61fb      	str	r3, [r7, #28]
   return(result);
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067e2:	f023 0301 	bic.w	r3, r3, #1
 80067e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	3308      	adds	r3, #8
 80067ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067f8:	e841 2300 	strex	r3, r2, [r1]
 80067fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1e3      	bne.n	80067cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006808:	2b01      	cmp	r3, #1
 800680a:	d118      	bne.n	800683e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	60bb      	str	r3, [r7, #8]
   return(result);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	f023 0310 	bic.w	r3, r3, #16
 8006820:	647b      	str	r3, [r7, #68]	@ 0x44
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800682a:	61bb      	str	r3, [r7, #24]
 800682c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	6979      	ldr	r1, [r7, #20]
 8006830:	69ba      	ldr	r2, [r7, #24]
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	613b      	str	r3, [r7, #16]
   return(result);
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e6      	bne.n	800680c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2220      	movs	r2, #32
 8006842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006852:	bf00      	nop
 8006854:	3754      	adds	r7, #84	@ 0x54
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
	...

08006860 <MX_GPDMA1_Init>:

DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8006866:	4b28      	ldr	r3, [pc, #160]	@ (8006908 <MX_GPDMA1_Init+0xa8>)
 8006868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800686c:	4a26      	ldr	r2, [pc, #152]	@ (8006908 <MX_GPDMA1_Init+0xa8>)
 800686e:	f043 0301 	orr.w	r3, r3, #1
 8006872:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8006876:	4b24      	ldr	r3, [pc, #144]	@ (8006908 <MX_GPDMA1_Init+0xa8>)
 8006878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	607b      	str	r3, [r7, #4]
 8006882:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN GPDMA1_Init 1 */

  /* USER CODE END GPDMA1_Init 1 */
  handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8006884:	4b21      	ldr	r3, [pc, #132]	@ (800690c <MX_GPDMA1_Init+0xac>)
 8006886:	4a22      	ldr	r2, [pc, #136]	@ (8006910 <MX_GPDMA1_Init+0xb0>)
 8006888:	601a      	str	r2, [r3, #0]
  handle_GPDMA1_Channel0.Init.Request = DMA_REQUEST_SW;
 800688a:	4b20      	ldr	r3, [pc, #128]	@ (800690c <MX_GPDMA1_Init+0xac>)
 800688c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006890:	605a      	str	r2, [r3, #4]
  handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8006892:	4b1e      	ldr	r3, [pc, #120]	@ (800690c <MX_GPDMA1_Init+0xac>)
 8006894:	2200      	movs	r2, #0
 8006896:	609a      	str	r2, [r3, #8]
  handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8006898:	4b1c      	ldr	r3, [pc, #112]	@ (800690c <MX_GPDMA1_Init+0xac>)
 800689a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800689e:	60da      	str	r2, [r3, #12]
  handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 80068a0:	4b1a      	ldr	r3, [pc, #104]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	611a      	str	r2, [r3, #16]
  handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 80068a6:	4b19      	ldr	r3, [pc, #100]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	615a      	str	r2, [r3, #20]
  handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 80068ac:	4b17      	ldr	r3, [pc, #92]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068ae:	2200      	movs	r2, #0
 80068b0:	619a      	str	r2, [r3, #24]
  handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 80068b2:	4b16      	ldr	r3, [pc, #88]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	61da      	str	r2, [r3, #28]
  handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 80068b8:	4b14      	ldr	r3, [pc, #80]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068ba:	2200      	movs	r2, #0
 80068bc:	621a      	str	r2, [r3, #32]
  handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 80068be:	4b13      	ldr	r3, [pc, #76]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068c0:	2201      	movs	r2, #1
 80068c2:	625a      	str	r2, [r3, #36]	@ 0x24
  handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 80068c4:	4b11      	ldr	r3, [pc, #68]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068c6:	2201      	movs	r2, #1
 80068c8:	629a      	str	r2, [r3, #40]	@ 0x28
  handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80068ca:	4b10      	ldr	r3, [pc, #64]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80068d0:	4b0e      	ldr	r3, [pc, #56]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	631a      	str	r2, [r3, #48]	@ 0x30
  handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 80068d6:	4b0d      	ldr	r3, [pc, #52]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068d8:	2200      	movs	r2, #0
 80068da:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 80068dc:	480b      	ldr	r0, [pc, #44]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068de:	f7fa fa7d 	bl	8000ddc <HAL_DMA_Init>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <MX_GPDMA1_Init+0x8c>
  {
    Error_Handler();
 80068e8:	f000 f8f7 	bl	8006ada <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 80068ec:	2110      	movs	r1, #16
 80068ee:	4807      	ldr	r0, [pc, #28]	@ (800690c <MX_GPDMA1_Init+0xac>)
 80068f0:	f7fa fba0 	bl	8001034 <HAL_DMA_ConfigChannelAttributes>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d001      	beq.n	80068fe <MX_GPDMA1_Init+0x9e>
  {
    Error_Handler();
 80068fa:	f000 f8ee 	bl	8006ada <Error_Handler>
  }
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80068fe:	bf00      	nop
 8006900:	3708      	adds	r7, #8
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	46020c00 	.word	0x46020c00
 800690c:	200000e0 	.word	0x200000e0
 8006910:	40020050 	.word	0x40020050

08006914 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800691a:	4b0a      	ldr	r3, [pc, #40]	@ (8006944 <MX_GPIO_Init+0x30>)
 800691c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006920:	4a08      	ldr	r2, [pc, #32]	@ (8006944 <MX_GPIO_Init+0x30>)
 8006922:	f043 0301 	orr.w	r3, r3, #1
 8006926:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800692a:	4b06      	ldr	r3, [pc, #24]	@ (8006944 <MX_GPIO_Init+0x30>)
 800692c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	607b      	str	r3, [r7, #4]
 8006936:	687b      	ldr	r3, [r7, #4]

}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	46020c00 	.word	0x46020c00

08006948 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800694c:	2000      	movs	r0, #0
 800694e:	f7fb f88d 	bl	8001a6c <HAL_ICACHE_ConfigAssociativityMode>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8006958:	f000 f8bf 	bl	8006ada <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800695c:	f7fb f8a6 	bl	8001aac <HAL_ICACHE_Enable>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8006966:	f000 f8b8 	bl	8006ada <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800696a:	bf00      	nop
 800696c:	bd80      	pop	{r7, pc}
	...

08006970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006976:	f7f9 ffd7 	bl	8000928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800697a:	f000 f8a2 	bl	8006ac2 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 800697e:	f000 f843 	bl	8006a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006982:	f7ff ffc7 	bl	8006914 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8006986:	f7ff ff6b 	bl	8006860 <MX_GPDMA1_Init>
  MX_ICACHE_Init();
 800698a:	f7ff ffdd 	bl	8006948 <MX_ICACHE_Init>
  MX_TIM3_Init();
 800698e:	f000 f933 	bl	8006bf8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	vid_init(&video, PAL, 720, 625, 64000, 4990);
 8006992:	f241 337e 	movw	r3, #4990	@ 0x137e
 8006996:	9301      	str	r3, [sp, #4]
 8006998:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	f240 2371 	movw	r3, #625	@ 0x271
 80069a2:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 80069a6:	2100      	movs	r1, #0
 80069a8:	4814      	ldr	r0, [pc, #80]	@ (80069fc <main+0x8c>)
 80069aa:	f000 f9f9 	bl	8006da0 <vid_init>

	HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 80069ae:	2100      	movs	r1, #0
 80069b0:	4813      	ldr	r0, [pc, #76]	@ (8006a00 <main+0x90>)
 80069b2:	f7fe fa1b 	bl	8004dec <HAL_TIM_OC_Start>
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 80069b6:	2000      	movs	r0, #0
 80069b8:	f7f9 fe1c 	bl	80005f4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80069bc:	2101      	movs	r1, #1
 80069be:	2000      	movs	r0, #0
 80069c0:	f7f9 fe54 	bl	800066c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80069c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006a04 <main+0x94>)
 80069c6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80069ca:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80069cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006a04 <main+0x94>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80069d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a04 <main+0x94>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80069d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a04 <main+0x94>)
 80069da:	2200      	movs	r2, #0
 80069dc:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80069de:	4b09      	ldr	r3, [pc, #36]	@ (8006a04 <main+0x94>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80069e4:	4907      	ldr	r1, [pc, #28]	@ (8006a04 <main+0x94>)
 80069e6:	2000      	movs	r0, #0
 80069e8:	f7f9 feda 	bl	80007a0 <BSP_COM_Init>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <main+0x88>
  {
    Error_Handler();
 80069f2:	f000 f872 	bl	8006ada <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80069f6:	bf00      	nop
 80069f8:	bf00      	nop
 80069fa:	e7fd      	b.n	80069f8 <main+0x88>
 80069fc:	20000168 	.word	0x20000168
 8006a00:	2000018c 	.word	0x2000018c
 8006a04:	20000158 	.word	0x20000158

08006a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b09e      	sub	sp, #120	@ 0x78
 8006a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006a0e:	f107 0318 	add.w	r3, r7, #24
 8006a12:	2260      	movs	r2, #96	@ 0x60
 8006a14:	2100      	movs	r1, #0
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 fa0f 	bl	8006e3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006a1c:	463b      	mov	r3, r7
 8006a1e:	2200      	movs	r2, #0
 8006a20:	601a      	str	r2, [r3, #0]
 8006a22:	605a      	str	r2, [r3, #4]
 8006a24:	609a      	str	r2, [r3, #8]
 8006a26:	60da      	str	r2, [r3, #12]
 8006a28:	611a      	str	r2, [r3, #16]
 8006a2a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006a2c:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8006a30:	f7fb f84c 	bl	8001acc <HAL_PWREx_ControlVoltageScaling>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <SystemClock_Config+0x36>
  {
    Error_Handler();
 8006a3a:	f000 f84e 	bl	8006ada <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006a3e:	2310      	movs	r3, #16
 8006a40:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006a42:	2301      	movs	r3, #1
 8006a44:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8006a46:	2310      	movs	r3, #16
 8006a48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006a4e:	2302      	movs	r3, #2
 8006a50:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006a52:	2301      	movs	r3, #1
 8006a54:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8006a56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006a5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 18;
 8006a60:	2312      	movs	r3, #18
 8006a62:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8006a64:	2302      	movs	r3, #2
 8006a66:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8006a68:	2302      	movs	r3, #2
 8006a6a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8006a70:	230c      	movs	r3, #12
 8006a72:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8006a74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a78:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006a7a:	f107 0318 	add.w	r3, r7, #24
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f7fb f900 	bl	8001c84 <HAL_RCC_OscConfig>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d001      	beq.n	8006a8e <SystemClock_Config+0x86>
  {
    Error_Handler();
 8006a8a:	f000 f826 	bl	8006ada <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006a8e:	231f      	movs	r3, #31
 8006a90:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006a92:	2303      	movs	r3, #3
 8006a94:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006a96:	2300      	movs	r3, #0
 8006a98:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006aa6:	463b      	mov	r3, r7
 8006aa8:	2104      	movs	r1, #4
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7fb ffc6 	bl	8002a3c <HAL_RCC_ClockConfig>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8006ab6:	f000 f810 	bl	8006ada <Error_Handler>
  }
}
 8006aba:	bf00      	nop
 8006abc:	3778      	adds	r7, #120	@ 0x78
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8006ac6:	2002      	movs	r0, #2
 8006ac8:	f7fb f88c 	bl	8001be4 <HAL_PWREx_ConfigSupply>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d001      	beq.n	8006ad6 <SystemPower_Config+0x14>
  {
    Error_Handler();
 8006ad2:	f000 f802 	bl	8006ada <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8006ad6:	bf00      	nop
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006ada:	b480      	push	{r7}
 8006adc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006ade:	b672      	cpsid	i
}
 8006ae0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8006ae2:	bf00      	nop
 8006ae4:	e7fd      	b.n	8006ae2 <Error_Handler+0x8>
	...

08006ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8006aee:	4b0a      	ldr	r3, [pc, #40]	@ (8006b18 <HAL_MspInit+0x30>)
 8006af0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006af4:	4a08      	ldr	r2, [pc, #32]	@ (8006b18 <HAL_MspInit+0x30>)
 8006af6:	f043 0304 	orr.w	r3, r3, #4
 8006afa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006afe:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <HAL_MspInit+0x30>)
 8006b00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	607b      	str	r3, [r7, #4]
 8006b0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr
 8006b18:	46020c00 	.word	0x46020c00

08006b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006b20:	bf00      	nop
 8006b22:	e7fd      	b.n	8006b20 <NMI_Handler+0x4>

08006b24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006b24:	b480      	push	{r7}
 8006b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006b28:	bf00      	nop
 8006b2a:	e7fd      	b.n	8006b28 <HardFault_Handler+0x4>

08006b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006b30:	bf00      	nop
 8006b32:	e7fd      	b.n	8006b30 <MemManage_Handler+0x4>

08006b34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006b38:	bf00      	nop
 8006b3a:	e7fd      	b.n	8006b38 <BusFault_Handler+0x4>

08006b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006b40:	bf00      	nop
 8006b42:	e7fd      	b.n	8006b40 <UsageFault_Handler+0x4>

08006b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006b44:	b480      	push	{r7}
 8006b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006b48:	bf00      	nop
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006b52:	b480      	push	{r7}
 8006b54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006b56:	bf00      	nop
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006b60:	b480      	push	{r7}
 8006b62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006b64:	bf00      	nop
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr

08006b6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006b72:	f7f9 ff7f 	bl	8000a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006b76:	bf00      	nop
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8006b7e:	2000      	movs	r0, #0
 8006b80:	f7f9 fdec 	bl	800075c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8006b84:	bf00      	nop
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006b8c:	4b18      	ldr	r3, [pc, #96]	@ (8006bf0 <SystemInit+0x68>)
 8006b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b92:	4a17      	ldr	r2, [pc, #92]	@ (8006bf0 <SystemInit+0x68>)
 8006b94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006b98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8006b9c:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <SystemInit+0x6c>)
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8006ba2:	4b14      	ldr	r3, [pc, #80]	@ (8006bf4 <SystemInit+0x6c>)
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8006ba8:	4b12      	ldr	r3, [pc, #72]	@ (8006bf4 <SystemInit+0x6c>)
 8006baa:	2200      	movs	r2, #0
 8006bac:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8006bae:	4b11      	ldr	r3, [pc, #68]	@ (8006bf4 <SystemInit+0x6c>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8006bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf4 <SystemInit+0x6c>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8006bf4 <SystemInit+0x6c>)
 8006bba:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8006bbe:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8006bc2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf4 <SystemInit+0x6c>)
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8006bca:	4b0a      	ldr	r3, [pc, #40]	@ (8006bf4 <SystemInit+0x6c>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a09      	ldr	r2, [pc, #36]	@ (8006bf4 <SystemInit+0x6c>)
 8006bd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bd4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8006bd6:	4b07      	ldr	r3, [pc, #28]	@ (8006bf4 <SystemInit+0x6c>)
 8006bd8:	2200      	movs	r2, #0
 8006bda:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006bdc:	4b04      	ldr	r3, [pc, #16]	@ (8006bf0 <SystemInit+0x68>)
 8006bde:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8006be2:	609a      	str	r2, [r3, #8]
  #endif
}
 8006be4:	bf00      	nop
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	e000ed00 	.word	0xe000ed00
 8006bf4:	46020c00 	.word	0x46020c00

08006bf8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b08e      	sub	sp, #56	@ 0x38
 8006bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006bfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	605a      	str	r2, [r3, #4]
 8006c08:	609a      	str	r2, [r3, #8]
 8006c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006c0c:	f107 031c 	add.w	r3, r7, #28
 8006c10:	2200      	movs	r2, #0
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	605a      	str	r2, [r3, #4]
 8006c16:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006c18:	463b      	mov	r3, r7
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	601a      	str	r2, [r3, #0]
 8006c1e:	605a      	str	r2, [r3, #4]
 8006c20:	609a      	str	r2, [r3, #8]
 8006c22:	60da      	str	r2, [r3, #12]
 8006c24:	611a      	str	r2, [r3, #16]
 8006c26:	615a      	str	r2, [r3, #20]
 8006c28:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8006ce4 <MX_TIM3_Init+0xec>)
 8006c2e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 14;
 8006c30:	4b2b      	ldr	r3, [pc, #172]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c32:	220e      	movs	r2, #14
 8006c34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c36:	4b2a      	ldr	r3, [pc, #168]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c38:	2200      	movs	r2, #0
 8006c3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 639;
 8006c3c:	4b28      	ldr	r3, [pc, #160]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c3e:	f240 227f 	movw	r2, #639	@ 0x27f
 8006c42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c44:	4b26      	ldr	r3, [pc, #152]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c46:	2200      	movs	r2, #0
 8006c48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c4a:	4b25      	ldr	r3, [pc, #148]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006c50:	4823      	ldr	r0, [pc, #140]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c52:	f7fe f813 	bl	8004c7c <HAL_TIM_Base_Init>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d001      	beq.n	8006c60 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8006c5c:	f7ff ff3d 	bl	8006ada <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006c60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006c66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006c6a:	4619      	mov	r1, r3
 8006c6c:	481c      	ldr	r0, [pc, #112]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c6e:	f7fe fa89 	bl	8005184 <HAL_TIM_ConfigClockSource>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8006c78:	f7ff ff2f 	bl	8006ada <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8006c7c:	4818      	ldr	r0, [pc, #96]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c7e:	f7fe f854 	bl	8004d2a <HAL_TIM_OC_Init>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d001      	beq.n	8006c8c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8006c88:	f7ff ff27 	bl	8006ada <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c90:	2300      	movs	r3, #0
 8006c92:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006c94:	f107 031c 	add.w	r3, r7, #28
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4811      	ldr	r0, [pc, #68]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006c9c:	f7ff f90c 	bl	8005eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8006ca6:	f7ff ff18 	bl	8006ada <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8006caa:	2330      	movs	r3, #48	@ 0x30
 8006cac:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006cba:	463b      	mov	r3, r7
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	4807      	ldr	r0, [pc, #28]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006cc2:	f7fe f9e5 	bl	8005090 <HAL_TIM_OC_ConfigChannel>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d001      	beq.n	8006cd0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8006ccc:	f7ff ff05 	bl	8006ada <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006cd0:	4803      	ldr	r0, [pc, #12]	@ (8006ce0 <MX_TIM3_Init+0xe8>)
 8006cd2:	f000 f82b 	bl	8006d2c <HAL_TIM_MspPostInit>

}
 8006cd6:	bf00      	nop
 8006cd8:	3738      	adds	r7, #56	@ 0x38
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	2000018c 	.word	0x2000018c
 8006ce4:	40000400 	.word	0x40000400

08006ce8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8006d24 <HAL_TIM_Base_MspInit+0x3c>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d10e      	bne.n	8006d18 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8006d28 <HAL_TIM_Base_MspInit+0x40>)
 8006cfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d00:	4a09      	ldr	r2, [pc, #36]	@ (8006d28 <HAL_TIM_Base_MspInit+0x40>)
 8006d02:	f043 0302 	orr.w	r3, r3, #2
 8006d06:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006d0a:	4b07      	ldr	r3, [pc, #28]	@ (8006d28 <HAL_TIM_Base_MspInit+0x40>)
 8006d0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	60fb      	str	r3, [r7, #12]
 8006d16:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006d18:	bf00      	nop
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr
 8006d24:	40000400 	.word	0x40000400
 8006d28:	46020c00 	.word	0x46020c00

08006d2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b088      	sub	sp, #32
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d34:	f107 030c 	add.w	r3, r7, #12
 8006d38:	2200      	movs	r2, #0
 8006d3a:	601a      	str	r2, [r3, #0]
 8006d3c:	605a      	str	r2, [r3, #4]
 8006d3e:	609a      	str	r2, [r3, #8]
 8006d40:	60da      	str	r2, [r3, #12]
 8006d42:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a12      	ldr	r2, [pc, #72]	@ (8006d94 <HAL_TIM_MspPostInit+0x68>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d11e      	bne.n	8006d8c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d4e:	4b12      	ldr	r3, [pc, #72]	@ (8006d98 <HAL_TIM_MspPostInit+0x6c>)
 8006d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d54:	4a10      	ldr	r2, [pc, #64]	@ (8006d98 <HAL_TIM_MspPostInit+0x6c>)
 8006d56:	f043 0301 	orr.w	r3, r3, #1
 8006d5a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d98 <HAL_TIM_MspPostInit+0x6c>)
 8006d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	60bb      	str	r3, [r7, #8]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006d6c:	2340      	movs	r3, #64	@ 0x40
 8006d6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d70:	2302      	movs	r3, #2
 8006d72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d74:	2300      	movs	r3, #0
 8006d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d80:	f107 030c 	add.w	r3, r7, #12
 8006d84:	4619      	mov	r1, r3
 8006d86:	4805      	ldr	r0, [pc, #20]	@ (8006d9c <HAL_TIM_MspPostInit+0x70>)
 8006d88:	f7fa fc98 	bl	80016bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006d8c:	bf00      	nop
 8006d8e:	3720      	adds	r7, #32
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	40000400 	.word	0x40000400
 8006d98:	46020c00 	.word	0x46020c00
 8006d9c:	42020000 	.word	0x42020000

08006da0 <vid_init>:
 */

#include "vid.h"

void vid_init(vid_flow_t *vid, vid_system_t system, uint32_t columns,
		uint32_t lines, uint32_t vsyncPeriod, uint32_t vsyncPulseWidth, uint32_t *regCCR, vid_syncPattern_t *pattern) {
 8006da0:	b480      	push	{r7}
 8006da2:	b085      	sub	sp, #20
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	607a      	str	r2, [r7, #4]
 8006daa:	603b      	str	r3, [r7, #0]
 8006dac:	460b      	mov	r3, r1
 8006dae:	72fb      	strb	r3, [r7, #11]

	vid->columns = columns;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	605a      	str	r2, [r3, #4]
	vid->lines = lines;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	683a      	ldr	r2, [r7, #0]
 8006dba:	609a      	str	r2, [r3, #8]
	vid->system = system;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	7afa      	ldrb	r2, [r7, #11]
 8006dc0:	701a      	strb	r2, [r3, #0]
	vid->vsyncPeriod = vsyncPeriod;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	60da      	str	r2, [r3, #12]
	vid->vsyncPulseWidth = vsyncPulseWidth;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	69fa      	ldr	r2, [r7, #28]
 8006dcc:	611a      	str	r2, [r3, #16]

	vid->regCCR = regCCR;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6a3a      	ldr	r2, [r7, #32]
 8006dd2:	61da      	str	r2, [r3, #28]
	vid->regCNT = 0;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	621a      	str	r2, [r3, #32]



}
 8006dda:	bf00      	nop
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
	...

08006de8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006de8:	480d      	ldr	r0, [pc, #52]	@ (8006e20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006dea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006dec:	f7ff fecc 	bl	8006b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006df0:	480c      	ldr	r0, [pc, #48]	@ (8006e24 <LoopForever+0x6>)
  ldr r1, =_edata
 8006df2:	490d      	ldr	r1, [pc, #52]	@ (8006e28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006df4:	4a0d      	ldr	r2, [pc, #52]	@ (8006e2c <LoopForever+0xe>)
  movs r3, #0
 8006df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006df8:	e002      	b.n	8006e00 <LoopCopyDataInit>

08006dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006dfe:	3304      	adds	r3, #4

08006e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006e04:	d3f9      	bcc.n	8006dfa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006e06:	4a0a      	ldr	r2, [pc, #40]	@ (8006e30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006e08:	4c0a      	ldr	r4, [pc, #40]	@ (8006e34 <LoopForever+0x16>)
  movs r3, #0
 8006e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006e0c:	e001      	b.n	8006e12 <LoopFillZerobss>

08006e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e10:	3204      	adds	r2, #4

08006e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006e14:	d3fb      	bcc.n	8006e0e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006e16:	f000 f819 	bl	8006e4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006e1a:	f7ff fda9 	bl	8006970 <main>

08006e1e <LoopForever>:

LoopForever:
    b LoopForever
 8006e1e:	e7fe      	b.n	8006e1e <LoopForever>
  ldr   r0, =_estack
 8006e20:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8006e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006e28:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8006e2c:	08006fb0 	.word	0x08006fb0
  ldr r2, =_sbss
 8006e30:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8006e34:	200001d8 	.word	0x200001d8

08006e38 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006e38:	e7fe      	b.n	8006e38 <ADC1_IRQHandler>

08006e3a <memset>:
 8006e3a:	4402      	add	r2, r0
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d100      	bne.n	8006e44 <memset+0xa>
 8006e42:	4770      	bx	lr
 8006e44:	f803 1b01 	strb.w	r1, [r3], #1
 8006e48:	e7f9      	b.n	8006e3e <memset+0x4>
	...

08006e4c <__libc_init_array>:
 8006e4c:	b570      	push	{r4, r5, r6, lr}
 8006e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8006e84 <__libc_init_array+0x38>)
 8006e50:	2600      	movs	r6, #0
 8006e52:	4c0d      	ldr	r4, [pc, #52]	@ (8006e88 <__libc_init_array+0x3c>)
 8006e54:	1b64      	subs	r4, r4, r5
 8006e56:	10a4      	asrs	r4, r4, #2
 8006e58:	42a6      	cmp	r6, r4
 8006e5a:	d109      	bne.n	8006e70 <__libc_init_array+0x24>
 8006e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8006e8c <__libc_init_array+0x40>)
 8006e5e:	2600      	movs	r6, #0
 8006e60:	4c0b      	ldr	r4, [pc, #44]	@ (8006e90 <__libc_init_array+0x44>)
 8006e62:	f000 f817 	bl	8006e94 <_init>
 8006e66:	1b64      	subs	r4, r4, r5
 8006e68:	10a4      	asrs	r4, r4, #2
 8006e6a:	42a6      	cmp	r6, r4
 8006e6c:	d105      	bne.n	8006e7a <__libc_init_array+0x2e>
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
 8006e70:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e74:	3601      	adds	r6, #1
 8006e76:	4798      	blx	r3
 8006e78:	e7ee      	b.n	8006e58 <__libc_init_array+0xc>
 8006e7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e7e:	3601      	adds	r6, #1
 8006e80:	4798      	blx	r3
 8006e82:	e7f2      	b.n	8006e6a <__libc_init_array+0x1e>
 8006e84:	08006fa8 	.word	0x08006fa8
 8006e88:	08006fa8 	.word	0x08006fa8
 8006e8c:	08006fa8 	.word	0x08006fa8
 8006e90:	08006fac 	.word	0x08006fac

08006e94 <_init>:
 8006e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e96:	bf00      	nop
 8006e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e9a:	bc08      	pop	{r3}
 8006e9c:	469e      	mov	lr, r3
 8006e9e:	4770      	bx	lr

08006ea0 <_fini>:
 8006ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea2:	bf00      	nop
 8006ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ea6:	bc08      	pop	{r3}
 8006ea8:	469e      	mov	lr, r3
 8006eaa:	4770      	bx	lr
