Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 25 16:30:58 2021
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file audio_design_wrapper_control_sets_placed.rpt
| Design       : audio_design_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   187 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |           18 |
|      5 |            8 |
|      6 |            1 |
|      8 |            5 |
|     10 |            1 |
|     12 |            7 |
|     13 |            3 |
|     14 |            2 |
|    16+ |           24 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             223 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             183 |           65 |
| Yes          | No                    | No                     |             501 |          121 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                            Enable Signal                                                                           |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                           |                1 |              2 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/LEDs_4bits/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                         |                                                                                                                                                           |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrlif/rd_addr[3]_i_1_n_0                                                                                                          |                                                                                                                                                           |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                              |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                       | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                2 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                               |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK2 | audio_design_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                   |                                                                                                                                                           |                2 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | audio_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/tx_sync/p_0_in                                                                                                                |                                                                                                                                                           |                1 |              8 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                  |                                                                                                                                                           |                4 |              8 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                 |                                                                                                                                                           |                4 |              8 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                    | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN_0                                                                                       |                2 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                           |                2 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                           |                5 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                                       |                3 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                           |                5 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1_n_0                                                                          |                4 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                           |                3 |             12 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK2 | audio_design_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                                           |                2 |             13 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                           |                4 |             13 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                           |                2 |             14 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                           |                2 |             14 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                           |                3 |             16 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_AWADDR[5]_0[0]                                                                                                        | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN_0                                                                                       |                3 |             16 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrlif/E[0]                                                                                                                        | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN_0                                                                                       |                3 |             16 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/LEDs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             20 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/SWs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                8 |             20 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/BTNs_4bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                6 |             20 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | audio_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             21 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                           |                8 |             21 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/p_3_in                                                                                                              | audio_design_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                             |                4 |             24 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/data_latched[0]_2                                                                                                   |                                                                                                                                                           |                6 |             24 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                           |                8 |             25 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN_0                                                                                       |               12 |             27 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/bit_sync                                                                                                            | audio_design_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                                          |                5 |             32 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in__0                                                                                            |                                                                                                                                                           |                4 |             32 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/axi_i2s_adi_0/U0/ctrlif/p_0_in0_out                                                                                                                 |                                                                                                                                                           |                4 |             32 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                           |                9 |             34 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                           |                5 |             35 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                           |                7 |             47 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                           |               11 |             47 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                           |               12 |             48 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                           |               11 |             48 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                           |               12 |             48 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 | audio_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                           |                9 |             48 |
|  audio_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    |                                                                                                                                                           |               88 |            224 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


