Release 10.1.02 - xst K.37 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/prakti01_03_lauflicht/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/prakti01_03_lauflicht/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: entity_chaser.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "entity_chaser.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "entity_chaser"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : entity_chaser
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : entity_chaser.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/counter.vhd" in Library work.
Architecture architecture_counter of Entity entity_counter is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/mode_fill_generator.vhd" in Library work.
Entity <entity_fill_generator> compiled.
Entity <entity_fill_generator> (Architecture <architecture_fill_generator>) compiled.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/mode_bitcounter.vhd" in Library work.
Architecture architecture_bitcounter of Entity entity_bitcounter is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/mode_fill.vhd" in Library work.
Architecture architecture_fill of Entity entity_fill is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/dcm.vhd" in Library work.
Architecture architecture_dcm of Entity entity_dcm is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/clock_down.vhd" in Library work.
Architecture architecture_clock_down of Entity entity_clock_down is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/manager.vhd" in Library work.
Architecture architecture_manager of Entity entity_manager is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/led.vhd" in Library work.
Architecture architecture_led of Entity entity_led is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/chaser.vhd" in Library work.
Architecture architecture_chaser of Entity entity_chaser is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <entity_chaser> in library <work> (architecture <architecture_chaser>).

Analyzing hierarchy for entity <entity_dcm> in library <work> (architecture <architecture_dcm>).

Analyzing hierarchy for entity <entity_clock_down> in library <work> (architecture <architecture_clock_down>).

Analyzing hierarchy for entity <entity_manager> in library <work> (architecture <architecture_manager>).

Analyzing hierarchy for entity <entity_led> in library <work> (architecture <architecture_led>).

Analyzing hierarchy for entity <entity_bitcounter> in library <work> (architecture <architecture_bitcounter>).

Analyzing hierarchy for entity <entity_fill> in library <work> (architecture <architecture_fill>).

Analyzing hierarchy for entity <entity_counter> in library <work> (architecture <architecture_counter>).

Analyzing hierarchy for entity <entity_fill_generator> in library <work> (architecture <architecture_fill_generator>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <entity_chaser> in library <work> (Architecture <architecture_chaser>).
WARNING:Xst:753 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/chaser.vhd" line 88: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'entity_dcm'.
WARNING:Xst:753 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/chaser.vhd" line 88: Unconnected output port 'CLK0_OUT' of component 'entity_dcm'.
WARNING:Xst:753 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/chaser.vhd" line 88: Unconnected output port 'LOCKED_OUT' of component 'entity_dcm'.
Entity <entity_chaser> analyzed. Unit <entity_chaser> generated.

Analyzing Entity <entity_dcm> in library <work> (Architecture <architecture_dcm>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <entity_dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <entity_dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <entity_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  5.0000000000000000" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "CLKIN_PERIOD =  8.0000000000000000" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <entity_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <entity_dcm>.
Entity <entity_dcm> analyzed. Unit <entity_dcm> generated.

Analyzing Entity <entity_clock_down> in library <work> (Architecture <architecture_clock_down>).
Entity <entity_clock_down> analyzed. Unit <entity_clock_down> generated.

Analyzing Entity <entity_manager> in library <work> (Architecture <architecture_manager>).
Entity <entity_manager> analyzed. Unit <entity_manager> generated.

Analyzing Entity <entity_bitcounter> in library <work> (Architecture <architecture_bitcounter>).
Entity <entity_bitcounter> analyzed. Unit <entity_bitcounter> generated.

Analyzing Entity <entity_counter> in library <work> (Architecture <architecture_counter>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/counter.vhd" line 17: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cnt_toggle>, <cnt_limit>
Entity <entity_counter> analyzed. Unit <entity_counter> generated.

Analyzing Entity <entity_fill> in library <work> (Architecture <architecture_fill>).
Entity <entity_fill> analyzed. Unit <entity_fill> generated.

Analyzing Entity <entity_fill_generator> in library <work> (Architecture <architecture_fill_generator>).
Entity <entity_fill_generator> analyzed. Unit <entity_fill_generator> generated.

Analyzing Entity <entity_led> in library <work> (Architecture <architecture_led>).
Entity <entity_led> analyzed. Unit <entity_led> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <entity_clock_down>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/clock_down.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$add0000> created at line 30.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 25.
    Found 1-bit register for signal <outsignal>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <entity_clock_down> synthesized.


Synthesizing Unit <entity_led>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/led.vhd".
Unit <entity_led> synthesized.


Synthesizing Unit <entity_counter>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/counter.vhd".
    Found 32-bit register for signal <cnt_out>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$addsub0000> created at line 29.
    Found 32-bit subtractor for signal <counter$addsub0001> created at line 34.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 30.
    Found 32-bit comparator lessequal for signal <counter$cmp_le0000> created at line 35.
    Found 32-bit 4-to-1 multiplexer for signal <counter$mux0002> created at line 28.
    Found 32-bit 4-to-1 multiplexer for signal <counter$mux0004> created at line 28.
    Found 32-bit addsub for signal <counter$share0000> created at line 28.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <entity_counter> synthesized.


Synthesizing Unit <entity_fill_generator>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/mode_fill_generator.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <count_to>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <basis_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit comparator greatequal for signal <basis_0$cmp_ge0000> created at line 26.
    Found 32-bit comparator less for signal <basis_0$cmp_lt0000> created at line 26.
    Found 32-bit comparator not equal for signal <basis_0$cmp_ne0001> created at line 51.
    Found 32-bit comparator greatequal for signal <basis_1$cmp_ge0000> created at line 29.
    Found 32-bit comparator less for signal <basis_1$cmp_lt0000> created at line 29.
    Found 32-bit comparator greatequal for signal <basis_2$cmp_ge0000> created at line 32.
    Found 32-bit comparator less for signal <basis_2$cmp_lt0000> created at line 32.
    Found 32-bit comparator greatequal for signal <basis_3$cmp_ge0000> created at line 35.
    Found 32-bit comparator less for signal <basis_3$cmp_lt0000> created at line 35.
    Found 32-bit comparator greatequal for signal <basis_4$cmp_ge0000> created at line 38.
    Found 32-bit comparator less for signal <basis_4$cmp_lt0000> created at line 38.
    Found 32-bit comparator greatequal for signal <basis_5$cmp_ge0000> created at line 41.
    Found 32-bit comparator less for signal <basis_5$cmp_lt0000> created at line 41.
    Found 32-bit comparator greatequal for signal <basis_6$cmp_ge0000> created at line 44.
    Found 32-bit comparator less for signal <basis_6$cmp_lt0000> created at line 44.
    Found 32-bit comparator greatequal for signal <basis_7$cmp_ge0000> created at line 47.
    Found 32-bit comparator less for signal <basis_7$cmp_lt0000> created at line 47.
    Found 32-bit subtractor for signal <basis_7$sub0000> created at line 53.
    Found 32-bit comparator equal for signal <count_to$cmp_eq0000> created at line 51.
    Found 32-bit 4-to-1 multiplexer for signal <shift$mux0001> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <entity_fill_generator> synthesized.


Synthesizing Unit <entity_dcm>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/dcm.vhd".
Unit <entity_dcm> synthesized.


Synthesizing Unit <entity_bitcounter>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/mode_bitcounter.vhd".
WARNING:Xst:646 - Signal <convert<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <entity_bitcounter> synthesized.


Synthesizing Unit <entity_fill>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/mode_fill.vhd".
Unit <entity_fill> synthesized.


Synthesizing Unit <entity_manager>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/manager.vhd".
WARNING:Xst:1780 - Signal <clock_fill> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock_bitcounter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <entity_manager> synthesized.


Synthesizing Unit <entity_chaser>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/03/files/chaser.vhd".
    Found 1-bit register for signal <chaser_mode_pressed>.
    Found 1-bit register for signal <chaser_speed_down_pressed>.
    Found 1-bit register for signal <chaser_speed_up_pressed>.
    Found 1-bit register for signal <chaser_toggle_pressed>.
    Found 32-bit up counter for signal <mode_current>.
    Found 32-bit adder for signal <mode_current$addsub0000> created at line 173.
    Found 32-bit comparator greater for signal <mode_current$cmp_gt0000> created at line 173.
    Found 32-bit register for signal <speed_current>.
    Found 32-bit adder for signal <speed_current$addsub0000> created at line 142.
    Found 32-bit subtractor for signal <speed_current$addsub0001> created at line 152.
    Found 32-bit comparator greatequal for signal <speed_current$cmp_ge0000> created at line 142.
    Found 32-bit comparator lessequal for signal <speed_current$cmp_le0000> created at line 152.
    Found 32-bit 4-to-1 multiplexer for signal <speed_current$mux0003>.
    Found 1-bit register for signal <toggle_current>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <entity_chaser> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 5
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 75
 1-bit register                                        : 71
 32-bit register                                       : 4
# Latches                                              : 9
 1-bit latch                                           : 8
 32-bit latch                                          : 1
# Comparators                                          : 26
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 8
 32-bit comparator lessequal                           : 3
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3sd1800a.nph' in environment /opt/Xilinx/10.1/ISE.
WARNING:Xst:2677 - Node <cnt_out_8> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_9> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_10> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_11> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_12> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_13> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_14> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_15> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_16> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_17> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_18> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_19> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_20> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_21> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_22> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_23> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_24> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_25> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_26> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_27> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_28> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_29> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_30> of sequential type is unconnected in block <counter_pm>.
WARNING:Xst:2677 - Node <cnt_out_31> of sequential type is unconnected in block <counter_pm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 5
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 199
 Flip-Flops                                            : 199
# Latches                                              : 9
 1-bit latch                                           : 8
 32-bit latch                                          : 1
# Comparators                                          : 26
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 8
 32-bit comparator lessequal                           : 3
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_31> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_30> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_29> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_28> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_27> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_26> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_25> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_24> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_23> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_22> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_21> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_20> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_19> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_18> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_17> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_16> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_15> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_14> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_13> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_12> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_11> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_10> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_9> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2677 - Node <bitcounter_pm/counter_pm/cnt_out_8> of sequential type is unconnected in block <entity_manager>.
WARNING:Xst:2170 - Unit entity_fill_generator : the following signal(s) form a combinatorial loop: shift<0>, Mcompar_count_to_cmp_eq0000_cy<4>, Mcompar_count_to_cmp_eq0000_lut<0>, Mcompar_count_to_cmp_eq0000_cy<6>, Mcompar_count_to_cmp_eq0000_cy<2>, Mcompar_count_to_cmp_eq0000_cy<3>, Mcompar_count_to_cmp_eq0000_cy<11>, Mcompar_count_to_cmp_eq0000_cy<12>, Mcompar_count_to_cmp_eq0000_cy<10>, Mcompar_count_to_cmp_eq0000_cy<9>, Mcompar_count_to_cmp_eq0000_cy<5>, Mcompar_count_to_cmp_eq0000_cy<15>, Mcompar_count_to_cmp_eq0000_cy<8>, val_out<7>, Mcompar_count_to_cmp_eq0000_cy<13>, Mcompar_count_to_cmp_eq0000_cy<1>, Mcompar_count_to_cmp_eq0000_cy<7>, Mcompar_count_to_cmp_eq0000_cy<0>, Mcompar_count_to_cmp_eq0000_cy<14>.

Optimizing unit <entity_chaser> ...
WARNING:Xst:1293 - FF/Latch <speed_current_4> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_3> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_2> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_1> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_0> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_4> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_3> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_2> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_1> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <speed_current_0> has a constant value of 0 in block <entity_chaser>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <entity_clock_down> ...

Optimizing unit <entity_fill_generator> ...

Optimizing unit <entity_manager> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block entity_chaser, actual ratio is 2.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<1> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<2> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<3> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<3> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<4> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<4> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<5> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<6> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<6> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<7> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<7> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_lut<1> driving carry manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_lut<5> driving carry manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : entity_chaser.ngr
Top Level Output File Name         : entity_chaser
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 1865
#      GND                         : 1
#      INV                         : 138
#      LUT1                        : 134
#      LUT2                        : 214
#      LUT2_D                      : 2
#      LUT2_L                      : 12
#      LUT3                        : 93
#      LUT3_L                      : 15
#      LUT4                        : 235
#      MULT_AND                    : 51
#      MUXCY                       : 587
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 373
# FlipFlops/Latches                : 242
#      FDC                         : 73
#      FDCE                        : 48
#      FDCP                        : 64
#      FDE                         : 5
#      FDPE                        : 12
#      LD                          : 8
#      LDC                         : 29
#      LDP                         : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 14
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<1> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<2> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<2> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<3> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<3> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<4> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<4> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<5> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<6> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<6> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_lut<7> driving carry manager_pm/bitcounter_pm/counter_pm/Maddsub_counter_share0000_cy<7> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_lut<1> driving carry manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<1> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_lut<5> driving carry manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<5> can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                      481  out of  16640     2%  
 Number of Slice Flip Flops:            242  out of  33280     0%  
 Number of 4 input LUTs:                843  out of  33280     2%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    519     2%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Clock Signal                                                                                                                             | Clock buffer(FF name)                              | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
dcm_pm/CLKDV_BUF                                                                                                                         | BUFG                                               | 98    |
manager_pm/fill_pm/generator_pm/basis_7_not0001(manager_pm/fill_pm/generator_pm/basis_7_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_7)   | 1     |
manager_pm/fill_pm/generator_pm/basis_6_not0001(manager_pm/fill_pm/generator_pm/basis_6_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_6)   | 1     |
manager_pm/fill_pm/generator_pm/basis_5_not0001(manager_pm/fill_pm/generator_pm/basis_5_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_5)   | 1     |
manager_pm/fill_pm/generator_pm/basis_4_not0001(manager_pm/fill_pm/generator_pm/basis_4_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_4)   | 1     |
manager_pm/fill_pm/generator_pm/basis_3_not0001(manager_pm/fill_pm/generator_pm/basis_3_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_3)   | 1     |
manager_pm/fill_pm/generator_pm/basis_2_not0001(manager_pm/fill_pm/generator_pm/basis_2_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_2)   | 1     |
manager_pm/fill_pm/generator_pm/basis_1_not0001(manager_pm/fill_pm/generator_pm/basis_1_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_1)   | 1     |
manager_pm/fill_pm/generator_pm/basis_0_not0001(manager_pm/fill_pm/generator_pm/basis_0_not00011:O)                                      | NONE(*)(manager_pm/fill_pm/generator_pm/basis_0)   | 1     |
manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1(manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>:O)| BUFG(*)(manager_pm/fill_pm/generator_pm/count_to_0)| 32    |
clock_down_pm/clk_out1                                                                                                                   | BUFG                                               | 104   |
-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Control Signal                                                                                                 | Buffer(FF name)                               | Load  |
---------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
chaser_rst_inv(manager_pm/fill_pm/generator_pm/count_to_0_0_not00001_INV_0:O)                                  | NONE(speed_current_9)                         | 218   |
N0(XST_GND:G)                                                                                                  | NONE(manager_pm/fill_pm/counter_pm/counter_27)| 53    |
manager_pm/bitcounter_pm/counter_pm/counter_0_and0000(manager_pm/bitcounter_pm/counter_pm/counter_0_and00001:O)| NONE(manager_pm/fill_pm/counter_pm/counter_1) | 11    |
manager_pm/bitcounter_pm/counter_pm/counter_0_and0001(manager_pm/bitcounter_pm/counter_pm/counter_0_and00011:O)| NONE(manager_pm/fill_pm/counter_pm/counter_1) | 11    |
---------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.732ns (Maximum Frequency: 59.767MHz)
   Minimum input arrival time before clock: 11.827ns
   Maximum output required time after clock: 17.279ns
   Maximum combinational path delay: 14.352ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_pm/CLKDV_BUF'
  Clock period: 16.732ns (frequency: 59.767MHz)
  Total number of paths / destination ports: 4679909 / 163
-------------------------------------------------------------------------
Delay:               16.732ns (Levels of Logic = 58)
  Source:            speed_current_6 (FF)
  Destination:       speed_current_31 (FF)
  Source Clock:      dcm_pm/CLKDV_BUF rising
  Destination Clock: dcm_pm/CLKDV_BUF rising

  Data Path: speed_current_6 to speed_current_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.591   0.674  speed_current_6 (speed_current_6)
     LUT1:I0->O            1   0.648   0.000  Madd_speed_current_addsub0000_cy<6>_rt (Madd_speed_current_addsub0000_cy<6>_rt)
     MUXCY:S->O            1   0.632   0.000  Madd_speed_current_addsub0000_cy<6> (Madd_speed_current_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<7> (Madd_speed_current_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<8> (Madd_speed_current_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<9> (Madd_speed_current_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<10> (Madd_speed_current_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<11> (Madd_speed_current_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<12> (Madd_speed_current_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<13> (Madd_speed_current_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<14> (Madd_speed_current_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<15> (Madd_speed_current_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<16> (Madd_speed_current_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<17> (Madd_speed_current_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<18> (Madd_speed_current_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<19> (Madd_speed_current_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<20> (Madd_speed_current_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<21> (Madd_speed_current_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<22> (Madd_speed_current_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<23> (Madd_speed_current_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<24> (Madd_speed_current_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<25> (Madd_speed_current_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<26> (Madd_speed_current_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Madd_speed_current_addsub0000_cy<27> (Madd_speed_current_addsub0000_cy<27>)
     XORCY:CI->O           3   0.844   0.534  Madd_speed_current_addsub0000_xor<28> (speed_current_addsub0000<28>)
     LUT4:I3->O            1   0.648   0.000  Mcompar_speed_current_cmp_ge0000_lut<10> (Mcompar_speed_current_cmp_ge0000_lut<10>)
     MUXCY:S->O            2   0.836   0.450  Mcompar_speed_current_cmp_ge0000_cy<10> (Mcompar_speed_current_cmp_ge0000_cy<10>)
     LUT4:I3->O           13   0.648   0.986  Mcompar_speed_current_cmp_ge0000_cy<12>1_1 (Mcompar_speed_current_cmp_ge0000_cy<12>1)
     LUT4:I3->O            1   0.648   0.000  speed_current_mux0001<5>1 (speed_current_mux0001<5>)
     MUXCY:S->O            1   0.632   0.000  Msub_speed_current_addsub0001_cy<5> (Msub_speed_current_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<6> (Msub_speed_current_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<7> (Msub_speed_current_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<8> (Msub_speed_current_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<9> (Msub_speed_current_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<10> (Msub_speed_current_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<11> (Msub_speed_current_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<12> (Msub_speed_current_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<13> (Msub_speed_current_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<14> (Msub_speed_current_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<15> (Msub_speed_current_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<16> (Msub_speed_current_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<17> (Msub_speed_current_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<18> (Msub_speed_current_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<19> (Msub_speed_current_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<20> (Msub_speed_current_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<21> (Msub_speed_current_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<22> (Msub_speed_current_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<23> (Msub_speed_current_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<24> (Msub_speed_current_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<25> (Msub_speed_current_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<26> (Msub_speed_current_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<27> (Msub_speed_current_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<28> (Msub_speed_current_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<29> (Msub_speed_current_addsub0001_cy<29>)
     XORCY:CI->O           2   0.844   0.479  Msub_speed_current_addsub0001_xor<30> (speed_current_addsub0001<30>)
     LUT3:I2->O            1   0.648   0.000  Mcompar_speed_current_cmp_le0000_lut<13> (Mcompar_speed_current_cmp_le0000_lut<13>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_speed_current_cmp_le0000_cy<13> (Mcompar_speed_current_cmp_le0000_cy<13>)
     MUXCY:CI->O          27   0.269   1.264  Mcompar_speed_current_cmp_le0000_cy<14> (speed_current_cmp_le0000)
     LUT4:I3->O            1   0.648   0.000  Mmux_speed_current_mux00038 (speed_current_mux0003<16>)
     FDCE:D                    0.252          speed_current_15
    ----------------------------------------
    Total                     16.732ns (12.345ns logic, 4.387ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1'
  Clock period: 10.084ns (frequency: 99.164MHz)
  Total number of paths / destination ports: 16896 / 32
-------------------------------------------------------------------------
Delay:               10.084ns (Levels of Logic = 35)
  Source:            manager_pm/fill_pm/generator_pm/count_to_0 (LATCH)
  Destination:       manager_pm/fill_pm/generator_pm/count_to_0 (LATCH)
  Source Clock:      manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1 falling
  Destination Clock: manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1 falling

  Data Path: manager_pm/fill_pm/generator_pm/count_to_0 to manager_pm/fill_pm/generator_pm/count_to_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              9   0.728   0.963  manager_pm/fill_pm/generator_pm/count_to_0 (manager_pm/fill_pm/generator_pm/count_to_0)
     LUT1:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<0>_rt (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<0> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<1> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<2> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<3> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<4> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<5> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<6> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<7> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<8> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<9> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<10> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<11> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<12> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<13> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<14> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<15> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<16> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<17> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<18> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<19> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<20> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<21> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<22> (manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_cy<22>)
     XORCY:CI->O           2   0.844   0.590  manager_pm/fill_pm/generator_pm/Msub_basis_7_sub0000_xor<23> (manager_pm/fill_pm/generator_pm/basis_7_sub0000<23>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_lut<0> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<0> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<1> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<2> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<3> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<4> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<5> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<6> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<6>)
     MUXCY:CI->O          48   0.269   1.410  manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001_wg_cy<7> (manager_pm/fill_pm/generator_pm/count_to_cmp_eq0001)
     LUT2:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/count_to_mux0002<9>1 (manager_pm/fill_pm/generator_pm/count_to_mux0002<9>)
     LDC:D                     0.252          manager_pm/fill_pm/generator_pm/count_to_22
    ----------------------------------------
    Total                     10.084ns (7.121ns logic, 2.963ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_down_pm/clk_out1'
  Clock period: 15.393ns (frequency: 64.966MHz)
  Total number of paths / destination ports: 1814208 / 104
-------------------------------------------------------------------------
Delay:               15.393ns (Levels of Logic = 68)
  Source:            manager_pm/fill_pm/counter_pm/counter_0 (FF)
  Destination:       manager_pm/fill_pm/counter_pm/counter_31 (FF)
  Source Clock:      clock_down_pm/clk_out1 rising
  Destination Clock: clock_down_pm/clk_out1 rising

  Data Path: manager_pm/fill_pm/counter_pm/counter_0 to manager_pm/fill_pm/counter_pm/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.591   0.674  manager_pm/fill_pm/counter_pm/counter_0 (manager_pm/fill_pm/counter_pm/counter_0)
     LUT1:I0->O            1   0.648   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<0>_rt (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<0> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<1> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<2> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<3> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<4> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<5> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<6> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<7> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<8> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<9> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<10> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<11> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<12> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<13> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<14> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<15> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<16> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<17> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<18> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<19> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<20> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<21> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<22> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<23> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<24> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<25> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<26> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<27> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<28> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<29> (manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_cy<29>)
     XORCY:CI->O           1   0.844   0.452  manager_pm/fill_pm/counter_pm/Msub_counter_addsub0001_xor<30> (manager_pm/fill_pm/counter_pm/counter_addsub0001<30>)
     LUT3:I2->O            1   0.648   0.000  manager_pm/fill_pm/counter_pm/Mcompar_counter_cmp_le0000_lut<7> (manager_pm/fill_pm/counter_pm/Mcompar_counter_cmp_le0000_lut<7>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/counter_pm/Mcompar_counter_cmp_le0000_cy<7> (manager_pm/fill_pm/counter_pm/Mcompar_counter_cmp_le0000_cy<7>)
     MUXCY:CI->O           5   0.269   0.713  manager_pm/fill_pm/counter_pm/Mcompar_counter_cmp_le0000_cy<8> (manager_pm/fill_pm/counter_pm/counter_cmp_le0000)
     LUT2:I1->O           30   0.643   1.262  manager_pm/fill_pm/counter_pm/Mmux_counter_mux00041011_1 (manager_pm/fill_pm/counter_pm/Mmux_counter_mux00041011)
     MULT_AND:I1->LO       0   0.654   0.000  manager_pm/fill_pm/counter_pm/counter_mux0004<2>_mand (manager_pm/fill_pm/counter_pm/counter_mux0004<2>_mand1)
     MUXCY:DI->O           1   0.787   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<2> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<3> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<4> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<5> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<6> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<7> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<8> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<9> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<10> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<11> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<12> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<13> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<14> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<15> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<16> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<17> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<18> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<19> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<20> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<21> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<22> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<23> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<24> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<25> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<26> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<27> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<28> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<29> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<30> (manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_cy<30>)
     XORCY:CI->O           1   0.844   0.500  manager_pm/fill_pm/counter_pm/Maddsub_counter_share0000_xor<31> (manager_pm/fill_pm/counter_pm/counter_share0000<31>)
     LUT2:I1->O            2   0.643   0.000  manager_pm/fill_pm/counter_pm/Mmux_counter_mux0002251 (manager_pm/fill_pm/counter_pm/counter_mux0002<31>)
     FDCP:D                    0.252          manager_pm/fill_pm/counter_pm/counter_31
    ----------------------------------------
    Total                     15.393ns (11.792ns logic, 3.601ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_pm/CLKDV_BUF'
  Total number of paths / destination ports: 17066 / 96
-------------------------------------------------------------------------
Offset:              11.827ns (Levels of Logic = 33)
  Source:            chaser_speed_down (PAD)
  Destination:       speed_current_31 (FF)
  Destination Clock: dcm_pm/CLKDV_BUF rising

  Data Path: chaser_speed_down to speed_current_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.849   1.405  chaser_speed_down_IBUF (chaser_speed_down_IBUF)
     LUT2:I0->O           15   0.648   1.049  Mmux_speed_current_mux000320111 (N2)
     LUT4:I2->O            1   0.648   0.000  speed_current_mux0001<5>1 (speed_current_mux0001<5>)
     MUXCY:S->O            1   0.632   0.000  Msub_speed_current_addsub0001_cy<5> (Msub_speed_current_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<6> (Msub_speed_current_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<7> (Msub_speed_current_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<8> (Msub_speed_current_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<9> (Msub_speed_current_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<10> (Msub_speed_current_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<11> (Msub_speed_current_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<12> (Msub_speed_current_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<13> (Msub_speed_current_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<14> (Msub_speed_current_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<15> (Msub_speed_current_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<16> (Msub_speed_current_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<17> (Msub_speed_current_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<18> (Msub_speed_current_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<19> (Msub_speed_current_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<20> (Msub_speed_current_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<21> (Msub_speed_current_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<22> (Msub_speed_current_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<23> (Msub_speed_current_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<24> (Msub_speed_current_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<25> (Msub_speed_current_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<26> (Msub_speed_current_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<27> (Msub_speed_current_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<28> (Msub_speed_current_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Msub_speed_current_addsub0001_cy<29> (Msub_speed_current_addsub0001_cy<29>)
     XORCY:CI->O           2   0.844   0.479  Msub_speed_current_addsub0001_xor<30> (speed_current_addsub0001<30>)
     LUT3:I2->O            1   0.648   0.000  Mcompar_speed_current_cmp_le0000_lut<13> (Mcompar_speed_current_cmp_le0000_lut<13>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_speed_current_cmp_le0000_cy<13> (Mcompar_speed_current_cmp_le0000_cy<13>)
     MUXCY:CI->O          27   0.269   1.264  Mcompar_speed_current_cmp_le0000_cy<14> (speed_current_cmp_le0000)
     LUT4:I3->O            1   0.648   0.000  Mmux_speed_current_mux00038 (speed_current_mux0003<16>)
     FDCE:D                    0.252          speed_current_15
    ----------------------------------------
    Total                     11.827ns (7.630ns logic, 4.197ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_7_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_7 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_7_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_7_mux00041 (manager_pm/fill_pm/generator_pm/basis_7_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_7
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_6_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_6 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_6_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_6_mux00041 (manager_pm/fill_pm/generator_pm/basis_6_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_6
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_5_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_5 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_5_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_5_mux00041 (manager_pm/fill_pm/generator_pm/basis_5_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_5
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_4_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_4 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_4_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_4_mux00041 (manager_pm/fill_pm/generator_pm/basis_4_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_4
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_3_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_3 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_3_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_3_mux00041 (manager_pm/fill_pm/generator_pm/basis_3_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_3
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_2_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_2 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_2_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_2_mux00041 (manager_pm/fill_pm/generator_pm/basis_2_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_2
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_1_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_1 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_1_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_1_mux00041 (manager_pm/fill_pm/generator_pm/basis_1_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_1
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'manager_pm/fill_pm/generator_pm/basis_0_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.928ns (Levels of Logic = 20)
  Source:            chaser_rst (PAD)
  Destination:       manager_pm/fill_pm/generator_pm/basis_0 (LATCH)
  Destination Clock: manager_pm/fill_pm/generator_pm/basis_0_not0001 falling

  Data Path: chaser_rst to manager_pm/fill_pm/generator_pm/basis_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.105  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/basis_0_mux00041 (manager_pm/fill_pm/generator_pm/basis_0_mux0004)
     LD:D                      0.252          manager_pm/fill_pm/generator_pm/basis_0
    ----------------------------------------
    Total                      7.928ns (4.856ns logic, 3.072ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_pm/CLKDV_BUF'
  Total number of paths / destination ports: 473 / 8
-------------------------------------------------------------------------
Offset:              10.228ns (Levels of Logic = 12)
  Source:            mode_current_23 (FF)
  Destination:       chaser_led1 (PAD)
  Source Clock:      dcm_pm/CLKDV_BUF rising

  Data Path: mode_current_23 to chaser_led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.674  mode_current_23 (mode_current_23)
     LUT3:I0->O            1   0.648   0.000  manager_pm/man_led_and0000_wg_lut<0> (manager_pm/man_led_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/man_led_and0000_wg_cy<0> (manager_pm/man_led_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/man_led_and0000_wg_cy<1> (manager_pm/man_led_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/man_led_and0000_wg_cy<2> (manager_pm/man_led_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/man_led_and0000_wg_cy<3> (manager_pm/man_led_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/man_led_and0000_wg_cy<4> (manager_pm/man_led_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/man_led_and0000_wg_cy<5> (manager_pm/man_led_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/man_led_and0000_wg_cy<6> (manager_pm/man_led_and0000_wg_cy<6>)
     MUXCY:CI->O          15   0.269   1.160  manager_pm/man_led_and0000_wg_cy<7> (manager_pm/man_led_and0000)
     LUT4:I0->O            1   0.648   0.000  manager_pm/man_led<7>1 (manager_pm/man_led<7>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<7>_f5 (chaser_led7_OBUF)
     OBUF:I->O                 4.520          chaser_led7_OBUF (chaser_led7)
    ----------------------------------------
    Total                     10.228ns (7.974ns logic, 2.254ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_0_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.979ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_0 (LATCH)
  Destination:       chaser_led0 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_0_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_0 to chaser_led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.563  manager_pm/fill_pm/generator_pm/basis_0 (manager_pm/fill_pm/generator_pm/basis_0)
     LUT4:I0->O            1   0.648   0.452  manager_pm/man_led<0>_SW0 (N35)
     LUT4:I2->O            1   0.648   0.420  manager_pm/man_led<0> (chaser_led0_OBUF)
     OBUF:I->O                 4.520          chaser_led0_OBUF (chaser_led0)
    ----------------------------------------
    Total                      7.979ns (6.544ns logic, 1.435ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_down_pm/clk_out1'
  Total number of paths / destination ports: 257 / 8
-------------------------------------------------------------------------
Offset:              10.789ns (Levels of Logic = 13)
  Source:            manager_pm/fill_pm/counter_pm/cnt_out_3 (FF)
  Destination:       chaser_led0 (PAD)
  Source Clock:      clock_down_pm/clk_out1 rising

  Data Path: manager_pm/fill_pm/counter_pm/cnt_out_3 to chaser_led0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.900  manager_pm/fill_pm/counter_pm/cnt_out_3 (manager_pm/fill_pm/counter_pm/cnt_out_3)
     LUT1:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<0>_4_rt (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<0>_4_rt)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<0>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<0>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<1>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<1>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<2>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<2>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<3>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<3>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<4>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<4>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<5>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<5>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<6>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<6>5)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<7>_4 (manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<7>5)
     MUXCY:CI->O           3   0.269   0.611  manager_pm/fill_pm/generator_pm/Mcompar_basis_6_cmp_ge0000_cy<8>_4 (manager_pm/fill_pm/generator_pm/basis_0_cmp_ge0000)
     LUT4:I1->O            1   0.643   0.452  manager_pm/man_led<0>_SW0 (N35)
     LUT4:I2->O            1   0.648   0.420  manager_pm/man_led<0> (chaser_led0_OBUF)
     OBUF:I->O                 4.520          chaser_led0_OBUF (chaser_led0)
    ----------------------------------------
    Total                     10.789ns (8.406ns logic, 2.383ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1'
  Total number of paths / destination ports: 11648 / 8
-------------------------------------------------------------------------
Offset:              17.279ns (Levels of Logic = 31)
  Source:            manager_pm/fill_pm/generator_pm/count_to_24 (LATCH)
  Destination:       chaser_led1 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1 falling

  Data Path: manager_pm/fill_pm/generator_pm/count_to_24 to chaser_led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.728   0.590  manager_pm/fill_pm/generator_pm/count_to_24 (manager_pm/fill_pm/generator_pm/count_to_24)
     LUT3:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_lut<0> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<0> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<1> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<2> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<3> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<4> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<5> (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<5>)
     MUXCY:CI->O           8   0.269   0.789  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321_wg_cy<6> (manager_pm/fill_pm/generator_pm/N11)
     LUT4:I2->O            4   0.648   0.619  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq003251 (manager_pm/fill_pm/generator_pm/N24)
     LUT3:I2->O            1   0.648   0.500  manager_pm/fill_pm/generator_pm/mux0000_cmp_eq00321 (manager_pm/fill_pm/generator_pm/mux0000_cmp_eq0032)
     LUT4:I1->O            1   0.643   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.134  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT3:I2->O            7   0.648   0.788  manager_pm/fill_pm/generator_pm/val_out<1>21 (manager_pm/fill_pm/generator_pm/N4)
     LUT4:I1->O            1   0.643   0.000  manager_pm/man_led<7>1 (manager_pm/man_led<7>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<7>_f5 (chaser_led7_OBUF)
     OBUF:I->O                 4.520          chaser_led7_OBUF (chaser_led7)
    ----------------------------------------
    Total                     17.279ns (12.439ns logic, 4.840ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_1_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_1 (LATCH)
  Destination:       chaser_led1 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_1_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_1 to chaser_led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_1 (manager_pm/fill_pm/generator_pm/basis_1)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<1>1 (manager_pm/man_led<1>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<1>_f5 (chaser_led1_OBUF)
     OBUF:I->O                 4.520          chaser_led1_OBUF (chaser_led1)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_2_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_2 (LATCH)
  Destination:       chaser_led2 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_2_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_2 to chaser_led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_2 (manager_pm/fill_pm/generator_pm/basis_2)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<2>1 (manager_pm/man_led<2>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<2>_f5 (chaser_led2_OBUF)
     OBUF:I->O                 4.520          chaser_led2_OBUF (chaser_led2)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_3_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_3 (LATCH)
  Destination:       chaser_led3 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_3_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_3 to chaser_led3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_3 (manager_pm/fill_pm/generator_pm/basis_3)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<3>1 (manager_pm/man_led<3>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<3>_f5 (chaser_led3_OBUF)
     OBUF:I->O                 4.520          chaser_led3_OBUF (chaser_led3)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_4_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_4 (LATCH)
  Destination:       chaser_led4 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_4_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_4 to chaser_led4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_4 (manager_pm/fill_pm/generator_pm/basis_4)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<4>1 (manager_pm/man_led<4>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<4>_f5 (chaser_led4_OBUF)
     OBUF:I->O                 4.520          chaser_led4_OBUF (chaser_led4)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_5_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_5 (LATCH)
  Destination:       chaser_led5 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_5_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_5 to chaser_led5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_5 (manager_pm/fill_pm/generator_pm/basis_5)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<5>1 (manager_pm/man_led<5>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<5>_f5 (chaser_led5_OBUF)
     OBUF:I->O                 4.520          chaser_led5_OBUF (chaser_led5)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_6_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_6 (LATCH)
  Destination:       chaser_led6 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_6_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_6 to chaser_led6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_6 (manager_pm/fill_pm/generator_pm/basis_6)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<6>1 (manager_pm/man_led<6>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<6>_f5 (chaser_led6_OBUF)
     OBUF:I->O                 4.520          chaser_led6_OBUF (chaser_led6)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'manager_pm/fill_pm/generator_pm/basis_7_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 3)
  Source:            manager_pm/fill_pm/generator_pm/basis_7 (LATCH)
  Destination:       chaser_led7 (PAD)
  Source Clock:      manager_pm/fill_pm/generator_pm/basis_7_not0001 falling

  Data Path: manager_pm/fill_pm/generator_pm/basis_7 to chaser_led7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  manager_pm/fill_pm/generator_pm/basis_7 (manager_pm/fill_pm/generator_pm/basis_7)
     LUT4:I3->O            1   0.648   0.000  manager_pm/man_led<7>1 (manager_pm/man_led<7>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<7>_f5 (chaser_led7_OBUF)
     OBUF:I->O                 4.520          chaser_led7_OBUF (chaser_led7)
    ----------------------------------------
    Total                      7.015ns (6.172ns logic, 0.843ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               14.352ns (Levels of Logic = 23)
  Source:            chaser_rst (PAD)
  Destination:       chaser_led1 (PAD)

  Data Path: chaser_rst to chaser_led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.849   1.404  chaser_rst_IBUF (chaser_rst_IBUF)
     LUT2:I0->O            1   0.648   0.563  manager_pm/fill_pm/generator_pm/Mmux_shift_mux00011101 (manager_pm/fill_pm/generator_pm/shift<0>)
     LUT4:I0->O            1   0.648   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<14>)
     MUXCY:CI->O          20   0.269   1.134  manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15> (manager_pm/fill_pm/generator_pm/Mcompar_count_to_cmp_eq0000_cy<15>1)
     LUT3:I2->O            7   0.648   0.788  manager_pm/fill_pm/generator_pm/val_out<1>21 (manager_pm/fill_pm/generator_pm/N4)
     LUT4:I1->O            1   0.643   0.000  manager_pm/man_led<7>1 (manager_pm/man_led<7>)
     MUXF5:I1->O           1   0.276   0.420  manager_pm/man_led<7>_f5 (chaser_led7_OBUF)
     OBUF:I->O                 4.520          chaser_led7_OBUF (chaser_led7)
    ----------------------------------------
    Total                     14.352ns (10.043ns logic, 4.309ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 23.80 secs
 
--> 


Total memory usage is 216720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :   10 (   0 filtered)

