Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 22:31:52 2018
| Host         : DESKTOP-AUP50F2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: HOUR_1_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HOUR_1_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HOUR_1_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HOUR_1_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: HOUR_2_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HOUR_2_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINUTE_1_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MINUTE_1_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MINUTE_1_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MINUTE_1_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: MINUTE_2_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MINUTE_2_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MINUTE_2_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: RESET_reg/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: SEMITONE_DOWN_reg/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: SEMITONE_UP_reg/C (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: clock_unit1/new_clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_unit2/new_clk_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clock_unit3/new_clk_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clock_unit4/new_clk_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clock_unit5/new_clk_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_unit6/new_clk_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_unit7/new_clk_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clock_unit8/new_clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_unit9/new_clk_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: p_down1/clk_10k_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 592 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.478        0.000                      0                  798        0.089        0.000                      0                  798        4.500        0.000                       0                   461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.478        0.000                      0                  750        0.089        0.000                      0                  750        4.500        0.000                       0                   461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.612        0.000                      0                   48        0.319        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.312ns (27.230%)  route 3.506ns (72.770%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          2.226     7.813    note_f/SEMITONE_DOWN
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  note_f/count0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.937    note_f/count0_carry_i_4__3_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.450 r  note_f/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    note_f/count0_carry_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.607 r  note_f/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.280     9.887    note_f/clear
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.437    14.778    note_f/CLK_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.637    14.366    note_f/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.312ns (27.230%)  route 3.506ns (72.770%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          2.226     7.813    note_f/SEMITONE_DOWN
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  note_f/count0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.937    note_f/count0_carry_i_4__3_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.450 r  note_f/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    note_f/count0_carry_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.607 r  note_f/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.280     9.887    note_f/clear
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.437    14.778    note_f/CLK_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.637    14.366    note_f/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.312ns (27.230%)  route 3.506ns (72.770%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          2.226     7.813    note_f/SEMITONE_DOWN
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  note_f/count0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.937    note_f/count0_carry_i_4__3_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.450 r  note_f/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    note_f/count0_carry_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.607 r  note_f/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.280     9.887    note_f/clear
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.437    14.778    note_f/CLK_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.637    14.366    note_f/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.312ns (27.230%)  route 3.506ns (72.770%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          2.226     7.813    note_f/SEMITONE_DOWN
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  note_f/count0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.937    note_f/count0_carry_i_4__3_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.450 r  note_f/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    note_f/count0_carry_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.607 r  note_f/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.280     9.887    note_f/clear
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.437    14.778    note_f/CLK_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  note_f/count_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.637    14.366    note_f/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.331ns (27.935%)  route 3.434ns (72.065%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          1.917     7.504    note_a/SEMITONE_DOWN
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  note_a/count0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.628    note_a/count0_carry_i_4__5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.160 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.160    note_a/count0_carry_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.317 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.517     9.834    note_a/clear
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.440    14.781    note_a/CLK_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDRE (Setup_fdre_C_R)       -0.634    14.372    note_a/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.331ns (27.935%)  route 3.434ns (72.065%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          1.917     7.504    note_a/SEMITONE_DOWN
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  note_a/count0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.628    note_a/count0_carry_i_4__5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.160 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.160    note_a/count0_carry_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.317 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.517     9.834    note_a/clear
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.440    14.781    note_a/CLK_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDRE (Setup_fdre_C_R)       -0.634    14.372    note_a/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.331ns (27.935%)  route 3.434ns (72.065%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          1.917     7.504    note_a/SEMITONE_DOWN
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  note_a/count0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.628    note_a/count0_carry_i_4__5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.160 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.160    note_a/count0_carry_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.317 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.517     9.834    note_a/clear
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.440    14.781    note_a/CLK_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDRE (Setup_fdre_C_R)       -0.634    14.372    note_a/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.331ns (27.935%)  route 3.434ns (72.065%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          1.917     7.504    note_a/SEMITONE_DOWN
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  note_a/count0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     7.628    note_a/count0_carry_i_4__5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.160 r  note_a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.160    note_a/count0_carry_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.317 r  note_a/count0_carry__0/CO[1]
                         net (fo=18, routed)          1.517     9.834    note_a/clear
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.440    14.781    note_a/CLK_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  note_a/count_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDRE (Setup_fdre_C_R)       -0.634    14.372    note_a/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.312ns (28.977%)  route 3.216ns (71.023%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          2.226     7.813    note_f/SEMITONE_DOWN
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  note_f/count0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.937    note_f/count0_carry_i_4__3_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.450 r  note_f/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    note_f/count0_carry_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.607 r  note_f/count0_carry__0/CO[1]
                         net (fo=18, routed)          0.990     9.597    note_f/clear
    SLICE_X45Y29         FDRE                                         r  note_f/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.437    14.778    note_f/CLK_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  note_f/count_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y29         FDRE (Setup_fdre_C_R)       -0.637    14.366    note_f/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 SEMITONE_DOWN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.312ns (28.977%)  route 3.216ns (71.023%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  SEMITONE_DOWN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SEMITONE_DOWN_reg/Q
                         net (fo=39, routed)          2.226     7.813    note_f/SEMITONE_DOWN
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.937 r  note_f/count0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.937    note_f/count0_carry_i_4__3_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.450 r  note_f/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    note_f/count0_carry_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.607 r  note_f/count0_carry__0/CO[1]
                         net (fo=18, routed)          0.990     9.597    note_f/clear
    SLICE_X45Y29         FDRE                                         r  note_f/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.437    14.778    note_f/CLK_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  note_f/count_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y29         FDRE (Setup_fdre_C_R)       -0.637    14.366    note_f/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clock_unit3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit3/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.678%)  route 0.269ns (56.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.567     1.450    clock_unit3/CLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_unit3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clock_unit3/count_reg[0]/Q
                         net (fo=10, routed)          0.269     1.884    clock_unit3/count_reg_n_0_[0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.929 r  clock_unit3/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.929    clock_unit3/count[5]_i_1__0_n_0
    SLICE_X50Y50         FDRE                                         r  clock_unit3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.835     1.963    clock_unit3/CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clock_unit3/count_reg[5]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     1.840    clock_unit3/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_unit6/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit6/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.555     1.438    clock_unit6/CLK_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  clock_unit6/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  clock_unit6/count_reg[11]/Q
                         net (fo=4, routed)           0.092     1.671    clock_unit6/count_reg_n_0_[11]
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.716 r  clock_unit6/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.716    clock_unit6/count[0]_i_1__3_n_0
    SLICE_X40Y30         FDRE                                         r  clock_unit6/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.823     1.950    clock_unit6/CLK_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  clock_unit6/count_reg[0]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.091     1.542    clock_unit6/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clock_unit5/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit5/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.563     1.446    clock_unit5/CLK_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  clock_unit5/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_unit5/count_reg[3]/Q
                         net (fo=6, routed)           0.098     1.685    clock_unit5/count[3]
    SLICE_X49Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.730 r  clock_unit5/new_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    clock_unit5/new_clk_i_1__0_n_0
    SLICE_X49Y37         FDRE                                         r  clock_unit5/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.832     1.959    clock_unit5/CLK_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  clock_unit5/new_clk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)         0.091     1.550    clock_unit5/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 STOP_ALARM_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_setting/alarm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.246%)  route 0.163ns (46.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  STOP_ALARM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  STOP_ALARM_reg/Q
                         net (fo=1, routed)           0.163     1.737    alarm_unit/alarm_setting/STOP_ALARM
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  alarm_unit/alarm_setting/alarm_i_1/O
                         net (fo=1, routed)           0.000     1.782    alarm_unit/alarm_setting/alarm_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  alarm_unit/alarm_setting/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.817     1.944    alarm_unit/alarm_setting/CLK_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  alarm_unit/alarm_setting/alarm_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.120     1.586    alarm_unit/alarm_setting/alarm_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clock_unit3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit3/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.123%)  route 0.403ns (65.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.567     1.450    clock_unit3/CLK_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  clock_unit3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clock_unit3/count_reg[0]/Q
                         net (fo=10, routed)          0.403     2.018    clock_unit3/count_reg_n_0_[0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.063 r  clock_unit3/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.063    clock_unit3/count[2]_i_1__0_n_0
    SLICE_X50Y50         FDRE                                         r  clock_unit3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.835     1.963    clock_unit3/CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clock_unit3/count_reg[2]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     1.840    clock_unit3/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 siren/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            siren/counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    siren/CLK_IBUF_BUFG
    SLICE_X48Y25         FDSE                                         r  siren/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  siren/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     1.654    siren/counter[5]
    SLICE_X48Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.778 r  siren/counter0_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.778    siren/data1[6]
    SLICE_X48Y25         FDSE                                         r  siren/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.820     1.947    siren/CLK_IBUF_BUFG
    SLICE_X48Y25         FDSE                                         r  siren/counter_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X48Y25         FDSE (Hold_fdse_C_D)         0.105     1.541    siren/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 note_a/new_clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_a/new_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.556     1.439    note_a/CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  note_a/new_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  note_a/new_clk_reg[8]/Q
                         net (fo=2, routed)           0.149     1.752    note_a/Q[8]
    SLICE_X50Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.797 r  note_a/new_clk[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.797    note_a/p_0_in[8]
    SLICE_X50Y28         FDRE                                         r  note_a/new_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.825     1.952    note_a/CLK_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  note_a/new_clk_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     1.560    note_a/new_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 note_c/new_clk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_c/new_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    note_c/CLK_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  note_c/new_clk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  note_c/new_clk_reg[9]/Q
                         net (fo=2, routed)           0.149     1.749    note_c/Q[9]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.794 r  note_c/new_clk[9]_i_1/O
                         net (fo=1, routed)           0.000     1.794    note_c/p_0_in[9]
    SLICE_X42Y28         FDRE                                         r  note_c/new_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.821     1.948    note_c/CLK_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  note_c/new_clk_reg[9]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.557    note_c/new_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 note_f/new_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_f/new_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.560     1.443    note_f/CLK_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  note_f/new_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  note_f/new_clk_reg[0]/Q
                         net (fo=2, routed)           0.149     1.756    note_f/f[0]
    SLICE_X50Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.801 r  note_f/new_clk[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.801    note_f/p_0_in[0]
    SLICE_X50Y32         FDRE                                         r  note_f/new_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.829     1.956    note_f/CLK_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  note_f/new_clk_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.121     1.564    note_f/new_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock_unit4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit4/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.560     1.443    clock_unit4/CLK_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  clock_unit4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clock_unit4/count_reg[9]/Q
                         net (fo=3, routed)           0.135     1.742    clock_unit4/count_reg_n_0_[9]
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  clock_unit4/new_clk_i_1__3/O
                         net (fo=1, routed)           0.000     1.787    clock_unit4/new_clk_i_1__3_n_0
    SLICE_X39Y36         FDRE                                         r  clock_unit4/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.827     1.954    clock_unit4/CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  clock_unit4/new_clk_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.091     1.548    clock_unit4/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   HOUR_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   HOUR_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   HOUR_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   HOUR_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y30   HOUR_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   HOUR_2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   MINUTE_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26   MINUTE_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25   MINUTE_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clock_unit1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clock_unit1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clock_unit1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clock_unit1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clock_unit1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clock_unit1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clock_unit1/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clock_unit1/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   clock_unit1/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   clock_unit1/new_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   HOUR_1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   HOUR_1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   OCTAVE_HIGHER_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   SEMITONE_DOWN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   note_f/new_clk_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   note_f/new_clk_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   SEMITONE_UP_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   SWITCH_A_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y26   SWITCH_B_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   SWITCH_C_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[17]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[20]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[22]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[23]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.456ns (15.610%)  route 2.465ns (84.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.465     7.993    clock_unit8/AR[0]
    SLICE_X32Y45         FDCE                                         f  clock_unit8/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  clock_unit8/count_reg[24]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.456ns (16.386%)  route 2.327ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.327     7.855    clock_unit8/AR[0]
    SLICE_X32Y44         FDCE                                         f  clock_unit8/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  clock_unit8/count_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit8/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.456ns (16.386%)  route 2.327ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  RESET_reg/Q
                         net (fo=92, routed)          2.327     7.855    clock_unit8/AR[0]
    SLICE_X32Y44         FDCE                                         f  clock_unit8/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.445    14.786    clock_unit8/CLK_IBUF_BUFG
    SLICE_X32Y44         FDCE                                         r  clock_unit8/count_reg[21]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    clock_unit8/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  6.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.348     1.925    alarm_unit/alarm_display/RESET
    SLICE_X40Y22         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.820     1.947    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    alarm_unit/alarm_display/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.348     1.925    alarm_unit/alarm_display/RESET
    SLICE_X40Y22         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.820     1.947    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    alarm_unit/alarm_display/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.348     1.925    alarm_unit/alarm_display/RESET
    SLICE_X40Y22         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.820     1.947    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    alarm_unit/alarm_display/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.348     1.925    alarm_unit/alarm_display/RESET
    SLICE_X40Y22         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.820     1.947    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    alarm_unit/alarm_display/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.589%)  route 0.432ns (75.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.432     2.010    alarm_unit/alarm_display/RESET
    SLICE_X40Y24         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.817     1.944    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[10]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    alarm_unit/alarm_display/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.589%)  route 0.432ns (75.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.432     2.010    alarm_unit/alarm_display/RESET
    SLICE_X40Y24         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.817     1.944    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[11]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    alarm_unit/alarm_display/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.589%)  route 0.432ns (75.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.432     2.010    alarm_unit/alarm_display/RESET
    SLICE_X40Y24         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.817     1.944    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[8]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    alarm_unit/alarm_display/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.589%)  route 0.432ns (75.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.432     2.010    alarm_unit/alarm_display/RESET
    SLICE_X40Y24         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.817     1.944    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y24         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[9]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.603    alarm_unit/alarm_display/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.214%)  route 0.494ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.494     2.071    alarm_unit/alarm_display/RESET
    SLICE_X40Y23         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.818     1.945    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.604    alarm_unit/alarm_display/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_unit/alarm_display/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.214%)  route 0.494ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  RESET_reg/Q
                         net (fo=92, routed)          0.494     2.071    alarm_unit/alarm_display/RESET
    SLICE_X40Y23         FDCE                                         f  alarm_unit/alarm_display/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.818     1.945    alarm_unit/alarm_display/CLK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  alarm_unit/alarm_display/refresh_counter_reg[5]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.604    alarm_unit/alarm_display/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.467    





