/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[125] | in_data[107]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[112]);
  assign celloutsig_1_4z = ~(in_data[143] | celloutsig_1_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_6z = celloutsig_0_4z[10:4] + in_data[79:73];
  assign celloutsig_1_1z = { in_data[125:117], celloutsig_1_0z } + in_data[191:182];
  assign celloutsig_1_5z = { celloutsig_1_1z[5:1], celloutsig_1_1z, celloutsig_1_2z } + { celloutsig_1_1z[6:2], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[11:2], celloutsig_1_0z } + { in_data[140:139], celloutsig_1_1z[9:1] };
  assign celloutsig_1_8z = in_data[189:178] + { celloutsig_1_7z[9:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_8z[9:6], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z } + { celloutsig_1_7z[6:1], celloutsig_1_9z };
  assign celloutsig_0_3z = in_data[41:31] || { celloutsig_0_0z[6], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[83:72] || { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:2] || celloutsig_0_0z[8:3];
  assign celloutsig_1_9z = { celloutsig_1_7z[10:6], celloutsig_1_0z } || celloutsig_1_8z[7:2];
  assign celloutsig_1_13z = celloutsig_1_11z[2:0] || { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_12z[6:0], celloutsig_1_0z } || { celloutsig_1_12z[6:0], celloutsig_1_9z };
  assign celloutsig_0_4z = { celloutsig_0_0z[7:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, in_data[84:75], celloutsig_0_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[2], celloutsig_1_1z[9:1], celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_7z[3:0] % { 1'h1, celloutsig_1_11z[2:0] };
  assign celloutsig_1_18z = celloutsig_1_11z[4:1] % { 1'h1, celloutsig_1_17z[1:0], celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_0z[3] ? { celloutsig_0_6z[4:3], celloutsig_0_6z, celloutsig_0_4z } : in_data[82:62];
  assign celloutsig_1_12z = celloutsig_1_4z ? celloutsig_1_6z[7:0] : in_data[116:109];
  assign celloutsig_1_16z = celloutsig_1_9z ? celloutsig_1_6z[3:0] : { celloutsig_1_11z[2], celloutsig_1_15z, celloutsig_1_13z, 1'h0 };
  assign celloutsig_1_19z = celloutsig_1_4z ? { celloutsig_1_1z[7:1], celloutsig_1_0z } : { celloutsig_1_10z[3:2], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[37:36], celloutsig_0_3z, celloutsig_0_5z } >> { celloutsig_0_4z[4:2], celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[162], celloutsig_1_7z } >> { celloutsig_1_6z[9:8], celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[55:47];
  assign { out_data[131:128], out_data[103:96], out_data[35:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
