{
  "module_name": "clk-mt8167-apmixedsys.c",
  "hash_id": "c24d4e835dc834c7e45ac55298e047e5483e765b0b1b4af22c2ee1ee9d5f6e65",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8167-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mt8167-clk.h>\n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-pll.h\"\n#include \"clk-mtk.h\"\n\nstatic DEFINE_SPINLOCK(mt8167_apmixed_clk_lock);\n\n#define MT8167_PLL_FMAX\t\t(2500UL * MHZ)\n\n#define CON0_MT8167_RST_BAR\tBIT(27)\n\n#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _pcw_reg,\t\\\n\t\t\t_pcw_shift, _div_table) {\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = CON0_MT8167_RST_BAR,\t\t\t\\\n\t\t.fmax = MT8167_PLL_FMAX,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.div_table = _div_table,\t\t\t\t\\\n\t}\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _pcw_reg,\t\\\n\t\t\t_pcw_shift)\t\t\t\t\t\\\n\t\tPLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift, \\\n\t\t\tNULL)\n\nstatic const struct mtk_pll_div_table mmpll_div_table[] = {\n\t{ .div = 0, .freq = MT8167_PLL_FMAX },\n\t{ .div = 1, .freq = 1000000000 },\n\t{ .div = 2, .freq = 604500000 },\n\t{ .div = 3, .freq = 253500000 },\n\t{ .div = 4, .freq = 126750000 },\n\t{   }\n};\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_ARMPLL, \"armpll\", 0x0100, 0x0110, 0, 0,\n\t    21, 0x0104, 24, 0, 0x0104, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0120, 0x0130, 0,\n\t    HAVE_RST_BAR, 21, 0x0124, 24, 0, 0x0124, 0),\n\tPLL(CLK_APMIXED_UNIVPLL, \"univpll\", 0x0140, 0x0150, 0x30000000,\n\t    HAVE_RST_BAR, 7, 0x0144, 24, 0, 0x0144, 0),\n\tPLL_B(CLK_APMIXED_MMPLL, \"mmpll\", 0x0160, 0x0170, 0, 0,\n\t      21, 0x0164, 24, 0, 0x0164, 0, mmpll_div_table),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x0180, 0x0190, 0, 0,\n\t    31, 0x0180, 1, 0x0194, 0x0184, 0),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x01A0, 0x01B0, 0, 0,\n\t    31, 0x01A0, 1, 0x01B4, 0x01A4, 0),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x01C0, 0x01D0, 0, 0,\n\t    21, 0x01C4, 24, 0, 0x01C4, 0),\n\tPLL(CLK_APMIXED_LVDSPLL, \"lvdspll\", 0x01E0, 0x01F0, 0, 0,\n\t    21, 0x01E4, 24, 0, 0x01E4, 0),\n};\n\n#define DIV_ADJ_FLAG(_id, _name, _parent, _reg, _shift, _width, _flag) { \\\n\t\t.id = _id,\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\\\n\t\t.parent_name = _parent,\t\t\t\t\\\n\t\t.div_reg = _reg,\t\t\t\t\\\n\t\t.div_shift = _shift,\t\t\t\t\\\n\t\t.div_width = _width,\t\t\t\t\\\n\t\t.clk_divider_flags = _flag,\t\t\t\\\n}\n\nstatic const struct mtk_clk_divider adj_divs[] = {\n\tDIV_ADJ_FLAG(CLK_APMIXED_HDMI_REF, \"hdmi_ref\", \"tvdpll\",\n\t\t     0x1c4, 24, 3, CLK_DIVIDER_POWER_OF_TWO),\n};\n\nstatic int clk_mt8167_apmixed_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *base;\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct device *dev = &pdev->dev;\n\tint ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tclk_data = mtk_devm_alloc_clk_data(dev, MT8167_CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tret = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (ret)\n\t\treturn ret;\n\n\tret = mtk_clk_register_dividers(dev, adj_divs, ARRAY_SIZE(adj_divs), base,\n\t\t\t\t\t&mt8167_apmixed_clk_lock, clk_data);\n\tif (ret)\n\t\tgoto unregister_plls;\n\n\tret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (ret)\n\t\tgoto unregister_dividers;\n\n\treturn 0;\n\nunregister_dividers:\n\tmtk_clk_unregister_dividers(adj_divs, ARRAY_SIZE(adj_divs), clk_data);\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id of_match_clk_mt8167_apmixed[] = {\n\t{ .compatible = \"mediatek,mt8167-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8167_apmixed);\n\nstatic struct platform_driver clk_mt8167_apmixed_drv = {\n\t.probe = clk_mt8167_apmixed_probe,\n\t.driver = {\n\t\t.name = \"clk-mt8167-apmixed\",\n\t\t.of_match_table = of_match_clk_mt8167_apmixed,\n\t},\n};\nbuiltin_platform_driver(clk_mt8167_apmixed_drv)\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}