Design Entry;SmartDesign Check||(null)||SmartDesign 'cdh_tsat5_system_sb' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'cdh_tsat5_system_sb' was generated successfully||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'cdh_tsat5_system' design rules check failed||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Error: Component definition is not consistent for instance cdh_tsat5_system_sb_0||(null);(null)||Out-of-date Instance;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/instances/cdh_tsat5_system_sb_0
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin cdh_tsat5_system_sb_0:FAB_CCC_GL0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/pins/cdh_tsat5_system_sb_0:FAB_CCC_GL0
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin cdh_tsat5_system_sb_0:FAB_CCC_LOCK||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/cdh_tsat5_system/pins/cdh_tsat5_system_sb_0:FAB_CCC_LOCK
Design Entry;SmartDesign Check||(null)||SmartDesign 'cdh_tsat5_system_sb' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'cdh_tsat5_system_sb' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cdh_tsat5_system_sb
Implementation;Synthesis||CL318||@W:*Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/78||cdh_tsat5_system_sb_MSS_syn.v(864);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/864
Implementation;Synthesis||CL318||@W:*Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/79||cdh_tsat5_system_sb_MSS_syn.v(865);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/865
Implementation;Synthesis||CL318||@W:*Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/80||cdh_tsat5_system_sb_MSS_syn.v(866);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/866
Implementation;Synthesis||CL318||@W:*Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/81||cdh_tsat5_system_sb_MSS_syn.v(867);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/867
Implementation;Synthesis||CL318||@W:*Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/82||cdh_tsat5_system_sb_MSS_syn.v(868);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/868
Implementation;Synthesis||CL318||@W:*Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/83||cdh_tsat5_system_sb_MSS_syn.v(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/869
Implementation;Synthesis||CL318||@W:*Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/84||cdh_tsat5_system_sb_MSS_syn.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/870
Implementation;Synthesis||CL318||@W:*Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/85||cdh_tsat5_system_sb_MSS_syn.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/871
Implementation;Synthesis||CL318||@W:*Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/86||cdh_tsat5_system_sb_MSS_syn.v(872);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/872
Implementation;Synthesis||CL318||@W:*Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/87||cdh_tsat5_system_sb_MSS_syn.v(873);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/873
Implementation;Synthesis||CL318||@W:*Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/88||cdh_tsat5_system_sb_MSS_syn.v(874);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/874
Implementation;Synthesis||CL318||@W:*Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/89||cdh_tsat5_system_sb_MSS_syn.v(875);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/875
Implementation;Synthesis||CL318||@W:*Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/90||cdh_tsat5_system_sb_MSS_syn.v(876);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/876
Implementation;Synthesis||CL318||@W:*Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/91||cdh_tsat5_system_sb_MSS_syn.v(877);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/877
Implementation;Synthesis||CL318||@W:*Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/92||cdh_tsat5_system_sb_MSS_syn.v(878);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/878
Implementation;Synthesis||CL318||@W:*Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/93||cdh_tsat5_system_sb_MSS_syn.v(879);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/879
Implementation;Synthesis||CL318||@W:*Output F_HM0_SIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/94||cdh_tsat5_system_sb_MSS_syn.v(880);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/880
Implementation;Synthesis||CL318||@W:*Output F_HM0_TRANS1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/95||cdh_tsat5_system_sb_MSS_syn.v(881);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/881
Implementation;Synthesis||CL318||@W:*Output F_HM0_WDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/96||cdh_tsat5_system_sb_MSS_syn.v(882);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/882
Implementation;Synthesis||CL318||@W:*Output F_HM0_WRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/97||cdh_tsat5_system_sb_MSS_syn.v(883);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/883
Implementation;Synthesis||CL318||@W:*Output FAB_CHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/98||cdh_tsat5_system_sb_MSS_syn.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/884
Implementation;Synthesis||CL318||@W:*Output FAB_DISCHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/99||cdh_tsat5_system_sb_MSS_syn.v(885);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/885
Implementation;Synthesis||CL318||@W:*Output FAB_DMPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/100||cdh_tsat5_system_sb_MSS_syn.v(886);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/886
Implementation;Synthesis||CL318||@W:*Output FAB_DPPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/101||cdh_tsat5_system_sb_MSS_syn.v(887);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/887
Implementation;Synthesis||CL318||@W:*Output FAB_DRVVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/102||cdh_tsat5_system_sb_MSS_syn.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/888
Implementation;Synthesis||CL318||@W:*Output FAB_IDPULLUP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/103||cdh_tsat5_system_sb_MSS_syn.v(889);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/889
Implementation;Synthesis||CL318||@W:*Output FAB_OPMODE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/104||cdh_tsat5_system_sb_MSS_syn.v(890);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/890
Implementation;Synthesis||CL318||@W:*Output FAB_SUSPENDM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/105||cdh_tsat5_system_sb_MSS_syn.v(891);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/891
Implementation;Synthesis||CL318||@W:*Output FAB_TERMSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/106||cdh_tsat5_system_sb_MSS_syn.v(892);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/892
Implementation;Synthesis||CL318||@W:*Output FAB_TXVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/107||cdh_tsat5_system_sb_MSS_syn.v(893);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/893
Implementation;Synthesis||CL318||@W:*Output FAB_VCONTROL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/108||cdh_tsat5_system_sb_MSS_syn.v(894);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/894
Implementation;Synthesis||CL318||@W:*Output FAB_VCONTROLLOADM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/109||cdh_tsat5_system_sb_MSS_syn.v(895);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/895
Implementation;Synthesis||CL318||@W:*Output FAB_XCVRSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/110||cdh_tsat5_system_sb_MSS_syn.v(896);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/896
Implementation;Synthesis||CL318||@W:*Output FAB_XDATAOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/111||cdh_tsat5_system_sb_MSS_syn.v(897);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/897
Implementation;Synthesis||CL318||@W:*Output FACC_GLMUX_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/112||cdh_tsat5_system_sb_MSS_syn.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/898
Implementation;Synthesis||CL318||@W:*Output FIC32_0_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/113||cdh_tsat5_system_sb_MSS_syn.v(899);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/899
Implementation;Synthesis||CL318||@W:*Output FIC32_1_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/114||cdh_tsat5_system_sb_MSS_syn.v(900);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/900
Implementation;Synthesis||CL318||@W:*Output FPGA_RESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/115||cdh_tsat5_system_sb_MSS_syn.v(901);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/901
Implementation;Synthesis||CL318||@W:*Output GTX_CLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/116||cdh_tsat5_system_sb_MSS_syn.v(902);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/902
Implementation;Synthesis||CL318||@W:*Output H2F_INTERRUPT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/117||cdh_tsat5_system_sb_MSS_syn.v(903);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/903
Implementation;Synthesis||CL318||@W:*Output H2F_NMI has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/118||cdh_tsat5_system_sb_MSS_syn.v(904);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/904
Implementation;Synthesis||CL318||@W:*Output H2FCALIB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/119||cdh_tsat5_system_sb_MSS_syn.v(905);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/905
Implementation;Synthesis||CL318||@W:*Output I2C0_SCL_MGPIO31B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/120||cdh_tsat5_system_sb_MSS_syn.v(906);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/906
Implementation;Synthesis||CL318||@W:*Output I2C0_SCL_MGPIO31B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/121||cdh_tsat5_system_sb_MSS_syn.v(907);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/907
Implementation;Synthesis||CL318||@W:*Output I2C0_SDA_MGPIO30B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/122||cdh_tsat5_system_sb_MSS_syn.v(908);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/908
Implementation;Synthesis||CL318||@W:*Output I2C0_SDA_MGPIO30B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/123||cdh_tsat5_system_sb_MSS_syn.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/909
Implementation;Synthesis||CL318||@W:*Output I2C1_SCL_MGPIO1A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/124||cdh_tsat5_system_sb_MSS_syn.v(910);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/910
Implementation;Synthesis||CL318||@W:*Output I2C1_SCL_MGPIO1A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/125||cdh_tsat5_system_sb_MSS_syn.v(911);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/911
Implementation;Synthesis||CL318||@W:*Output I2C1_SDA_MGPIO0A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/126||cdh_tsat5_system_sb_MSS_syn.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/912
Implementation;Synthesis||CL318||@W:*Output I2C1_SDA_MGPIO0A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/127||cdh_tsat5_system_sb_MSS_syn.v(913);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/913
Implementation;Synthesis||CL318||@W:*Output MDCF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/128||cdh_tsat5_system_sb_MSS_syn.v(914);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/914
Implementation;Synthesis||CL318||@W:*Output MDOENF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/129||cdh_tsat5_system_sb_MSS_syn.v(915);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/915
Implementation;Synthesis||CL318||@W:*Output MDOF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/130||cdh_tsat5_system_sb_MSS_syn.v(916);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/916
Implementation;Synthesis||CL318||@W:*Output MMUART0_CTS_MGPIO19B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/131||cdh_tsat5_system_sb_MSS_syn.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/917
Implementation;Synthesis||CL318||@W:*Output MMUART0_CTS_MGPIO19B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/132||cdh_tsat5_system_sb_MSS_syn.v(918);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/918
Implementation;Synthesis||CL318||@W:*Output MMUART0_DCD_MGPIO22B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/133||cdh_tsat5_system_sb_MSS_syn.v(919);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/919
Implementation;Synthesis||CL318||@W:*Output MMUART0_DCD_MGPIO22B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/134||cdh_tsat5_system_sb_MSS_syn.v(920);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/920
Implementation;Synthesis||CL318||@W:*Output MMUART0_DSR_MGPIO20B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/135||cdh_tsat5_system_sb_MSS_syn.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/921
Implementation;Synthesis||CL318||@W:*Output MMUART0_DSR_MGPIO20B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/136||cdh_tsat5_system_sb_MSS_syn.v(922);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/922
Implementation;Synthesis||CL318||@W:*Output MMUART0_DTR_MGPIO18B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/137||cdh_tsat5_system_sb_MSS_syn.v(923);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/923
Implementation;Synthesis||CL318||@W:*Output MMUART0_DTR_MGPIO18B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/138||cdh_tsat5_system_sb_MSS_syn.v(924);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/924
Implementation;Synthesis||CL318||@W:*Output MMUART0_RI_MGPIO21B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/139||cdh_tsat5_system_sb_MSS_syn.v(925);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/925
Implementation;Synthesis||CL318||@W:*Output MMUART0_RI_MGPIO21B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/140||cdh_tsat5_system_sb_MSS_syn.v(926);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/926
Implementation;Synthesis||CL318||@W:*Output MMUART0_RTS_MGPIO17B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/141||cdh_tsat5_system_sb_MSS_syn.v(927);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/927
Implementation;Synthesis||CL318||@W:*Output MMUART0_RTS_MGPIO17B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/142||cdh_tsat5_system_sb_MSS_syn.v(928);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/928
Implementation;Synthesis||CL318||@W:*Output MMUART0_RXD_MGPIO28B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/143||cdh_tsat5_system_sb_MSS_syn.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/929
Implementation;Synthesis||CL318||@W:*Output MMUART0_RXD_MGPIO28B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/144||cdh_tsat5_system_sb_MSS_syn.v(930);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/930
Implementation;Synthesis||CL318||@W:*Output MMUART0_SCK_MGPIO29B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/145||cdh_tsat5_system_sb_MSS_syn.v(931);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/931
Implementation;Synthesis||CL318||@W:*Output MMUART0_SCK_MGPIO29B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/146||cdh_tsat5_system_sb_MSS_syn.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/932
Implementation;Synthesis||CL318||@W:*Output MMUART0_TXD_MGPIO27B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/147||cdh_tsat5_system_sb_MSS_syn.v(933);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/933
Implementation;Synthesis||CL318||@W:*Output MMUART0_TXD_MGPIO27B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/148||cdh_tsat5_system_sb_MSS_syn.v(934);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/934
Implementation;Synthesis||CL318||@W:*Output MMUART1_DTR_MGPIO12B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/149||cdh_tsat5_system_sb_MSS_syn.v(935);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/935
Implementation;Synthesis||CL318||@W:*Output MMUART1_RTS_MGPIO11B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/150||cdh_tsat5_system_sb_MSS_syn.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/936
Implementation;Synthesis||CL318||@W:*Output MMUART1_RTS_MGPIO11B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/151||cdh_tsat5_system_sb_MSS_syn.v(937);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/937
Implementation;Synthesis||CL318||@W:*Output MMUART1_RXD_MGPIO26B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/152||cdh_tsat5_system_sb_MSS_syn.v(938);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/938
Implementation;Synthesis||CL318||@W:*Output MMUART1_RXD_MGPIO26B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/153||cdh_tsat5_system_sb_MSS_syn.v(939);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/939
Implementation;Synthesis||CL318||@W:*Output MMUART1_SCK_MGPIO25B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/154||cdh_tsat5_system_sb_MSS_syn.v(940);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/940
Implementation;Synthesis||CL318||@W:*Output MMUART1_SCK_MGPIO25B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/155||cdh_tsat5_system_sb_MSS_syn.v(941);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/941
Implementation;Synthesis||CL318||@W:*Output MMUART1_TXD_MGPIO24B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/156||cdh_tsat5_system_sb_MSS_syn.v(942);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/942
Implementation;Synthesis||CL318||@W:*Output MMUART1_TXD_MGPIO24B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/157||cdh_tsat5_system_sb_MSS_syn.v(943);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/943
Implementation;Synthesis||CL318||@W:*Output MPLL_LOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/158||cdh_tsat5_system_sb_MSS_syn.v(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/944
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/159||cdh_tsat5_system_sb_MSS_syn.v(945);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/945
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/160||cdh_tsat5_system_sb_MSS_syn.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/946
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/161||cdh_tsat5_system_sb_MSS_syn.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/947
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PWDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/162||cdh_tsat5_system_sb_MSS_syn.v(948);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/948
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PWRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/163||cdh_tsat5_system_sb_MSS_syn.v(949);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/949
Implementation;Synthesis||CL318||@W:*Output RTC_MATCH has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/164||cdh_tsat5_system_sb_MSS_syn.v(950);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/950
Implementation;Synthesis||CL318||@W:*Output SLEEPDEEP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/165||cdh_tsat5_system_sb_MSS_syn.v(951);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/951
Implementation;Synthesis||CL318||@W:*Output SLEEPHOLDACK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/166||cdh_tsat5_system_sb_MSS_syn.v(952);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/952
Implementation;Synthesis||CL318||@W:*Output SLEEPING has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/167||cdh_tsat5_system_sb_MSS_syn.v(953);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/953
Implementation;Synthesis||CL318||@W:*Output SMBALERT_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/168||cdh_tsat5_system_sb_MSS_syn.v(954);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/954
Implementation;Synthesis||CL318||@W:*Output SMBALERT_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/169||cdh_tsat5_system_sb_MSS_syn.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/955
Implementation;Synthesis||CL318||@W:*Output SMBSUS_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/170||cdh_tsat5_system_sb_MSS_syn.v(956);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/956
Implementation;Synthesis||CL318||@W:*Output SMBSUS_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/171||cdh_tsat5_system_sb_MSS_syn.v(957);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/957
Implementation;Synthesis||CL318||@W:*Output SPI0_CLK_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/172||cdh_tsat5_system_sb_MSS_syn.v(958);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/958
Implementation;Synthesis||CL318||@W:*Output SPI0_SDI_MGPIO5A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/173||cdh_tsat5_system_sb_MSS_syn.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/959
Implementation;Synthesis||CL318||@W:*Output SPI0_SDI_MGPIO5A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/174||cdh_tsat5_system_sb_MSS_syn.v(960);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/960
Implementation;Synthesis||CL318||@W:*Output SPI0_SDO_MGPIO6A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/175||cdh_tsat5_system_sb_MSS_syn.v(961);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/961
Implementation;Synthesis||CL318||@W:*Output SPI0_SDO_MGPIO6A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/176||cdh_tsat5_system_sb_MSS_syn.v(962);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/962
Implementation;Synthesis||CL318||@W:*Output SPI0_SS0_MGPIO7A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||cdh_tsat5_system_sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/177||cdh_tsat5_system_sb_MSS_syn.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS_syn.v'/linenumber/963
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||cdh_tsat5_system_sb.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/182||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis||CG360||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||cdh_tsat5_system_sb.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/262||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/304||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/305||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/306||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/307||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/308||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/309||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/310||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/311||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/312||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/313||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/314||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/315||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/316||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/317||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/318||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/319||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/320||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/321||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/322||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/323||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/324||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/325||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/326||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/327||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/328||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/329||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/330||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/331||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/332||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/333||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||cdh_tsat5_system_sb.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/334||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal CSPIll0[3:0]; possible missing assignment in an if or case statement.||cdh_tsat5_system_sb.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/342||spi_master.v(731);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis||CL159||@N: Input XTL is unused.||cdh_tsat5_system_sb.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/366||cdh_tsat5_system_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[3:0] are unused. Assign logic for all port bits or change the input port size.||cdh_tsat5_system_sb.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/371||corespi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\corespi.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input s_sck is unused.||cdh_tsat5_system_sb.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/374||corespi_sfr.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\corespi_sfr.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input s_mosi is unused.||cdh_tsat5_system_sb.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/375||corespi_sfr.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\corespi_sfr.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input s_ss is unused.||cdh_tsat5_system_sb.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/376||corespi_sfr.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\corespi_sfr.v'/linenumber/93
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/378||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/379||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/380||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||cdh_tsat5_system_sb.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/381||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||cdh_tsat5_system_sb.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/382||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||cdh_tsat5_system_sb.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/389||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||cdh_tsat5_system_sb.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/396||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||cdh_tsat5_system_sb.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/403||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||cdh_tsat5_system_sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/410||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||cdh_tsat5_system_sb.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/420||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/421||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/422||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/423||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/424||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||cdh_tsat5_system_sb.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/425||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||cdh_tsat5_system_sb.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/426||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||cdh_tsat5_system_sb.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/427||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||cdh_tsat5_system_sb.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/428||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||cdh_tsat5_system_sb.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/429||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||cdh_tsat5_system_sb.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/430||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||cdh_tsat5_system_sb.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/431||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||cdh_tsat5_system_sb.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/432||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||cdh_tsat5_system_sb.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/433||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||cdh_tsat5_system_sb.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/434||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||cdh_tsat5_system_sb.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/435||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||cdh_tsat5_system_sb.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/436||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||cdh_tsat5_system_sb.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/437||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||cdh_tsat5_system_sb.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/438||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||cdh_tsat5_system_sb.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/439||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||cdh_tsat5_system_sb.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/440||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/441||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/442||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/443||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/444||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/445||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/446||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/447||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/448||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||cdh_tsat5_system_sb.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/449||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/450||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/451||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||cdh_tsat5_system_sb.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/452||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||cdh_tsat5_system_sb.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/454||coreapb3.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/396
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||cdh_tsat5_system_sb.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/455||coreapb3.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/398
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||cdh_tsat5_system_sb.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/456||coreapb3.v(400);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/400
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||cdh_tsat5_system_sb.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/457||coreapb3.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/521
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||cdh_tsat5_system_sb.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/458||coreapb3.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/528
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||cdh_tsat5_system_sb.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/459||coreapb3.v(535);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/535
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||cdh_tsat5_system_sb.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/460||coreapb3.v(542);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/542
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||cdh_tsat5_system_sb.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/461||coreapb3.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/549
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||cdh_tsat5_system_sb.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/462||coreapb3.v(556);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/556
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||cdh_tsat5_system_sb.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/463||coreapb3.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||cdh_tsat5_system_sb.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/464||coreapb3.v(570);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/570
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||cdh_tsat5_system_sb.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/465||coreapb3.v(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/577
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||cdh_tsat5_system_sb.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/466||coreapb3.v(584);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/584
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||cdh_tsat5_system_sb.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/467||coreapb3.v(591);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/591
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||cdh_tsat5_system_sb.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/468||coreapb3.v(598);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/598
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||cdh_tsat5_system_sb.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/469||coreapb3.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/605
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||cdh_tsat5_system_sb.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/470||coreapb3.v(612);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/612
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||cdh_tsat5_system_sb.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/471||coreapb3.v(619);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/619
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||cdh_tsat5_system_sb.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/472||coreapb3.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/630
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||cdh_tsat5_system_sb.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/473||coreapb3.v(632);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/632
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||cdh_tsat5_system_sb.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/474||coreapb3.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/634
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||cdh_tsat5_system_sb.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/475||coreapb3.v(636);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/636
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||cdh_tsat5_system_sb.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/476||coreapb3.v(638);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/638
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||cdh_tsat5_system_sb.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/477||coreapb3.v(640);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/640
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||cdh_tsat5_system_sb.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/478||coreapb3.v(642);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/642
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||cdh_tsat5_system_sb.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/479||coreapb3.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/644
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||cdh_tsat5_system_sb.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/480||coreapb3.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/646
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||cdh_tsat5_system_sb.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/481||coreapb3.v(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/648
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||cdh_tsat5_system_sb.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/482||coreapb3.v(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/650
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||cdh_tsat5_system_sb.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/483||coreapb3.v(652);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/652
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||cdh_tsat5_system_sb.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/484||coreapb3.v(654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/654
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||cdh_tsat5_system_sb.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/485||coreapb3.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/656
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||cdh_tsat5_system_sb.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/486||coreapb3.v(658);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/658
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||cdh_tsat5_system_sb.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/487||coreapb3.v(664);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/664
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||cdh_tsat5_system_sb.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/488||coreapb3.v(666);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/666
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||cdh_tsat5_system_sb.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/489||coreapb3.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/668
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||cdh_tsat5_system_sb.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/490||coreapb3.v(670);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/670
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||cdh_tsat5_system_sb.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/491||coreapb3.v(672);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/672
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||cdh_tsat5_system_sb.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/492||coreapb3.v(674);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/674
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||cdh_tsat5_system_sb.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/493||coreapb3.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/676
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||cdh_tsat5_system_sb.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/494||coreapb3.v(678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/678
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||cdh_tsat5_system_sb.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/495||coreapb3.v(680);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/680
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||cdh_tsat5_system_sb.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/496||coreapb3.v(682);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/682
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||cdh_tsat5_system_sb.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/497||coreapb3.v(684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/684
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||cdh_tsat5_system_sb.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/498||coreapb3.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/686
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||cdh_tsat5_system_sb.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/499||coreapb3.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/688
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||cdh_tsat5_system_sb.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/500||coreapb3.v(690);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/690
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||cdh_tsat5_system_sb.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/501||coreapb3.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/692
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/610||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/628||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/629||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/632||cdh_tsat5_system_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/633||cdh_tsat5_system_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/634||cdh_tsat5_system_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/635||cdh_tsat5_system_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/636||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/637||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/638||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/639||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/640||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/641||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/642||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/643||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/644||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/645||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/646||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||cdh_tsat5_system_sb.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/647||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/648||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/649||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/650||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/651||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/652||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/653||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/654||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/655||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/656||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/657||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/658||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/659||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/660||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/661||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/662||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/663||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/664||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/665||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/666||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/667||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/668||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/669||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/670||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||cdh_tsat5_system_sb.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/671||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||MT532||@W:Found signal identified as System clock which controls 4 sequential elements including CORESPI_0_0.CSPIOl.genblk4\.CSPII1l.CSPIll0[3:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||cdh_tsat5_system_sb.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/706||spi_master.v(731);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis||MT530||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 112 sequential elements including cdh_tsat5_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system_sb.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/707||cdh_tsat5_system_sb_mss.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb_MSS\cdh_tsat5_system_sb_MSS.v'/linenumber/337
Implementation;Synthesis||MT530||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||cdh_tsat5_system_sb.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/708||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||cdh_tsat5_system_sb.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/710||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/764||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||cdh_tsat5_system_sb.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/780||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/785||cdh_tsat5_system_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/786||cdh_tsat5_system_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/787||cdh_tsat5_system_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.cdh_tsat5_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||cdh_tsat5_system_sb.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/788||cdh_tsat5_system_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\cdh_tsat5_system_sb\FABOSC_0\cdh_tsat5_system_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/789||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/790||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/791||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/792||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/793||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/794||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/795||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/796||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/797||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/798||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/799||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/800||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif2_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/801||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif3_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/802||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif1_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/803||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif0_core because it is equivalent to instance CORERESETP_0.ddr_settled. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/804||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif1_core_q1 because it is equivalent to instance CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/805||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif3_core_q1 because it is equivalent to instance CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/806||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif2_core_q1 because it is equivalent to instance CORERESETP_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/807||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif0_core_q1 because it is equivalent to instance CORERESETP_0.ddr_settled_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/808||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif3_core_clk_base because it is equivalent to instance CORERESETP_0.release_sdif2_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/809||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif2_core_clk_base because it is equivalent to instance CORERESETP_0.release_sdif1_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/810||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif1_core_clk_base because it is equivalent to instance CORERESETP_0.release_sdif0_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/811||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CORERESETP_0.release_sdif0_core_clk_base because it is equivalent to instance CORERESETP_0.ddr_settled_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||cdh_tsat5_system_sb.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/812||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||FA239||@W:ROM CSPIll1 (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system_sb.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/817||spi_master.v(731);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis||FA239||@W:ROM CSPIll1 (in view: work.spi_master(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||cdh_tsat5_system_sb.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/818||spi_master.v(731);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis||MO106||@N: Found ROM CSPIll1 (in view: work.spi_master(verilog)) with 11 words by 1 bit.||cdh_tsat5_system_sb.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/819||spi_master.v(731);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/731
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(verilog) instance CSPIOO1[7:0] ||cdh_tsat5_system_sb.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/832||spi_master.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vlog\core_obfuscated\spi_master.v'/linenumber/294
Implementation;Synthesis||FP130||@N: Promoting Net MSS_READY_c on CLKINT  I_74 ||cdh_tsat5_system_sb.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/868||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_75 ||cdh_tsat5_system_sb.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/869||null;null
Implementation;Synthesis||FX1056||@N: Writing EDF file: C:\Users\Joseph Howarth\Documents\MBSat\libero_update\ManitobaSat-Flight-Software\mbsat-fsw-libero\synthesis\cdh_tsat5_system_sb.edn||cdh_tsat5_system_sb.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/912||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock cdh_tsat5_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CCC_0.GL0_net.||cdh_tsat5_system_sb.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/924||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock cdh_tsat5_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||cdh_tsat5_system_sb.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\cdh_tsat5_system_sb.srr'/linenumber/925||null;null
Implementation;Compile;RootName:cdh_tsat5_system_sb
