// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/10/2020 21:52:58"

// 
// Device: Altera EPM570T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module elbarato64 (
	MISO,
	MCO_clk,
	SCK,
	MOSI,
	SSEL,
	RAM_data,
	N64_READ,
	N64_WRITE,
	N64_ALE_L,
	N64_ALE_H,
	N64_AD,
	RAM_clk_enable,
	RAM_cs,
	RAM_ras,
	RAM_cas,
	RAM_we,
	RAM_mask_low,
	RAM_mask_high,
	RAM_clk,
	led,
	RAM_addr,
	RAM_bank);
output 	MISO;
input 	MCO_clk;
input 	SCK;
input 	MOSI;
input 	SSEL;
inout 	[15:0] RAM_data;
input 	N64_READ;
input 	N64_WRITE;
input 	N64_ALE_L;
input 	N64_ALE_H;
inout 	[15:0] N64_AD;
output 	RAM_clk_enable;
output 	RAM_cs;
output 	RAM_ras;
output 	RAM_cas;
output 	RAM_we;
output 	RAM_mask_low;
output 	RAM_mask_high;
output 	RAM_clk;
output 	led;
output 	[12:0] RAM_addr;
output 	[1:0] RAM_bank;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RAM_data~0 ;
wire \RAM_data~1 ;
wire \RAM_data~2 ;
wire \RAM_data~3 ;
wire \RAM_data~4 ;
wire \RAM_data~5 ;
wire \RAM_data~6 ;
wire \RAM_data~7 ;
wire \RAM_data~8 ;
wire \RAM_data~9 ;
wire \RAM_data~10 ;
wire \RAM_data~11 ;
wire \RAM_data~12 ;
wire \RAM_data~13 ;
wire \RAM_data~14 ;
wire \RAM_data~15 ;
wire \N64_AD~0 ;
wire \N64_AD~1 ;
wire \N64_AD~2 ;
wire \N64_AD~3 ;
wire \N64_AD~4 ;
wire \N64_AD~5 ;
wire \N64_AD~6 ;
wire \N64_AD~7 ;
wire \N64_AD~8 ;
wire \N64_AD~9 ;
wire \N64_AD~10 ;
wire \N64_AD~11 ;
wire \N64_AD~12 ;
wire \N64_AD~13 ;
wire \N64_AD~14 ;
wire \N64_AD~15 ;
wire \MCO_clk~combout ;
wire \SCK~combout ;
wire \inst1|slave_spi|Equal1~0 ;
wire \SSEL~combout ;
wire \inst1|slave_spi|data_change~0_combout ;
wire \inst1|slave_spi|data_change~1_combout ;
wire \inst1|slave_spi|bit_count[2]~1_combout ;
wire \inst1|slave_spi|byte_recv~0 ;
wire \inst1|slave_spi|byte_recv~regout ;
wire \inst1|Equal6~0_combout ;
wire \inst1|Equal6~1_combout ;
wire \inst1|ram_rst~regout ;
wire \inst|busy~regout ;
wire \inst1|Equal20~2_combout ;
wire \inst1|Equal7~1_combout ;
wire \inst1|Equal7~0_combout ;
wire \inst1|Equal7~2_combout ;
wire \inst1|Selector32~0_combout ;
wire \inst1|Selector74~0_combout ;
wire \inst1|Selector74~1_combout ;
wire \inst1|ram_wr_enable~regout ;
wire \inst1|Selector99~0_combout ;
wire \inst1|Selector28~0_combout ;
wire \inst1|Equal9~1_combout ;
wire \inst1|Selector99~1_combout ;
wire \inst1|nbus|state[10]~2_combout ;
wire \inst1|nbus|Equal5~0_combout ;
wire \N64_ALE_L~combout ;
wire \inst1|nbus|addr_out[11]~6_combout ;
wire \inst1|nbus|addr_out[29]~4 ;
wire \N64_ALE_H~combout ;
wire \inst1|nbus|Equal5~1_combout ;
wire \N64_READ~combout ;
wire \inst1|nbus|Selector0~0 ;
wire \inst1|nbus|addr_ready_out~1 ;
wire \inst1|nbus|addr_ready_out~0 ;
wire \inst1|nbus|addr_ready_out~regout ;
wire \inst1|ram_rd_addr~0_combout ;
wire \inst1|Equal12~3_combout ;
wire \inst1|Equal25~1_combout ;
wire \inst1|Equal25~0_combout ;
wire \inst1|Equal25~2_combout ;
wire \inst1|Selector99~2_combout ;
wire \inst1|Selector99~3_combout ;
wire \inst1|ram_rd_enable~regout ;
wire \inst|command~4_combout ;
wire \inst|WideOr2~0_combout ;
wire \inst|command[4]~5_combout ;
wire \inst|state[2]~13_combout ;
wire \inst|Equal7~0_combout ;
wire \inst|state[4]~1_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst|state[4]~2_combout ;
wire \inst|refresh_cnt[9]~22_combout ;
wire \inst|refresh_cnt[0]~5 ;
wire \inst|refresh_cnt[0]~5COUT1_24 ;
wire \inst|refresh_cnt[1]~7 ;
wire \inst|refresh_cnt[1]~7COUT1_25 ;
wire \inst|refresh_cnt[2]~9 ;
wire \inst|refresh_cnt[2]~9COUT1_26 ;
wire \inst|refresh_cnt[3]~11 ;
wire \inst|refresh_cnt[3]~11COUT1_27 ;
wire \inst|refresh_cnt[4]~13 ;
wire \inst|refresh_cnt[5]~15 ;
wire \inst|refresh_cnt[5]~15COUT1_28 ;
wire \inst|refresh_cnt[6]~17 ;
wire \inst|refresh_cnt[6]~17COUT1_29 ;
wire \inst|refresh_cnt[7]~19 ;
wire \inst|refresh_cnt[7]~19COUT1_30 ;
wire \inst|refresh_cnt[8]~21 ;
wire \inst|refresh_cnt[8]~21COUT1_31 ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|state[4]~3_combout ;
wire \inst|state[0]~8_combout ;
wire \inst|state[0]~9_combout ;
wire \inst|LessThan0~3_combout ;
wire \inst|state[0]~10_combout ;
wire \inst|state[0]~11_combout ;
wire \inst|Equal7~1_combout ;
wire \inst|WideOr6~0_combout ;
wire \inst|state_cnt_nxt[0]~1_combout ;
wire \inst|state_cnt_nxt[0]~2_combout ;
wire \inst|Add0~2_combout ;
wire \inst|WideOr5~0_combout ;
wire \inst|state_cnt_nxt[1]~0_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~0_combout ;
wire \inst|WideNor0~combout ;
wire \inst|state[4]~0_combout ;
wire \inst|WideOr1~0_combout ;
wire \inst|state[3]~15_combout ;
wire \inst|state[3]~16_combout ;
wire \inst|state[1]~5_combout ;
wire \inst|state[1]~6_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|Equal2~1_combout ;
wire \inst|rd_ready_r~regout ;
wire \inst1|Selector32~3_combout ;
wire \inst1|Selector32~4_combout ;
wire \inst1|Selector32~1_combout ;
wire \inst1|Selector31~0_combout ;
wire \inst1|Selector32~2_combout ;
wire \inst1|Selector32~5_combout ;
wire \inst1|Selector32~8_combout ;
wire \inst1|Selector32~7_combout ;
wire \inst1|Selector32~9_combout ;
wire \inst1|Selector31~1_combout ;
wire \inst1|Selector32~6_combout ;
wire \inst1|Selector32~10_combout ;
wire \inst1|Selector30~1_combout ;
wire \inst1|Selector30~0_combout ;
wire \inst1|Selector30~2_combout ;
wire \inst1|Equal12~2_combout ;
wire \inst1|Selector30~3_combout ;
wire \inst1|Equal1~0 ;
wire \inst1|Equal1~1 ;
wire \MOSI~combout ;
wire \inst1|Equal1~2 ;
wire \inst1|state~3_combout ;
wire \inst1|state~4_combout ;
wire \inst1|Selector31~7_combout ;
wire \inst1|N64_data[15]~0_combout ;
wire \inst1|Selector31~6_combout ;
wire \inst1|Selector31~8_combout ;
wire \inst1|Selector31~2_combout ;
wire \inst1|Selector31~3_combout ;
wire \inst1|Selector31~4_combout ;
wire \inst1|Selector31~5_combout ;
wire \inst1|Selector29~2_combout ;
wire \inst1|Selector29~3_combout ;
wire \inst1|Selector29~4_combout ;
wire \inst1|Selector29~0_combout ;
wire \inst1|Selector29~1_combout ;
wire \inst1|Selector148~4_combout ;
wire \inst1|Selector148~11_combout ;
wire \inst1|Equal29~1_combout ;
wire \inst1|Selector148~9_combout ;
wire \inst1|spi_do_send~regout ;
wire \inst1|slave_spi|data_change~regout ;
wire \inst1|slave_spi|busy_out~regout ;
wire \inst1|Selector33~19_combout ;
wire \inst1|Selector33~15_combout ;
wire \inst1|Selector33~11_combout ;
wire \inst1|Selector33~13_combout ;
wire \inst1|Selector33~12_combout ;
wire \inst1|Selector33~14_combout ;
wire \inst1|Selector33~16_combout ;
wire \inst1|Selector33~9_combout ;
wire \inst1|Selector33~7_combout ;
wire \inst1|Selector33~6_combout ;
wire \inst1|Selector33~8_combout ;
wire \inst1|Equal2~0 ;
wire \inst1|Selector33~20_combout ;
wire \inst1|Selector33~4_combout ;
wire \inst1|Selector33~5_combout ;
wire \inst1|Selector33~10_combout ;
wire \inst1|Selector33~17_combout ;
wire \inst1|Selector28~1_combout ;
wire \inst1|Selector28~2_combout ;
wire \inst1|Selector23~4_combout ;
wire \inst1|Selector23~2_combout ;
wire \inst1|Selector23~3_combout ;
wire \inst1|Selector23~0_combout ;
wire \inst1|Selector23~1_combout ;
wire \inst1|Selector23~5_combout ;
wire \inst1|Selector23~6_combout ;
wire \inst1|Selector23~7_combout ;
wire \inst1|Selector23~13_combout ;
wire \inst1|Selector23~11_combout ;
wire \inst1|state~0_combout ;
wire \inst1|Selector23~8_combout ;
wire \inst1|Selector23~9_combout ;
wire \inst1|state~1 ;
wire \inst1|state~2_combout ;
wire \inst1|Selector23~10_combout ;
wire \inst1|Selector23~12_combout ;
wire \inst1|Selector23~14_combout ;
wire \inst1|Selector23~15_combout ;
wire \inst1|Equal9~0_combout ;
wire \inst1|data[6]~4_combout ;
wire \inst|rd_data_r[1]~1_combout ;
wire \inst1|data[9]~1_combout ;
wire \inst1|Equal31~0_combout ;
wire \inst1|read_good~0_combout ;
wire \inst1|read_good~regout ;
wire \inst1|data[9]~2_combout ;
wire \inst1|Equal19~0_combout ;
wire \inst1|data[6]~5_combout ;
wire \inst1|Equal18~0_combout ;
wire \inst1|data[9]~0_combout ;
wire \inst1|data[9]~3_combout ;
wire \inst1|read_good~_wirecell_combout ;
wire \inst1|Equal29~0_combout ;
wire \inst1|Equal31~1_combout ;
wire \inst1|spi_data_send[2]~0_combout ;
wire \inst1|slave_spi|byte_data_sent[7]~13 ;
wire \inst1|Selector147~0_combout ;
wire \inst1|Selector147~1_combout ;
wire \inst1|slave_spi|always5~0 ;
wire \inst1|slave_spi|byte_data_sent[0]~11_combout ;
wire \inst|command~0_combout ;
wire \inst|WideOr7~0_combout ;
wire \inst|WideOr7~1_combout ;
wire \inst|command[4]~1_combout ;
wire \inst|command[4]~2_combout ;
wire \inst|WideOr9~0_combout ;
wire \inst|WideOr9~1_combout ;
wire \inst1|Selector1~6_combout ;
wire \inst1|Selector1~7_combout ;
wire \inst1|Selector1~5_combout ;
wire \inst1|Selector1~2_combout ;
wire \inst1|Selector1~3_combout ;
wire \inst1|Selector1~4_combout ;
wire \inst1|Selector1~0_combout ;
wire \inst1|Selector1~1_combout ;
wire \inst1|led_out~regout ;
wire \inst1|nbus|Add0~90_combout ;
wire \inst1|nbus|addr_out[11]~8 ;
wire \inst1|nbus|Add0~92 ;
wire \inst1|nbus|Add0~80_combout ;
wire \inst1|nbus|Add0~82 ;
wire \inst1|nbus|Add0~82COUT1_116 ;
wire \inst1|nbus|Add0~70_combout ;
wire \inst1|nbus|Add0~72 ;
wire \inst1|nbus|Add0~72COUT1_117 ;
wire \inst1|nbus|Add0~60_combout ;
wire \inst1|nbus|Add0~62 ;
wire \inst1|nbus|Add0~62COUT1_118 ;
wire \inst1|nbus|Add0~50_combout ;
wire \inst1|nbus|Add0~52 ;
wire \inst1|nbus|Add0~52COUT1_119 ;
wire \inst1|nbus|Add0~40_combout ;
wire \inst1|nbus|Add0~42 ;
wire \inst1|nbus|Add0~30_combout ;
wire \inst1|nbus|Add0~32 ;
wire \inst1|nbus|Add0~32COUT1_120 ;
wire \inst1|nbus|Add0~20_combout ;
wire \inst1|nbus|Add0~22 ;
wire \inst1|nbus|Add0~22COUT1_121 ;
wire \inst1|nbus|Add0~100_combout ;
wire \inst1|nbus|Add0~102 ;
wire \inst1|nbus|Add0~102COUT1_122 ;
wire \inst1|nbus|Add0~95_combout ;
wire \inst1|nbus|Add0~97 ;
wire \inst1|nbus|Add0~97COUT1_123 ;
wire \inst1|nbus|Add0~85_combout ;
wire \inst1|nbus|Add0~87 ;
wire \inst1|nbus|Add0~75_combout ;
wire \inst1|nbus|Add0~77 ;
wire \inst1|nbus|Add0~77COUT1_124 ;
wire \inst1|nbus|Add0~65_combout ;
wire \inst1|nbus|Add0~67 ;
wire \inst1|nbus|Add0~67COUT1_125 ;
wire \inst1|nbus|Add0~55_combout ;
wire \inst1|nbus|Add0~57 ;
wire \inst1|nbus|Add0~57COUT1_126 ;
wire \inst1|nbus|Add0~45_combout ;
wire \inst1|nbus|Add0~47 ;
wire \inst1|nbus|Add0~47COUT1_127 ;
wire \inst1|nbus|Add0~35_combout ;
wire \inst1|nbus|addr_out[29]~5 ;
wire \inst1|nbus|Add0~37 ;
wire \inst1|nbus|Add0~25_combout ;
wire \inst1|nbus|Add0~27 ;
wire \inst1|nbus|Add0~27COUT1_128 ;
wire \inst1|nbus|Add0~15_combout ;
wire \inst1|nbus|Add0~17 ;
wire \inst1|nbus|Add0~17COUT1_129 ;
wire \inst1|nbus|Add0~10_combout ;
wire \inst1|nbus|Add0~12 ;
wire \inst1|nbus|Add0~12COUT1_130 ;
wire \inst1|nbus|Add0~5_combout ;
wire \inst1|nbus|Add0~7 ;
wire \inst1|nbus|Add0~7COUT1_131 ;
wire \inst1|nbus|Add0~0_combout ;
wire \inst1|data_addr[23]~6_combout ;
wire \inst1|data_addr[23]~7_combout ;
wire \inst1|ram_wr_data[1]~4_combout ;
wire \inst1|ram_wr_data[1]~5_combout ;
wire \inst|haddr_r[9]~0_combout ;
wire \inst|addr[12]~0_combout ;
wire \inst|addr[12]~1_combout ;
wire \inst|addr[11]~2_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|addr~4_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|WideOr12~0_combout ;
wire \inst|WideOr12~1_combout ;
wire \inst|addr[10]~3_combout ;
wire \inst|addr[10]~5_combout ;
wire \inst|addr[9]~6_combout ;
wire \inst|addr[9]~7_combout ;
wire \inst|addr[9]~8_combout ;
wire \inst|addr[9]~9_combout ;
wire \inst1|data_addr[9]~8_combout ;
wire \inst|addr[8]~10_combout ;
wire \inst|addr[8]~11_combout ;
wire \inst1|data_addr[4]~9_combout ;
wire \inst|addr[7]~12_combout ;
wire \inst|addr[7]~13_combout ;
wire \inst|addr[6]~14_combout ;
wire \inst|addr[6]~15_combout ;
wire \inst|addr[5]~16_combout ;
wire \inst|addr[5]~17_combout ;
wire \inst|addr[4]~18_combout ;
wire \inst|addr[4]~19_combout ;
wire \inst|addr[3]~20_combout ;
wire \inst|addr[3]~21_combout ;
wire \inst|addr[2]~22_combout ;
wire \inst|addr[2]~23_combout ;
wire \inst|addr[1]~24_combout ;
wire \inst|addr[1]~25_combout ;
wire \inst|addr[0]~26_combout ;
wire \inst|addr[0]~27_combout ;
wire \inst1|nbus|Add0~2 ;
wire \inst1|nbus|Add0~110_combout ;
wire \inst1|nbus|Add0~112 ;
wire \inst1|nbus|Add0~112COUT1_132 ;
wire \inst1|nbus|Add0~105_combout ;
wire \inst|bank_addr[1]~0_combout ;
wire \inst|bank_addr[0]~1_combout ;
wire \inst|wr_data_r~1_combout ;
wire \inst|Equal1~1_combout ;
wire \inst1|N64_data[15]~1_combout ;
wire [15:0] \inst1|ram_wr_data ;
wire [2:0] \inst1|slave_spi|bit_count ;
wire [2:0] \inst1|nbus|ALE_Hr ;
wire [31:0] \inst1|state ;
wire [31:0] \inst1|nbus|addr_out ;
wire [9:0] \inst|refresh_cnt ;
wire [2:0] \inst1|slave_spi|SCKr ;
wire [3:0] \inst|state_cnt ;
wire [2:0] \inst1|slave_spi|SSELr ;
wire [7:0] \inst1|spi_data_send ;
wire [7:0] \inst1|slave_spi|byte_data_sent ;
wire [15:0] \inst1|data ;
wire [7:0] \inst|command ;
wire [2:0] \inst1|nbus|ALE_Lr ;
wire [4:0] \inst|state ;
wire [15:0] \inst|rd_data_r ;
wire [23:0] \inst1|ram_wr_addr ;
wire [23:0] \inst1|ram_rd_addr ;
wire [7:0] \inst1|slave_spi|byte_data_recv ;
wire [15:0] \inst|wr_data_r ;
wire [15:0] \inst1|N64_data ;
wire [23:0] \inst|haddr_r ;
wire [23:0] \inst1|data_addr ;
wire [1:0] \inst1|slave_spi|MOSIr ;
wire [31:0] \inst1|nbus|state ;
wire [2:0] \inst1|nbus|READr ;


// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[15]~I (
	.datain(\inst|wr_data_r [15]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~0 ),
	.padio(RAM_data[15]));
// synopsys translate_off
defparam \RAM_data[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[14]~I (
	.datain(\inst|wr_data_r [14]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~1 ),
	.padio(RAM_data[14]));
// synopsys translate_off
defparam \RAM_data[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[13]~I (
	.datain(\inst|wr_data_r [13]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~2 ),
	.padio(RAM_data[13]));
// synopsys translate_off
defparam \RAM_data[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[12]~I (
	.datain(\inst|wr_data_r [12]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~3 ),
	.padio(RAM_data[12]));
// synopsys translate_off
defparam \RAM_data[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[11]~I (
	.datain(\inst|wr_data_r [11]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~4 ),
	.padio(RAM_data[11]));
// synopsys translate_off
defparam \RAM_data[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[10]~I (
	.datain(\inst|wr_data_r [10]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~5 ),
	.padio(RAM_data[10]));
// synopsys translate_off
defparam \RAM_data[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[9]~I (
	.datain(\inst|wr_data_r [9]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~6 ),
	.padio(RAM_data[9]));
// synopsys translate_off
defparam \RAM_data[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[8]~I (
	.datain(\inst|wr_data_r [8]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~7 ),
	.padio(RAM_data[8]));
// synopsys translate_off
defparam \RAM_data[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[7]~I (
	.datain(\inst|wr_data_r [7]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~8 ),
	.padio(RAM_data[7]));
// synopsys translate_off
defparam \RAM_data[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[6]~I (
	.datain(\inst|wr_data_r [6]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~9 ),
	.padio(RAM_data[6]));
// synopsys translate_off
defparam \RAM_data[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[5]~I (
	.datain(\inst|wr_data_r [5]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~10 ),
	.padio(RAM_data[5]));
// synopsys translate_off
defparam \RAM_data[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[4]~I (
	.datain(\inst|wr_data_r [4]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~11 ),
	.padio(RAM_data[4]));
// synopsys translate_off
defparam \RAM_data[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[3]~I (
	.datain(\inst|wr_data_r [3]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~12 ),
	.padio(RAM_data[3]));
// synopsys translate_off
defparam \RAM_data[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[2]~I (
	.datain(\inst|wr_data_r [2]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~13 ),
	.padio(RAM_data[2]));
// synopsys translate_off
defparam \RAM_data[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[1]~I (
	.datain(\inst|wr_data_r [1]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~14 ),
	.padio(RAM_data[1]));
// synopsys translate_off
defparam \RAM_data[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_data[0]~I (
	.datain(\inst|wr_data_r [0]),
	.oe(\inst|Equal1~1_combout ),
	.combout(\RAM_data~15 ),
	.padio(RAM_data[0]));
// synopsys translate_off
defparam \RAM_data[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[15]~I (
	.datain(\inst1|N64_data [15]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~0 ),
	.padio(N64_AD[15]));
// synopsys translate_off
defparam \N64_AD[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[14]~I (
	.datain(\inst1|N64_data [14]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~1 ),
	.padio(N64_AD[14]));
// synopsys translate_off
defparam \N64_AD[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[13]~I (
	.datain(\inst1|N64_data [13]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~2 ),
	.padio(N64_AD[13]));
// synopsys translate_off
defparam \N64_AD[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[12]~I (
	.datain(\inst1|N64_data [12]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~3 ),
	.padio(N64_AD[12]));
// synopsys translate_off
defparam \N64_AD[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[11]~I (
	.datain(\inst1|N64_data [11]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~4 ),
	.padio(N64_AD[11]));
// synopsys translate_off
defparam \N64_AD[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[10]~I (
	.datain(\inst1|N64_data [10]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~5 ),
	.padio(N64_AD[10]));
// synopsys translate_off
defparam \N64_AD[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[9]~I (
	.datain(\inst1|N64_data [9]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~6 ),
	.padio(N64_AD[9]));
// synopsys translate_off
defparam \N64_AD[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[8]~I (
	.datain(\inst1|N64_data [8]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~7 ),
	.padio(N64_AD[8]));
// synopsys translate_off
defparam \N64_AD[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[7]~I (
	.datain(\inst1|N64_data [7]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~8 ),
	.padio(N64_AD[7]));
// synopsys translate_off
defparam \N64_AD[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[6]~I (
	.datain(\inst1|N64_data [6]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~9 ),
	.padio(N64_AD[6]));
// synopsys translate_off
defparam \N64_AD[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[5]~I (
	.datain(\inst1|N64_data [5]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~10 ),
	.padio(N64_AD[5]));
// synopsys translate_off
defparam \N64_AD[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[4]~I (
	.datain(\inst1|N64_data [4]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~11 ),
	.padio(N64_AD[4]));
// synopsys translate_off
defparam \N64_AD[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[3]~I (
	.datain(\inst1|N64_data [3]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~12 ),
	.padio(N64_AD[3]));
// synopsys translate_off
defparam \N64_AD[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[2]~I (
	.datain(\inst1|N64_data [2]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~13 ),
	.padio(N64_AD[2]));
// synopsys translate_off
defparam \N64_AD[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[1]~I (
	.datain(\inst1|N64_data [1]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~14 ),
	.padio(N64_AD[1]));
// synopsys translate_off
defparam \N64_AD[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \N64_AD[0]~I (
	.datain(\inst1|N64_data [0]),
	.oe(!\N64_READ~combout ),
	.combout(\N64_AD~15 ),
	.padio(N64_AD[0]));
// synopsys translate_off
defparam \N64_AD[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCO_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCO_clk~combout ),
	.padio(MCO_clk));
// synopsys translate_off
defparam \MCO_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \inst1|slave_spi|SCKr[2] (
// Equation(s):
// \inst1|slave_spi|Equal1~0  = (((E1_SCKr[2] & !\inst1|slave_spi|SCKr [1])))
// \inst1|slave_spi|SCKr [2] = DFFEAS(\inst1|slave_spi|Equal1~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SCKr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|SCKr [1]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|Equal1~0 ),
	.regout(\inst1|slave_spi|SCKr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SCKr[2] .lut_mask = "00f0";
defparam \inst1|slave_spi|SCKr[2] .operation_mode = "normal";
defparam \inst1|slave_spi|SCKr[2] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SCKr[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SCKr[2] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SCKr[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SCK~combout ),
	.padio(SCK));
// synopsys translate_off
defparam \SCK~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \inst1|slave_spi|SCKr[0] (
// Equation(s):
// \inst1|slave_spi|SCKr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , , \SCK~combout , , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\SCK~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|SCKr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SCKr[0] .lut_mask = "0000";
defparam \inst1|slave_spi|SCKr[0] .operation_mode = "normal";
defparam \inst1|slave_spi|SCKr[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|SCKr[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SCKr[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|SCKr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \inst1|slave_spi|SCKr[1] (
// Equation(s):
// \inst1|slave_spi|byte_recv~0  = (!\inst1|slave_spi|SCKr [2] & (((E1_SCKr[1] & !\inst1|slave_spi|SSELr [1]))))
// \inst1|slave_spi|SCKr [1] = DFFEAS(\inst1|slave_spi|byte_recv~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SCKr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|SCKr [2]),
	.datab(vcc),
	.datac(\inst1|slave_spi|SCKr [0]),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|byte_recv~0 ),
	.regout(\inst1|slave_spi|SCKr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SCKr[1] .lut_mask = "0050";
defparam \inst1|slave_spi|SCKr[1] .operation_mode = "normal";
defparam \inst1|slave_spi|SCKr[1] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SCKr[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SCKr[1] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SCKr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \inst1|slave_spi|SSELr[2] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent[7]~13  = (!\inst1|slave_spi|SSELr [1] & ((\inst1|slave_spi|Equal1~0 ) # ((\inst1|slave_spi|data_change~regout  & E1_SSELr[2]))))
// \inst1|slave_spi|SSELr [2] = DFFEAS(\inst1|slave_spi|byte_data_sent[7]~13 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SSELr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|SSELr [1]),
	.datab(\inst1|slave_spi|data_change~regout ),
	.datac(\inst1|slave_spi|SSELr [1]),
	.datad(\inst1|slave_spi|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.regout(\inst1|slave_spi|SSELr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SSELr[2] .lut_mask = "5540";
defparam \inst1|slave_spi|SSELr[2] .operation_mode = "normal";
defparam \inst1|slave_spi|SSELr[2] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SSELr[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SSELr[2] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SSELr[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \SSEL~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\SSEL~combout ),
	.padio(SSEL));
// synopsys translate_off
defparam \SSEL~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \inst1|slave_spi|SSELr[0] (
// Equation(s):
// \inst1|slave_spi|SSELr [0] = DFFEAS((((\SSEL~combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SSEL~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|SSELr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SSELr[0] .lut_mask = "ff00";
defparam \inst1|slave_spi|SSELr[0] .operation_mode = "normal";
defparam \inst1|slave_spi|SSELr[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|SSELr[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SSELr[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|SSELr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \inst1|slave_spi|SSELr[1] (
// Equation(s):
// \inst1|slave_spi|always5~0  = (((E1_SSELr[1]) # (!\inst1|slave_spi|data_change~regout )) # (!\inst1|slave_spi|SSELr [2]))
// \inst1|slave_spi|SSELr [1] = DFFEAS(\inst1|slave_spi|always5~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|slave_spi|SSELr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|SSELr [2]),
	.datac(\inst1|slave_spi|SSELr [0]),
	.datad(\inst1|slave_spi|data_change~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|always5~0 ),
	.regout(\inst1|slave_spi|SSELr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|SSELr[1] .lut_mask = "f3ff";
defparam \inst1|slave_spi|SSELr[1] .operation_mode = "normal";
defparam \inst1|slave_spi|SSELr[1] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|SSELr[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|SSELr[1] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|SSELr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \inst1|slave_spi|data_change~0 (
// Equation(s):
// \inst1|slave_spi|data_change~0_combout  = ((\inst1|slave_spi|data_change~regout  & ((\inst1|slave_spi|SSELr [1]) # (!\inst1|slave_spi|SSELr [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|data_change~regout ),
	.datac(\inst1|slave_spi|SSELr [1]),
	.datad(\inst1|slave_spi|SSELr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|data_change~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|data_change~0 .lut_mask = "c0cc";
defparam \inst1|slave_spi|data_change~0 .operation_mode = "normal";
defparam \inst1|slave_spi|data_change~0 .output_mode = "comb_only";
defparam \inst1|slave_spi|data_change~0 .register_cascade_mode = "off";
defparam \inst1|slave_spi|data_change~0 .sum_lutc_input = "datac";
defparam \inst1|slave_spi|data_change~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \inst1|slave_spi|data_change~1 (
// Equation(s):
// \inst1|slave_spi|data_change~1_combout  = (((\inst1|slave_spi|SSELr [1]) # (\inst1|slave_spi|SCKr [1])) # (!\inst1|slave_spi|SCKr [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|slave_spi|SSELr [1]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|data_change~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|data_change~1 .lut_mask = "fff3";
defparam \inst1|slave_spi|data_change~1 .operation_mode = "normal";
defparam \inst1|slave_spi|data_change~1 .output_mode = "comb_only";
defparam \inst1|slave_spi|data_change~1 .register_cascade_mode = "off";
defparam \inst1|slave_spi|data_change~1 .sum_lutc_input = "datac";
defparam \inst1|slave_spi|data_change~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \inst1|slave_spi|bit_count[0] (
// Equation(s):
// \inst1|slave_spi|bit_count [0] = DFFEAS((!\inst1|slave_spi|SSELr [1] & (\inst1|slave_spi|bit_count [0] $ (((\inst1|slave_spi|SCKr [1] & !\inst1|slave_spi|SCKr [2]))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|SCKr [1]),
	.datab(\inst1|slave_spi|bit_count [0]),
	.datac(\inst1|slave_spi|SCKr [2]),
	.datad(\inst1|slave_spi|SSELr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|bit_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[0] .lut_mask = "00c6";
defparam \inst1|slave_spi|bit_count[0] .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|bit_count[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \inst1|slave_spi|bit_count[2]~1 (
// Equation(s):
// \inst1|slave_spi|bit_count[2]~1_combout  = ((\inst1|slave_spi|SSELr [1]) # ((!\inst1|slave_spi|SCKr [2] & \inst1|slave_spi|SCKr [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|SSELr [1]),
	.datac(\inst1|slave_spi|SCKr [2]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|bit_count[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[2]~1 .lut_mask = "cfcc";
defparam \inst1|slave_spi|bit_count[2]~1 .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[2]~1 .output_mode = "comb_only";
defparam \inst1|slave_spi|bit_count[2]~1 .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[2]~1 .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst1|slave_spi|bit_count[1] (
// Equation(s):
// \inst1|slave_spi|bit_count [1] = DFFEAS(((\inst1|slave_spi|bit_count [0] $ (\inst1|slave_spi|bit_count [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|bit_count[2]~1_combout , , , \inst1|slave_spi|SSELr [1], )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|bit_count [0]),
	.datad(\inst1|slave_spi|bit_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst1|slave_spi|SSELr [1]),
	.sload(gnd),
	.ena(\inst1|slave_spi|bit_count[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|bit_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[1] .lut_mask = "0ff0";
defparam \inst1|slave_spi|bit_count[1] .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[1] .output_mode = "reg_only";
defparam \inst1|slave_spi|bit_count[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[1] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \inst1|slave_spi|bit_count[2] (
// Equation(s):
// \inst1|slave_spi|bit_count [2] = DFFEAS(\inst1|slave_spi|bit_count [2] $ (((\inst1|slave_spi|bit_count [1] & ((\inst1|slave_spi|bit_count [0]))))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|bit_count[2]~1_combout , , , \inst1|slave_spi|SSELr [1], 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|bit_count [1]),
	.datab(\inst1|slave_spi|bit_count [2]),
	.datac(vcc),
	.datad(\inst1|slave_spi|bit_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst1|slave_spi|SSELr [1]),
	.sload(gnd),
	.ena(\inst1|slave_spi|bit_count[2]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|bit_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|bit_count[2] .lut_mask = "66cc";
defparam \inst1|slave_spi|bit_count[2] .operation_mode = "normal";
defparam \inst1|slave_spi|bit_count[2] .output_mode = "reg_only";
defparam \inst1|slave_spi|bit_count[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|bit_count[2] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|bit_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst1|slave_spi|byte_recv (
// Equation(s):
// \inst1|slave_spi|byte_recv~regout  = DFFEAS((\inst1|slave_spi|bit_count [1] & (\inst1|slave_spi|byte_recv~0  & (\inst1|slave_spi|bit_count [2] & \inst1|slave_spi|bit_count [0]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|bit_count [1]),
	.datab(\inst1|slave_spi|byte_recv~0 ),
	.datac(\inst1|slave_spi|bit_count [2]),
	.datad(\inst1|slave_spi|bit_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_recv~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_recv .lut_mask = "8000";
defparam \inst1|slave_spi|byte_recv .operation_mode = "normal";
defparam \inst1|slave_spi|byte_recv .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_recv .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_recv .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_recv .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \inst1|Equal6~0 (
// Equation(s):
// \inst1|Equal6~0_combout  = (((!\inst1|state [10] & !\inst1|state [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [10]),
	.datad(\inst1|state [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal6~0 .lut_mask = "000f";
defparam \inst1|Equal6~0 .operation_mode = "normal";
defparam \inst1|Equal6~0 .output_mode = "comb_only";
defparam \inst1|Equal6~0 .register_cascade_mode = "off";
defparam \inst1|Equal6~0 .sum_lutc_input = "datac";
defparam \inst1|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \inst1|Equal6~1 (
// Equation(s):
// \inst1|Equal6~1_combout  = (!\inst1|state [4] & (!\inst1|state [2] & (!\inst1|state [3] & !\inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [3]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal6~1 .lut_mask = "0001";
defparam \inst1|Equal6~1 .operation_mode = "normal";
defparam \inst1|Equal6~1 .output_mode = "comb_only";
defparam \inst1|Equal6~1 .register_cascade_mode = "off";
defparam \inst1|Equal6~1 .sum_lutc_input = "datac";
defparam \inst1|Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \inst1|ram_rst (
// Equation(s):
// \inst1|ram_rst~regout  = DFFEAS((\inst1|Equal6~0_combout  & ((\inst1|Equal6~1_combout  & ((\inst1|state [0]))) # (!\inst1|Equal6~1_combout  & (\inst1|ram_rst~regout )))) # (!\inst1|Equal6~0_combout  & (((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout 
// ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal6~0_combout ),
	.datab(\inst1|Equal6~1_combout ),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rst .lut_mask = "f870";
defparam \inst1|ram_rst .operation_mode = "normal";
defparam \inst1|ram_rst .output_mode = "reg_only";
defparam \inst1|ram_rst .register_cascade_mode = "off";
defparam \inst1|ram_rst .sum_lutc_input = "datac";
defparam \inst1|ram_rst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \inst|busy (
// Equation(s):
// \inst|busy~regout  = DFFEAS((((\inst1|ram_rst~regout  & \inst|state [4]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|busy~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|busy .lut_mask = "f000";
defparam \inst|busy .operation_mode = "normal";
defparam \inst|busy .output_mode = "reg_only";
defparam \inst|busy .register_cascade_mode = "off";
defparam \inst|busy .sum_lutc_input = "datac";
defparam \inst|busy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \inst1|Equal20~2 (
// Equation(s):
// \inst1|Equal20~2_combout  = (\inst1|state [0] & (\inst1|state [1] & (\inst1|state [3] & \inst1|Equal9~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [3]),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal20~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal20~2 .lut_mask = "8000";
defparam \inst1|Equal20~2 .operation_mode = "normal";
defparam \inst1|Equal20~2 .output_mode = "comb_only";
defparam \inst1|Equal20~2 .register_cascade_mode = "off";
defparam \inst1|Equal20~2 .sum_lutc_input = "datac";
defparam \inst1|Equal20~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \inst1|Equal7~1 (
// Equation(s):
// \inst1|Equal7~1_combout  = (((!\inst1|state [0] & \inst1|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal7~1 .lut_mask = "0f00";
defparam \inst1|Equal7~1 .operation_mode = "normal";
defparam \inst1|Equal7~1 .output_mode = "comb_only";
defparam \inst1|Equal7~1 .register_cascade_mode = "off";
defparam \inst1|Equal7~1 .sum_lutc_input = "datac";
defparam \inst1|Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \inst1|Equal7~0 (
// Equation(s):
// \inst1|Equal7~0_combout  = (!\inst1|state [4] & (((!\inst1|state [3]))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(vcc),
	.datac(\inst1|state [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal7~0 .lut_mask = "0505";
defparam \inst1|Equal7~0 .operation_mode = "normal";
defparam \inst1|Equal7~0 .output_mode = "comb_only";
defparam \inst1|Equal7~0 .register_cascade_mode = "off";
defparam \inst1|Equal7~0 .sum_lutc_input = "datac";
defparam \inst1|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \inst1|Equal7~2 (
// Equation(s):
// \inst1|Equal7~2_combout  = (!\inst1|state [2] & (\inst1|Equal7~1_combout  & (\inst1|Equal6~0_combout  & \inst1|Equal7~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|Equal7~1_combout ),
	.datac(\inst1|Equal6~0_combout ),
	.datad(\inst1|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal7~2 .lut_mask = "4000";
defparam \inst1|Equal7~2 .operation_mode = "normal";
defparam \inst1|Equal7~2 .output_mode = "comb_only";
defparam \inst1|Equal7~2 .register_cascade_mode = "off";
defparam \inst1|Equal7~2 .sum_lutc_input = "datac";
defparam \inst1|Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \inst1|Selector32~0 (
// Equation(s):
// \inst1|Selector32~0_combout  = (((!\inst1|state [3] & \inst|busy~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [3]),
	.datad(\inst|busy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~0 .lut_mask = "0f00";
defparam \inst1|Selector32~0 .operation_mode = "normal";
defparam \inst1|Selector32~0 .output_mode = "comb_only";
defparam \inst1|Selector32~0 .register_cascade_mode = "off";
defparam \inst1|Selector32~0 .sum_lutc_input = "datac";
defparam \inst1|Selector32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \inst1|Selector74~0 (
// Equation(s):
// \inst1|Selector74~0_combout  = ((\inst1|state [4] & ((\inst1|state [0]) # (\inst1|state [1]))) # (!\inst1|state [4] & ((!\inst1|state [1]) # (!\inst1|state [0])))) # (!\inst1|Selector32~0_combout )

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [1]),
	.datad(\inst1|Selector32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector74~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector74~0 .lut_mask = "bdff";
defparam \inst1|Selector74~0 .operation_mode = "normal";
defparam \inst1|Selector74~0 .output_mode = "comb_only";
defparam \inst1|Selector74~0 .register_cascade_mode = "off";
defparam \inst1|Selector74~0 .sum_lutc_input = "datac";
defparam \inst1|Selector74~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \inst1|Selector74~1 (
// Equation(s):
// \inst1|Selector74~1_combout  = (\inst1|ram_wr_enable~regout  & (((\inst1|state [2]) # (\inst1|Selector74~0_combout )) # (!\inst1|Equal6~0_combout )))

	.clk(gnd),
	.dataa(\inst1|Equal6~0_combout ),
	.datab(\inst1|ram_wr_enable~regout ),
	.datac(\inst1|state [2]),
	.datad(\inst1|Selector74~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector74~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector74~1 .lut_mask = "ccc4";
defparam \inst1|Selector74~1 .operation_mode = "normal";
defparam \inst1|Selector74~1 .output_mode = "comb_only";
defparam \inst1|Selector74~1 .register_cascade_mode = "off";
defparam \inst1|Selector74~1 .sum_lutc_input = "datac";
defparam \inst1|Selector74~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \inst1|ram_wr_enable (
// Equation(s):
// \inst1|ram_wr_enable~regout  = DFFEAS((\inst1|Selector74~1_combout ) # ((!\inst|busy~regout  & ((\inst1|Equal20~2_combout ) # (\inst1|Equal7~2_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|busy~regout ),
	.datab(\inst1|Equal20~2_combout ),
	.datac(\inst1|Equal7~2_combout ),
	.datad(\inst1|Selector74~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_enable .lut_mask = "ff54";
defparam \inst1|ram_wr_enable .operation_mode = "normal";
defparam \inst1|ram_wr_enable .output_mode = "reg_only";
defparam \inst1|ram_wr_enable .register_cascade_mode = "off";
defparam \inst1|ram_wr_enable .sum_lutc_input = "datac";
defparam \inst1|ram_wr_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \inst1|Selector99~0 (
// Equation(s):
// \inst1|Selector99~0_combout  = (\inst1|state [1] & ((\inst1|state [0]) # ((!\inst1|state [4]) # (!\inst1|state [2])))) # (!\inst1|state [1] & ((\inst1|state [4]) # ((\inst1|state [0] & !\inst1|state [2]))))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector99~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector99~0 .lut_mask = "bfce";
defparam \inst1|Selector99~0 .operation_mode = "normal";
defparam \inst1|Selector99~0 .output_mode = "comb_only";
defparam \inst1|Selector99~0 .register_cascade_mode = "off";
defparam \inst1|Selector99~0 .sum_lutc_input = "datac";
defparam \inst1|Selector99~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \inst1|Selector28~0 (
// Equation(s):
// \inst1|Selector28~0_combout  = (((\inst1|state [2] & \inst1|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector28~0 .lut_mask = "f000";
defparam \inst1|Selector28~0 .operation_mode = "normal";
defparam \inst1|Selector28~0 .output_mode = "comb_only";
defparam \inst1|Selector28~0 .register_cascade_mode = "off";
defparam \inst1|Selector28~0 .sum_lutc_input = "datac";
defparam \inst1|Selector28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \inst1|Equal9~1 (
// Equation(s):
// \inst1|Equal9~1_combout  = ((!\inst1|state [3] & (!\inst1|state [1] & !\inst1|state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal9~1 .lut_mask = "0003";
defparam \inst1|Equal9~1 .operation_mode = "normal";
defparam \inst1|Equal9~1 .output_mode = "comb_only";
defparam \inst1|Equal9~1 .register_cascade_mode = "off";
defparam \inst1|Equal9~1 .sum_lutc_input = "datac";
defparam \inst1|Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \inst1|Selector99~1 (
// Equation(s):
// \inst1|Selector99~1_combout  = (\inst1|Selector28~0_combout ) # (((\inst1|Equal9~1_combout ) # (!\inst1|Equal6~0_combout )) # (!\inst|busy~regout ))

	.clk(gnd),
	.dataa(\inst1|Selector28~0_combout ),
	.datab(\inst|busy~regout ),
	.datac(\inst1|Equal9~1_combout ),
	.datad(\inst1|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector99~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector99~1 .lut_mask = "fbff";
defparam \inst1|Selector99~1 .operation_mode = "normal";
defparam \inst1|Selector99~1 .output_mode = "comb_only";
defparam \inst1|Selector99~1 .register_cascade_mode = "off";
defparam \inst1|Selector99~1 .sum_lutc_input = "datac";
defparam \inst1|Selector99~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N8
maxii_lcell \inst1|nbus|ALE_Hr[2] (
// Equation(s):
// \inst1|nbus|addr_ready_out~1  = (D1_ALE_Hr[2] & (\inst1|nbus|READr [1] $ ((!\inst1|nbus|READr [2])))) # (!D1_ALE_Hr[2] & (!\inst1|nbus|ALE_Hr [1] & (\inst1|nbus|READr [1] $ (!\inst1|nbus|READr [2]))))
// \inst1|nbus|ALE_Hr [2] = DFFEAS(\inst1|nbus|addr_ready_out~1 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|nbus|ALE_Hr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|READr [1]),
	.datab(\inst1|nbus|READr [2]),
	.datac(\inst1|nbus|ALE_Hr [1]),
	.datad(\inst1|nbus|ALE_Hr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|addr_ready_out~1 ),
	.regout(\inst1|nbus|ALE_Hr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|ALE_Hr[2] .lut_mask = "9099";
defparam \inst1|nbus|ALE_Hr[2] .operation_mode = "normal";
defparam \inst1|nbus|ALE_Hr[2] .output_mode = "reg_and_comb";
defparam \inst1|nbus|ALE_Hr[2] .register_cascade_mode = "off";
defparam \inst1|nbus|ALE_Hr[2] .sum_lutc_input = "qfbk";
defparam \inst1|nbus|ALE_Hr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N1
maxii_lcell \inst1|nbus|state[10]~2 (
// Equation(s):
// \inst1|nbus|state[10]~2_combout  = (\inst1|nbus|ALE_Hr [1] & (!\inst1|nbus|ALE_Hr [2] & ((\inst1|nbus|state [1]) # (!\inst1|nbus|state [0])))) # (!\inst1|nbus|ALE_Hr [1] & (!\inst1|nbus|state [1] & (\inst1|nbus|state [0] & \inst1|nbus|ALE_Hr [2])))

	.clk(gnd),
	.dataa(\inst1|nbus|ALE_Hr [1]),
	.datab(\inst1|nbus|state [1]),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|ALE_Hr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|state[10]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|state[10]~2 .lut_mask = "108a";
defparam \inst1|nbus|state[10]~2 .operation_mode = "normal";
defparam \inst1|nbus|state[10]~2 .output_mode = "comb_only";
defparam \inst1|nbus|state[10]~2 .register_cascade_mode = "off";
defparam \inst1|nbus|state[10]~2 .sum_lutc_input = "datac";
defparam \inst1|nbus|state[10]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N5
maxii_lcell \inst1|nbus|Equal5~0 (
// Equation(s):
// \inst1|nbus|Equal5~0_combout  = (((\inst1|nbus|state [1] & !\inst1|nbus|state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Equal5~0 .lut_mask = "00f0";
defparam \inst1|nbus|Equal5~0 .operation_mode = "normal";
defparam \inst1|nbus|Equal5~0 .output_mode = "comb_only";
defparam \inst1|nbus|Equal5~0 .register_cascade_mode = "off";
defparam \inst1|nbus|Equal5~0 .sum_lutc_input = "datac";
defparam \inst1|nbus|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N64_ALE_L~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\N64_ALE_L~combout ),
	.padio(N64_ALE_L));
// synopsys translate_off
defparam \N64_ALE_L~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxii_lcell \inst1|nbus|ALE_Lr[0] (
// Equation(s):
// \inst1|nbus|ALE_Lr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , , \N64_ALE_L~combout , , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\N64_ALE_L~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|ALE_Lr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|ALE_Lr[0] .lut_mask = "0000";
defparam \inst1|nbus|ALE_Lr[0] .operation_mode = "normal";
defparam \inst1|nbus|ALE_Lr[0] .output_mode = "reg_only";
defparam \inst1|nbus|ALE_Lr[0] .register_cascade_mode = "off";
defparam \inst1|nbus|ALE_Lr[0] .sum_lutc_input = "datac";
defparam \inst1|nbus|ALE_Lr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxii_lcell \inst1|nbus|ALE_Lr[1] (
// Equation(s):
// \inst1|nbus|addr_out[11]~8  = ((\inst1|nbus|Equal5~0_combout  & (\inst1|nbus|ALE_Lr [2] & !D1_ALE_Lr[1]))) # (!\inst1|nbus|addr_out[29]~4 )
// \inst1|nbus|ALE_Lr [1] = DFFEAS(\inst1|nbus|addr_out[11]~8 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|nbus|ALE_Lr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|Equal5~0_combout ),
	.datab(\inst1|nbus|ALE_Lr [2]),
	.datac(\inst1|nbus|ALE_Lr [0]),
	.datad(\inst1|nbus|addr_out[29]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|addr_out[11]~8 ),
	.regout(\inst1|nbus|ALE_Lr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|ALE_Lr[1] .lut_mask = "08ff";
defparam \inst1|nbus|ALE_Lr[1] .operation_mode = "normal";
defparam \inst1|nbus|ALE_Lr[1] .output_mode = "reg_and_comb";
defparam \inst1|nbus|ALE_Lr[1] .register_cascade_mode = "off";
defparam \inst1|nbus|ALE_Lr[1] .sum_lutc_input = "qfbk";
defparam \inst1|nbus|ALE_Lr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N2
maxii_lcell \inst1|nbus|ALE_Lr[2] (
// Equation(s):
// \inst1|nbus|Selector0~0  = (\inst1|nbus|state [0] & (((\inst1|nbus|state [1])))) # (!\inst1|nbus|state [0] & (((!\inst1|nbus|ALE_Lr [1] & D1_ALE_Lr[2])) # (!\inst1|nbus|state [1])))
// \inst1|nbus|ALE_Lr [2] = DFFEAS(\inst1|nbus|Selector0~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|nbus|ALE_Lr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|ALE_Lr [1]),
	.datab(\inst1|nbus|state [0]),
	.datac(\inst1|nbus|ALE_Lr [1]),
	.datad(\inst1|nbus|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Selector0~0 ),
	.regout(\inst1|nbus|ALE_Lr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|ALE_Lr[2] .lut_mask = "dc33";
defparam \inst1|nbus|ALE_Lr[2] .operation_mode = "normal";
defparam \inst1|nbus|ALE_Lr[2] .output_mode = "reg_and_comb";
defparam \inst1|nbus|ALE_Lr[2] .register_cascade_mode = "off";
defparam \inst1|nbus|ALE_Lr[2] .sum_lutc_input = "qfbk";
defparam \inst1|nbus|ALE_Lr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxii_lcell \inst1|nbus|addr_out[11]~6 (
// Equation(s):
// \inst1|nbus|addr_out[11]~6_combout  = (((\inst1|nbus|ALE_Lr [1])) # (!\inst1|nbus|ALE_Lr [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|ALE_Lr [2]),
	.datac(vcc),
	.datad(\inst1|nbus|ALE_Lr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|addr_out[11]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[11]~6 .lut_mask = "ff33";
defparam \inst1|nbus|addr_out[11]~6 .operation_mode = "normal";
defparam \inst1|nbus|addr_out[11]~6 .output_mode = "comb_only";
defparam \inst1|nbus|addr_out[11]~6 .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[11]~6 .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[11]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N4
maxii_lcell \inst1|nbus|state[1] (
// Equation(s):
// \inst1|nbus|state [1] = DFFEAS((\inst1|nbus|state [0] & (\inst1|nbus|state[10]~2_combout  $ (((\inst1|nbus|state [1]))))) # (!\inst1|nbus|state [0] & (((\inst1|nbus|addr_out[11]~6_combout  & \inst1|nbus|state [1])))), GLOBAL(\MCO_clk~combout ), VCC, , , , 
// , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state[10]~2_combout ),
	.datab(\inst1|nbus|addr_out[11]~6_combout ),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|state[1] .lut_mask = "5ac0";
defparam \inst1|nbus|state[1] .operation_mode = "normal";
defparam \inst1|nbus|state[1] .output_mode = "reg_only";
defparam \inst1|nbus|state[1] .register_cascade_mode = "off";
defparam \inst1|nbus|state[1] .sum_lutc_input = "datac";
defparam \inst1|nbus|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N7
maxii_lcell \inst1|nbus|READr[2] (
// Equation(s):
// \inst1|nbus|addr_out[29]~4  = ((\inst1|nbus|state [0]) # ((D1_READr[2]) # (\inst1|nbus|state [1]))) # (!\inst1|nbus|READr [1])
// \inst1|nbus|READr [2] = DFFEAS(\inst1|nbus|addr_out[29]~4 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|nbus|READr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|READr [1]),
	.datab(\inst1|nbus|state [0]),
	.datac(\inst1|nbus|READr [1]),
	.datad(\inst1|nbus|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|addr_out[29]~4 ),
	.regout(\inst1|nbus|READr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|READr[2] .lut_mask = "fffd";
defparam \inst1|nbus|READr[2] .operation_mode = "normal";
defparam \inst1|nbus|READr[2] .output_mode = "reg_and_comb";
defparam \inst1|nbus|READr[2] .register_cascade_mode = "off";
defparam \inst1|nbus|READr[2] .sum_lutc_input = "qfbk";
defparam \inst1|nbus|READr[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N64_ALE_H~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\N64_ALE_H~combout ),
	.padio(N64_ALE_H));
// synopsys translate_off
defparam \N64_ALE_H~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y1_N4
maxii_lcell \inst1|nbus|ALE_Hr[0] (
// Equation(s):
// \inst1|nbus|ALE_Hr [0] = DFFEAS((((\N64_ALE_H~combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\N64_ALE_H~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|ALE_Hr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|ALE_Hr[0] .lut_mask = "ff00";
defparam \inst1|nbus|ALE_Hr[0] .operation_mode = "normal";
defparam \inst1|nbus|ALE_Hr[0] .output_mode = "reg_only";
defparam \inst1|nbus|ALE_Hr[0] .register_cascade_mode = "off";
defparam \inst1|nbus|ALE_Hr[0] .sum_lutc_input = "datac";
defparam \inst1|nbus|ALE_Hr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
maxii_lcell \inst1|nbus|Equal5~1 (
// Equation(s):
// \inst1|nbus|Equal5~1_combout  = (((\inst1|nbus|state [0] & !\inst1|nbus|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Equal5~1 .lut_mask = "00f0";
defparam \inst1|nbus|Equal5~1 .operation_mode = "normal";
defparam \inst1|nbus|Equal5~1 .output_mode = "comb_only";
defparam \inst1|nbus|Equal5~1 .register_cascade_mode = "off";
defparam \inst1|nbus|Equal5~1 .sum_lutc_input = "datac";
defparam \inst1|nbus|Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N3
maxii_lcell \inst1|nbus|ALE_Hr[1] (
// Equation(s):
// \inst1|nbus|addr_out[29]~5  = ((\inst1|nbus|ALE_Hr [2] & (!D1_ALE_Hr[1] & \inst1|nbus|Equal5~1_combout ))) # (!\inst1|nbus|addr_out[29]~4 )
// \inst1|nbus|ALE_Hr [1] = DFFEAS(\inst1|nbus|addr_out[29]~5 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|nbus|ALE_Hr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|ALE_Hr [2]),
	.datab(\inst1|nbus|addr_out[29]~4 ),
	.datac(\inst1|nbus|ALE_Hr [0]),
	.datad(\inst1|nbus|Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|addr_out[29]~5 ),
	.regout(\inst1|nbus|ALE_Hr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|ALE_Hr[1] .lut_mask = "3b33";
defparam \inst1|nbus|ALE_Hr[1] .operation_mode = "normal";
defparam \inst1|nbus|ALE_Hr[1] .output_mode = "reg_and_comb";
defparam \inst1|nbus|ALE_Hr[1] .register_cascade_mode = "off";
defparam \inst1|nbus|ALE_Hr[1] .sum_lutc_input = "qfbk";
defparam \inst1|nbus|ALE_Hr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N0
maxii_lcell \inst1|nbus|state[0] (
// Equation(s):
// \inst1|nbus|state [0] = DFFEAS((\inst1|nbus|ALE_Hr [1] & ((\inst1|nbus|state [0]) # ((!\inst1|nbus|state [1] & !\inst1|nbus|ALE_Hr [2])))) # (!\inst1|nbus|ALE_Hr [1] & (\inst1|nbus|state [0] & ((\inst1|nbus|state [1]) # (!\inst1|nbus|ALE_Hr [2])))), 
// GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|ALE_Hr [1]),
	.datab(\inst1|nbus|state [1]),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|ALE_Hr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|state[0] .lut_mask = "e0f2";
defparam \inst1|nbus|state[0] .operation_mode = "normal";
defparam \inst1|nbus|state[0] .output_mode = "reg_only";
defparam \inst1|nbus|state[0] .register_cascade_mode = "off";
defparam \inst1|nbus|state[0] .sum_lutc_input = "datac";
defparam \inst1|nbus|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N64_READ~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\N64_READ~combout ),
	.padio(N64_READ));
// synopsys translate_off
defparam \N64_READ~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y1_N6
maxii_lcell \inst1|nbus|READr[0] (
// Equation(s):
// \inst1|nbus|READr [0] = DFFEAS((((\N64_READ~combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\N64_READ~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|READr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|READr[0] .lut_mask = "ff00";
defparam \inst1|nbus|READr[0] .operation_mode = "normal";
defparam \inst1|nbus|READr[0] .output_mode = "reg_only";
defparam \inst1|nbus|READr[0] .register_cascade_mode = "off";
defparam \inst1|nbus|READr[0] .sum_lutc_input = "datac";
defparam \inst1|nbus|READr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
maxii_lcell \inst1|nbus|READr[1] (
// Equation(s):
// \inst1|nbus|addr_ready_out~0  = (\inst1|nbus|Selector0~0  & ((\inst1|nbus|Equal5~0_combout ) # ((!\inst1|nbus|READr [2] & D1_READr[1]))))
// \inst1|nbus|READr [1] = DFFEAS(\inst1|nbus|addr_ready_out~0 , GLOBAL(\MCO_clk~combout ), VCC, , , \inst1|nbus|READr [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|READr [2]),
	.datab(\inst1|nbus|Equal5~0_combout ),
	.datac(\inst1|nbus|READr [0]),
	.datad(\inst1|nbus|Selector0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|addr_ready_out~0 ),
	.regout(\inst1|nbus|READr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|READr[1] .lut_mask = "dc00";
defparam \inst1|nbus|READr[1] .operation_mode = "normal";
defparam \inst1|nbus|READr[1] .output_mode = "reg_and_comb";
defparam \inst1|nbus|READr[1] .register_cascade_mode = "off";
defparam \inst1|nbus|READr[1] .sum_lutc_input = "qfbk";
defparam \inst1|nbus|READr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \inst1|nbus|addr_ready_out (
// Equation(s):
// \inst1|nbus|addr_ready_out~regout  = DFFEAS((\inst1|nbus|addr_ready_out~0 ) # ((\inst1|nbus|addr_ready_out~regout  & ((\inst1|nbus|addr_ready_out~1 ) # (!\inst1|nbus|Selector0~0 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_ready_out~regout ),
	.datab(\inst1|nbus|addr_ready_out~1 ),
	.datac(\inst1|nbus|Selector0~0 ),
	.datad(\inst1|nbus|addr_ready_out~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_ready_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_ready_out .lut_mask = "ff8a";
defparam \inst1|nbus|addr_ready_out .operation_mode = "normal";
defparam \inst1|nbus|addr_ready_out .output_mode = "reg_only";
defparam \inst1|nbus|addr_ready_out .register_cascade_mode = "off";
defparam \inst1|nbus|addr_ready_out .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_ready_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \inst1|ram_rd_addr~0 (
// Equation(s):
// \inst1|ram_rd_addr~0_combout  = (!\inst1|slave_spi|byte_recv~regout  & (((\inst1|nbus|addr_ready_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|nbus|addr_ready_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ram_rd_addr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr~0 .lut_mask = "5500";
defparam \inst1|ram_rd_addr~0 .operation_mode = "normal";
defparam \inst1|ram_rd_addr~0 .output_mode = "comb_only";
defparam \inst1|ram_rd_addr~0 .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr~0 .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \inst1|Equal12~3 (
// Equation(s):
// \inst1|Equal12~3_combout  = (\inst1|state [0] & (\inst1|state [1] & (\inst1|Equal9~0_combout  & !\inst1|state [3])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal12~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal12~3 .lut_mask = "0080";
defparam \inst1|Equal12~3 .operation_mode = "normal";
defparam \inst1|Equal12~3 .output_mode = "comb_only";
defparam \inst1|Equal12~3 .register_cascade_mode = "off";
defparam \inst1|Equal12~3 .sum_lutc_input = "datac";
defparam \inst1|Equal12~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \inst1|Equal25~1 (
// Equation(s):
// \inst1|Equal25~1_combout  = ((!\inst1|state [5] & (\inst1|state [4] & !\inst1|state [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [5]),
	.datac(\inst1|state [4]),
	.datad(\inst1|state [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal25~1 .lut_mask = "0030";
defparam \inst1|Equal25~1 .operation_mode = "normal";
defparam \inst1|Equal25~1 .output_mode = "comb_only";
defparam \inst1|Equal25~1 .register_cascade_mode = "off";
defparam \inst1|Equal25~1 .sum_lutc_input = "datac";
defparam \inst1|Equal25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \inst1|Equal25~0 (
// Equation(s):
// \inst1|Equal25~0_combout  = (((\inst1|state [2] & !\inst1|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal25~0 .lut_mask = "00f0";
defparam \inst1|Equal25~0 .operation_mode = "normal";
defparam \inst1|Equal25~0 .output_mode = "comb_only";
defparam \inst1|Equal25~0 .register_cascade_mode = "off";
defparam \inst1|Equal25~0 .sum_lutc_input = "datac";
defparam \inst1|Equal25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \inst1|Equal25~2 (
// Equation(s):
// \inst1|Equal25~2_combout  = (\inst1|state [0] & (!\inst1|state [3] & (\inst1|Equal25~1_combout  & \inst1|Equal25~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal25~1_combout ),
	.datad(\inst1|Equal25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal25~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal25~2 .lut_mask = "2000";
defparam \inst1|Equal25~2 .operation_mode = "normal";
defparam \inst1|Equal25~2 .output_mode = "comb_only";
defparam \inst1|Equal25~2 .register_cascade_mode = "off";
defparam \inst1|Equal25~2 .sum_lutc_input = "datac";
defparam \inst1|Equal25~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \inst1|Selector99~2 (
// Equation(s):
// \inst1|Selector99~2_combout  = ((\inst1|Equal25~2_combout ) # ((\inst1|Equal9~0_combout  & \inst1|Equal9~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|Equal9~1_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector99~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector99~2 .lut_mask = "ffc0";
defparam \inst1|Selector99~2 .operation_mode = "normal";
defparam \inst1|Selector99~2 .output_mode = "comb_only";
defparam \inst1|Selector99~2 .register_cascade_mode = "off";
defparam \inst1|Selector99~2 .sum_lutc_input = "datac";
defparam \inst1|Selector99~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \inst1|Selector99~3 (
// Equation(s):
// \inst1|Selector99~3_combout  = (\inst1|ram_rd_addr~0_combout  & ((\inst1|Equal12~3_combout ) # ((!\inst|busy~regout  & \inst1|Selector99~2_combout )))) # (!\inst1|ram_rd_addr~0_combout  & (!\inst|busy~regout  & ((\inst1|Selector99~2_combout ))))

	.clk(gnd),
	.dataa(\inst1|ram_rd_addr~0_combout ),
	.datab(\inst|busy~regout ),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Selector99~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector99~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector99~3 .lut_mask = "b3a0";
defparam \inst1|Selector99~3 .operation_mode = "normal";
defparam \inst1|Selector99~3 .output_mode = "comb_only";
defparam \inst1|Selector99~3 .register_cascade_mode = "off";
defparam \inst1|Selector99~3 .sum_lutc_input = "datac";
defparam \inst1|Selector99~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \inst1|ram_rd_enable (
// Equation(s):
// \inst1|ram_rd_enable~regout  = DFFEAS((\inst1|Selector99~3_combout ) # ((\inst1|ram_rd_enable~regout  & ((\inst1|Selector99~0_combout ) # (\inst1|Selector99~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_enable~regout ),
	.datab(\inst1|Selector99~0_combout ),
	.datac(\inst1|Selector99~1_combout ),
	.datad(\inst1|Selector99~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_enable .lut_mask = "ffa8";
defparam \inst1|ram_rd_enable .operation_mode = "normal";
defparam \inst1|ram_rd_enable .output_mode = "reg_only";
defparam \inst1|ram_rd_enable .register_cascade_mode = "off";
defparam \inst1|ram_rd_enable .sum_lutc_input = "datac";
defparam \inst1|ram_rd_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \inst|command~4 (
// Equation(s):
// \inst|command~4_combout  = (!\inst1|ram_wr_enable~regout  & (((!\inst1|ram_rd_enable~regout ))))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command~4 .lut_mask = "0505";
defparam \inst|command~4 .operation_mode = "normal";
defparam \inst|command~4 .output_mode = "comb_only";
defparam \inst|command~4 .register_cascade_mode = "off";
defparam \inst|command~4 .sum_lutc_input = "datac";
defparam \inst|command~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = (\inst|state [0] & ((\inst|state [1] & (!\inst|state [2])) # (!\inst|state [1] & ((\inst|state [3]))))) # (!\inst|state [0] & (((\inst|state [2] & \inst|state [3]))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [1]),
	.datac(\inst|state [2]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr2~0 .lut_mask = "7a08";
defparam \inst|WideOr2~0 .operation_mode = "normal";
defparam \inst|WideOr2~0 .output_mode = "comb_only";
defparam \inst|WideOr2~0 .register_cascade_mode = "off";
defparam \inst|WideOr2~0 .sum_lutc_input = "datac";
defparam \inst|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \inst|command[4]~5 (
// Equation(s):
// \inst|command[4]~5_combout  = ((!\inst|state [3] & (!\inst|state [2] & \inst|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [3]),
	.datac(\inst|state [2]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4]~5 .lut_mask = "0300";
defparam \inst|command[4]~5 .operation_mode = "normal";
defparam \inst|command[4]~5 .output_mode = "comb_only";
defparam \inst|command[4]~5 .register_cascade_mode = "off";
defparam \inst|command[4]~5 .sum_lutc_input = "datac";
defparam \inst|command[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \inst|state[2]~13 (
// Equation(s):
// \inst|state[2]~13_combout  = (\inst|state [4] & (((\inst|command[4]~5_combout  & \inst|state [0])))) # (!\inst|state [4] & (\inst|WideOr2~0_combout ))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|WideOr2~0_combout ),
	.datac(\inst|command[4]~5_combout ),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[2]~13 .lut_mask = "e444";
defparam \inst|state[2]~13 .operation_mode = "normal";
defparam \inst|state[2]~13 .output_mode = "comb_only";
defparam \inst|state[2]~13 .register_cascade_mode = "off";
defparam \inst|state[2]~13 .sum_lutc_input = "datac";
defparam \inst|state[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \inst|Equal7~0 (
// Equation(s):
// \inst|Equal7~0_combout  = (!\inst|state [1] & (((!\inst|state [4] & !\inst|state [3]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(vcc),
	.datac(\inst|state [4]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal7~0 .lut_mask = "0005";
defparam \inst|Equal7~0 .operation_mode = "normal";
defparam \inst|Equal7~0 .output_mode = "comb_only";
defparam \inst|Equal7~0 .register_cascade_mode = "off";
defparam \inst|Equal7~0 .sum_lutc_input = "datac";
defparam \inst|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \inst|state[4]~1 (
// Equation(s):
// \inst|state[4]~1_combout  = (\inst1|ram_rst~regout  & ((\inst|state [0]) # ((\inst|state [2]) # (!\inst|Equal7~0_combout ))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [2]),
	.datac(\inst|Equal7~0_combout ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4]~1 .lut_mask = "ef00";
defparam \inst|state[4]~1 .operation_mode = "normal";
defparam \inst|state[4]~1 .output_mode = "comb_only";
defparam \inst|state[4]~1 .register_cascade_mode = "off";
defparam \inst|state[4]~1 .sum_lutc_input = "datac";
defparam \inst|state[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \inst|state[2] (
// Equation(s):
// \inst|state [2] = DFFEAS((\inst|state[4]~1_combout  & ((\inst|WideNor0~combout  & (\inst|state [2])) # (!\inst|WideNor0~combout  & ((\inst|state[2]~13_combout ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [2]),
	.datab(\inst|WideNor0~combout ),
	.datac(\inst|state[2]~13_combout ),
	.datad(\inst|state[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[2] .lut_mask = "b800";
defparam \inst|state[2] .operation_mode = "normal";
defparam \inst|state[2] .output_mode = "reg_only";
defparam \inst|state[2] .register_cascade_mode = "off";
defparam \inst|state[2] .sum_lutc_input = "datac";
defparam \inst|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (\inst|state [2]) # ((\inst|state [0] & (\inst|state [1] & \inst|state [3])))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [1]),
	.datac(\inst|state [2]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = "f8f0";
defparam \inst|WideOr0~0 .operation_mode = "normal";
defparam \inst|WideOr0~0 .output_mode = "comb_only";
defparam \inst|WideOr0~0 .register_cascade_mode = "off";
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
defparam \inst|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \inst|state[4]~2 (
// Equation(s):
// \inst|state[4]~2_combout  = (\inst|state [4] & (((!\inst|WideOr0~0_combout  & \inst1|ram_rst~regout )) # (!\inst|state[4]~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|WideOr0~0_combout ),
	.datac(\inst|state[4]~0_combout ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4]~2 .lut_mask = "2a0a";
defparam \inst|state[4]~2 .operation_mode = "normal";
defparam \inst|state[4]~2 .output_mode = "comb_only";
defparam \inst|state[4]~2 .register_cascade_mode = "off";
defparam \inst|state[4]~2 .sum_lutc_input = "datac";
defparam \inst|state[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \inst|refresh_cnt[9]~22 (
// Equation(s):
// \inst|refresh_cnt[9]~22_combout  = ((!\inst|state [0] & (\inst|state [2] & \inst|Equal7~0_combout ))) # (!\inst1|ram_rst~regout )

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [2]),
	.datac(\inst|Equal7~0_combout ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|refresh_cnt[9]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|refresh_cnt[9]~22 .lut_mask = "40ff";
defparam \inst|refresh_cnt[9]~22 .operation_mode = "normal";
defparam \inst|refresh_cnt[9]~22 .output_mode = "comb_only";
defparam \inst|refresh_cnt[9]~22 .register_cascade_mode = "off";
defparam \inst|refresh_cnt[9]~22 .sum_lutc_input = "datac";
defparam \inst|refresh_cnt[9]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \inst|refresh_cnt[0] (
// Equation(s):
// \inst|refresh_cnt [0] = DFFEAS(((!\inst|refresh_cnt [0])), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , )
// \inst|refresh_cnt[0]~5  = CARRY(((\inst|refresh_cnt [0])))
// \inst|refresh_cnt[0]~5COUT1_24  = CARRY(((\inst|refresh_cnt [0])))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [0]),
	.cout(),
	.cout0(\inst|refresh_cnt[0]~5 ),
	.cout1(\inst|refresh_cnt[0]~5COUT1_24 ));
// synopsys translate_off
defparam \inst|refresh_cnt[0] .lut_mask = "33cc";
defparam \inst|refresh_cnt[0] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[0] .output_mode = "reg_only";
defparam \inst|refresh_cnt[0] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[0] .sum_lutc_input = "datac";
defparam \inst|refresh_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \inst|refresh_cnt[1] (
// Equation(s):
// \inst|refresh_cnt [1] = DFFEAS((\inst|refresh_cnt [1] $ ((\inst|refresh_cnt[0]~5 ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , )
// \inst|refresh_cnt[1]~7  = CARRY(((!\inst|refresh_cnt[0]~5 ) # (!\inst|refresh_cnt [1])))
// \inst|refresh_cnt[1]~7COUT1_25  = CARRY(((!\inst|refresh_cnt[0]~5COUT1_24 ) # (!\inst|refresh_cnt [1])))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[0]~5 ),
	.cin1(\inst|refresh_cnt[0]~5COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [1]),
	.cout(),
	.cout0(\inst|refresh_cnt[1]~7 ),
	.cout1(\inst|refresh_cnt[1]~7COUT1_25 ));
// synopsys translate_off
defparam \inst|refresh_cnt[1] .cin0_used = "true";
defparam \inst|refresh_cnt[1] .cin1_used = "true";
defparam \inst|refresh_cnt[1] .lut_mask = "3c3f";
defparam \inst|refresh_cnt[1] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[1] .output_mode = "reg_only";
defparam \inst|refresh_cnt[1] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[1] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \inst|refresh_cnt[2] (
// Equation(s):
// \inst|refresh_cnt [2] = DFFEAS((\inst|refresh_cnt [2] $ ((!\inst|refresh_cnt[1]~7 ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , )
// \inst|refresh_cnt[2]~9  = CARRY(((\inst|refresh_cnt [2] & !\inst|refresh_cnt[1]~7 )))
// \inst|refresh_cnt[2]~9COUT1_26  = CARRY(((\inst|refresh_cnt [2] & !\inst|refresh_cnt[1]~7COUT1_25 )))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[1]~7 ),
	.cin1(\inst|refresh_cnt[1]~7COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [2]),
	.cout(),
	.cout0(\inst|refresh_cnt[2]~9 ),
	.cout1(\inst|refresh_cnt[2]~9COUT1_26 ));
// synopsys translate_off
defparam \inst|refresh_cnt[2] .cin0_used = "true";
defparam \inst|refresh_cnt[2] .cin1_used = "true";
defparam \inst|refresh_cnt[2] .lut_mask = "c30c";
defparam \inst|refresh_cnt[2] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[2] .output_mode = "reg_only";
defparam \inst|refresh_cnt[2] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[2] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \inst|refresh_cnt[3] (
// Equation(s):
// \inst|refresh_cnt [3] = DFFEAS(\inst|refresh_cnt [3] $ ((((\inst|refresh_cnt[2]~9 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , )
// \inst|refresh_cnt[3]~11  = CARRY(((!\inst|refresh_cnt[2]~9 )) # (!\inst|refresh_cnt [3]))
// \inst|refresh_cnt[3]~11COUT1_27  = CARRY(((!\inst|refresh_cnt[2]~9COUT1_26 )) # (!\inst|refresh_cnt [3]))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[2]~9 ),
	.cin1(\inst|refresh_cnt[2]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [3]),
	.cout(),
	.cout0(\inst|refresh_cnt[3]~11 ),
	.cout1(\inst|refresh_cnt[3]~11COUT1_27 ));
// synopsys translate_off
defparam \inst|refresh_cnt[3] .cin0_used = "true";
defparam \inst|refresh_cnt[3] .cin1_used = "true";
defparam \inst|refresh_cnt[3] .lut_mask = "5a5f";
defparam \inst|refresh_cnt[3] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[3] .output_mode = "reg_only";
defparam \inst|refresh_cnt[3] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[3] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \inst|refresh_cnt[4] (
// Equation(s):
// \inst|refresh_cnt [4] = DFFEAS(\inst|refresh_cnt [4] $ ((((!\inst|refresh_cnt[3]~11 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , )
// \inst|refresh_cnt[4]~13  = CARRY((\inst|refresh_cnt [4] & ((!\inst|refresh_cnt[3]~11COUT1_27 ))))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|refresh_cnt[3]~11 ),
	.cin1(\inst|refresh_cnt[3]~11COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [4]),
	.cout(\inst|refresh_cnt[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|refresh_cnt[4] .cin0_used = "true";
defparam \inst|refresh_cnt[4] .cin1_used = "true";
defparam \inst|refresh_cnt[4] .lut_mask = "a50a";
defparam \inst|refresh_cnt[4] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[4] .output_mode = "reg_only";
defparam \inst|refresh_cnt[4] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[4] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \inst|refresh_cnt[5] (
// Equation(s):
// \inst|refresh_cnt [5] = DFFEAS(\inst|refresh_cnt [5] $ ((((\inst|refresh_cnt[4]~13 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , )
// \inst|refresh_cnt[5]~15  = CARRY(((!\inst|refresh_cnt[4]~13 )) # (!\inst|refresh_cnt [5]))
// \inst|refresh_cnt[5]~15COUT1_28  = CARRY(((!\inst|refresh_cnt[4]~13 )) # (!\inst|refresh_cnt [5]))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [5]),
	.cout(),
	.cout0(\inst|refresh_cnt[5]~15 ),
	.cout1(\inst|refresh_cnt[5]~15COUT1_28 ));
// synopsys translate_off
defparam \inst|refresh_cnt[5] .cin_used = "true";
defparam \inst|refresh_cnt[5] .lut_mask = "5a5f";
defparam \inst|refresh_cnt[5] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[5] .output_mode = "reg_only";
defparam \inst|refresh_cnt[5] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[5] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \inst|refresh_cnt[6] (
// Equation(s):
// \inst|refresh_cnt [6] = DFFEAS(\inst|refresh_cnt [6] $ ((((!(!\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[5]~15 ) # (\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[5]~15COUT1_28 ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout 
// , )
// \inst|refresh_cnt[6]~17  = CARRY((\inst|refresh_cnt [6] & ((!\inst|refresh_cnt[5]~15 ))))
// \inst|refresh_cnt[6]~17COUT1_29  = CARRY((\inst|refresh_cnt [6] & ((!\inst|refresh_cnt[5]~15COUT1_28 ))))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~13 ),
	.cin0(\inst|refresh_cnt[5]~15 ),
	.cin1(\inst|refresh_cnt[5]~15COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [6]),
	.cout(),
	.cout0(\inst|refresh_cnt[6]~17 ),
	.cout1(\inst|refresh_cnt[6]~17COUT1_29 ));
// synopsys translate_off
defparam \inst|refresh_cnt[6] .cin0_used = "true";
defparam \inst|refresh_cnt[6] .cin1_used = "true";
defparam \inst|refresh_cnt[6] .cin_used = "true";
defparam \inst|refresh_cnt[6] .lut_mask = "a50a";
defparam \inst|refresh_cnt[6] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[6] .output_mode = "reg_only";
defparam \inst|refresh_cnt[6] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[6] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \inst|refresh_cnt[7] (
// Equation(s):
// \inst|refresh_cnt [7] = DFFEAS((\inst|refresh_cnt [7] $ (((!\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[6]~17 ) # (\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[6]~17COUT1_29 )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , 
// )
// \inst|refresh_cnt[7]~19  = CARRY(((!\inst|refresh_cnt[6]~17 ) # (!\inst|refresh_cnt [7])))
// \inst|refresh_cnt[7]~19COUT1_30  = CARRY(((!\inst|refresh_cnt[6]~17COUT1_29 ) # (!\inst|refresh_cnt [7])))

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~13 ),
	.cin0(\inst|refresh_cnt[6]~17 ),
	.cin1(\inst|refresh_cnt[6]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [7]),
	.cout(),
	.cout0(\inst|refresh_cnt[7]~19 ),
	.cout1(\inst|refresh_cnt[7]~19COUT1_30 ));
// synopsys translate_off
defparam \inst|refresh_cnt[7] .cin0_used = "true";
defparam \inst|refresh_cnt[7] .cin1_used = "true";
defparam \inst|refresh_cnt[7] .cin_used = "true";
defparam \inst|refresh_cnt[7] .lut_mask = "3c3f";
defparam \inst|refresh_cnt[7] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[7] .output_mode = "reg_only";
defparam \inst|refresh_cnt[7] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[7] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \inst|refresh_cnt[8] (
// Equation(s):
// \inst|refresh_cnt [8] = DFFEAS(\inst|refresh_cnt [8] $ ((((!(!\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[7]~19 ) # (\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[7]~19COUT1_30 ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout 
// , )
// \inst|refresh_cnt[8]~21  = CARRY((\inst|refresh_cnt [8] & ((!\inst|refresh_cnt[7]~19 ))))
// \inst|refresh_cnt[8]~21COUT1_31  = CARRY((\inst|refresh_cnt [8] & ((!\inst|refresh_cnt[7]~19COUT1_30 ))))

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~13 ),
	.cin0(\inst|refresh_cnt[7]~19 ),
	.cin1(\inst|refresh_cnt[7]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [8]),
	.cout(),
	.cout0(\inst|refresh_cnt[8]~21 ),
	.cout1(\inst|refresh_cnt[8]~21COUT1_31 ));
// synopsys translate_off
defparam \inst|refresh_cnt[8] .cin0_used = "true";
defparam \inst|refresh_cnt[8] .cin1_used = "true";
defparam \inst|refresh_cnt[8] .cin_used = "true";
defparam \inst|refresh_cnt[8] .lut_mask = "a50a";
defparam \inst|refresh_cnt[8] .operation_mode = "arithmetic";
defparam \inst|refresh_cnt[8] .output_mode = "reg_only";
defparam \inst|refresh_cnt[8] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[8] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \inst|refresh_cnt[9] (
// Equation(s):
// \inst|refresh_cnt [9] = DFFEAS((((!\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[8]~21 ) # (\inst|refresh_cnt[4]~13  & \inst|refresh_cnt[8]~21COUT1_31 ) $ (\inst|refresh_cnt [9]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , \inst|refresh_cnt[9]~22_combout , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|refresh_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|refresh_cnt[9]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|refresh_cnt[4]~13 ),
	.cin0(\inst|refresh_cnt[8]~21 ),
	.cin1(\inst|refresh_cnt[8]~21COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|refresh_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|refresh_cnt[9] .cin0_used = "true";
defparam \inst|refresh_cnt[9] .cin1_used = "true";
defparam \inst|refresh_cnt[9] .cin_used = "true";
defparam \inst|refresh_cnt[9] .lut_mask = "0ff0";
defparam \inst|refresh_cnt[9] .operation_mode = "normal";
defparam \inst|refresh_cnt[9] .output_mode = "reg_only";
defparam \inst|refresh_cnt[9] .register_cascade_mode = "off";
defparam \inst|refresh_cnt[9] .sum_lutc_input = "cin";
defparam \inst|refresh_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (((!\inst|refresh_cnt [4]) # (!\inst|refresh_cnt [6])) # (!\inst|refresh_cnt [5]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|refresh_cnt [5]),
	.datac(\inst|refresh_cnt [6]),
	.datad(\inst|refresh_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = "3fff";
defparam \inst|LessThan0~1 .operation_mode = "normal";
defparam \inst|LessThan0~1 .output_mode = "comb_only";
defparam \inst|LessThan0~1 .register_cascade_mode = "off";
defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
defparam \inst|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (!\inst|refresh_cnt [3] & (((!\inst|refresh_cnt [0]) # (!\inst|refresh_cnt [2])) # (!\inst|refresh_cnt [1])))

	.clk(gnd),
	.dataa(\inst|refresh_cnt [1]),
	.datab(\inst|refresh_cnt [2]),
	.datac(\inst|refresh_cnt [0]),
	.datad(\inst|refresh_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = "007f";
defparam \inst|LessThan0~0 .operation_mode = "normal";
defparam \inst|LessThan0~0 .output_mode = "comb_only";
defparam \inst|LessThan0~0 .register_cascade_mode = "off";
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
defparam \inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = ((!\inst|refresh_cnt [7] & ((\inst|LessThan0~1_combout ) # (\inst|LessThan0~0_combout )))) # (!\inst|refresh_cnt [8])

	.clk(gnd),
	.dataa(\inst|refresh_cnt [7]),
	.datab(\inst|refresh_cnt [8]),
	.datac(\inst|LessThan0~1_combout ),
	.datad(\inst|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~2 .lut_mask = "7773";
defparam \inst|LessThan0~2 .operation_mode = "normal";
defparam \inst|LessThan0~2 .output_mode = "comb_only";
defparam \inst|LessThan0~2 .register_cascade_mode = "off";
defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
defparam \inst|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \inst|state[4]~3 (
// Equation(s):
// \inst|state[4]~3_combout  = (!\inst|refresh_cnt [9] & (\inst|LessThan0~2_combout  & ((!\inst|Equal7~1_combout ))))

	.clk(gnd),
	.dataa(\inst|refresh_cnt [9]),
	.datab(\inst|LessThan0~2_combout ),
	.datac(vcc),
	.datad(\inst|Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4]~3 .lut_mask = "0044";
defparam \inst|state[4]~3 .operation_mode = "normal";
defparam \inst|state[4]~3 .output_mode = "comb_only";
defparam \inst|state[4]~3 .register_cascade_mode = "off";
defparam \inst|state[4]~3 .sum_lutc_input = "datac";
defparam \inst|state[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \inst|state[4] (
// Equation(s):
// \inst|state [4] = DFFEAS((\inst|state[4]~2_combout ) # ((\inst1|ram_rst~regout  & (!\inst|command~4_combout  & \inst|state[4]~3_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst|command~4_combout ),
	.datac(\inst|state[4]~2_combout ),
	.datad(\inst|state[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4] .lut_mask = "f2f0";
defparam \inst|state[4] .operation_mode = "normal";
defparam \inst|state[4] .output_mode = "reg_only";
defparam \inst|state[4] .register_cascade_mode = "off";
defparam \inst|state[4] .sum_lutc_input = "datac";
defparam \inst|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \inst|state[0]~8 (
// Equation(s):
// \inst|state[0]~8_combout  = ((\inst|state [4]) # ((\inst|state [1] & !\inst|state [2])))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(vcc),
	.datac(\inst|state [4]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~8 .lut_mask = "f0fa";
defparam \inst|state[0]~8 .operation_mode = "normal";
defparam \inst|state[0]~8 .output_mode = "comb_only";
defparam \inst|state[0]~8 .register_cascade_mode = "off";
defparam \inst|state[0]~8 .sum_lutc_input = "datac";
defparam \inst|state[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \inst|state[0]~9 (
// Equation(s):
// \inst|state[0]~9_combout  = (\inst|state[0]~8_combout  & (!\inst|state [0] & ((!\inst|state [2])))) # (!\inst|state[0]~8_combout  & (\inst|state [3] & ((!\inst|state [2]) # (!\inst|state [0]))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [3]),
	.datac(\inst|state[0]~8_combout ),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~9 .lut_mask = "045c";
defparam \inst|state[0]~9 .operation_mode = "normal";
defparam \inst|state[0]~9 .output_mode = "comb_only";
defparam \inst|state[0]~9 .register_cascade_mode = "off";
defparam \inst|state[0]~9 .sum_lutc_input = "datac";
defparam \inst|state[0]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_combout  = (((\inst|refresh_cnt [9]) # (!\inst|LessThan0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|refresh_cnt [9]),
	.datad(\inst|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LessThan0~3 .lut_mask = "f0ff";
defparam \inst|LessThan0~3 .operation_mode = "normal";
defparam \inst|LessThan0~3 .output_mode = "comb_only";
defparam \inst|LessThan0~3 .register_cascade_mode = "off";
defparam \inst|LessThan0~3 .sum_lutc_input = "datac";
defparam \inst|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \inst|state[0]~10 (
// Equation(s):
// \inst|state[0]~10_combout  = ((!\inst|state [0] & (\inst|WideNor0~combout  & \inst|state[4]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [0]),
	.datac(\inst|WideNor0~combout ),
	.datad(\inst|state[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~10 .lut_mask = "3000";
defparam \inst|state[0]~10 .operation_mode = "normal";
defparam \inst|state[0]~10 .output_mode = "comb_only";
defparam \inst|state[0]~10 .register_cascade_mode = "off";
defparam \inst|state[0]~10 .sum_lutc_input = "datac";
defparam \inst|state[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \inst|state[0]~11 (
// Equation(s):
// \inst|state[0]~11_combout  = (\inst|Equal7~1_combout  & (\inst|state[0]~9_combout  & ((!\inst|state[0]~10_combout )))) # (!\inst|Equal7~1_combout  & (((\inst|LessThan0~3_combout ))))

	.clk(gnd),
	.dataa(\inst|Equal7~1_combout ),
	.datab(\inst|state[0]~9_combout ),
	.datac(\inst|LessThan0~3_combout ),
	.datad(\inst|state[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0]~11 .lut_mask = "50d8";
defparam \inst|state[0]~11 .operation_mode = "normal";
defparam \inst|state[0]~11 .output_mode = "comb_only";
defparam \inst|state[0]~11 .register_cascade_mode = "off";
defparam \inst|state[0]~11 .sum_lutc_input = "datac";
defparam \inst|state[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \inst|state[0] (
// Equation(s):
// \inst|state [0] = DFFEAS((\inst1|ram_rst~regout  & ((\inst|state[0]~11_combout ) # ((\inst|state [0] & !\inst|state[4]~0_combout )))) # (!\inst1|ram_rst~regout  & (\inst|state [0] & (!\inst|state[4]~0_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(\inst|state [0]),
	.datac(\inst|state[4]~0_combout ),
	.datad(\inst|state[0]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[0] .lut_mask = "ae0c";
defparam \inst|state[0] .operation_mode = "normal";
defparam \inst|state[0] .output_mode = "reg_only";
defparam \inst|state[0] .register_cascade_mode = "off";
defparam \inst|state[0] .sum_lutc_input = "datac";
defparam \inst|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \inst|Equal7~1 (
// Equation(s):
// \inst|Equal7~1_combout  = (\inst|state [0]) # (((\inst|state [2]) # (!\inst|Equal7~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(vcc),
	.datac(\inst|state [2]),
	.datad(\inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal7~1 .lut_mask = "faff";
defparam \inst|Equal7~1 .operation_mode = "normal";
defparam \inst|Equal7~1 .output_mode = "comb_only";
defparam \inst|Equal7~1 .register_cascade_mode = "off";
defparam \inst|Equal7~1 .sum_lutc_input = "datac";
defparam \inst|Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \inst|WideOr6~0 (
// Equation(s):
// \inst|WideOr6~0_combout  = (\inst|state [4] & (((!\inst|state [2])))) # (!\inst|state [4] & (\inst|state [3] & ((\inst|state [1]) # (\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [1]),
	.datac(\inst|state [2]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr6~0 .lut_mask = "5e0a";
defparam \inst|WideOr6~0 .operation_mode = "normal";
defparam \inst|WideOr6~0 .output_mode = "comb_only";
defparam \inst|WideOr6~0 .register_cascade_mode = "off";
defparam \inst|WideOr6~0 .sum_lutc_input = "datac";
defparam \inst|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \inst|state_cnt_nxt[0]~1 (
// Equation(s):
// \inst|state_cnt_nxt[0]~1_combout  = (\inst|state [0] & (!\inst|state [4] & (\inst|command[4]~5_combout ))) # (!\inst|state [0] & (((\inst|WideOr6~0_combout ))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [0]),
	.datac(\inst|command[4]~5_combout ),
	.datad(\inst|WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state_cnt_nxt[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt_nxt[0]~1 .lut_mask = "7340";
defparam \inst|state_cnt_nxt[0]~1 .operation_mode = "normal";
defparam \inst|state_cnt_nxt[0]~1 .output_mode = "comb_only";
defparam \inst|state_cnt_nxt[0]~1 .register_cascade_mode = "off";
defparam \inst|state_cnt_nxt[0]~1 .sum_lutc_input = "datac";
defparam \inst|state_cnt_nxt[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \inst|state_cnt_nxt[0]~2 (
// Equation(s):
// \inst|state_cnt_nxt[0]~2_combout  = ((!\inst|WideNor0~combout  & (\inst|Equal7~1_combout  & \inst|state_cnt_nxt[0]~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|WideNor0~combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|state_cnt_nxt[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state_cnt_nxt[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt_nxt[0]~2 .lut_mask = "3000";
defparam \inst|state_cnt_nxt[0]~2 .operation_mode = "normal";
defparam \inst|state_cnt_nxt[0]~2 .output_mode = "comb_only";
defparam \inst|state_cnt_nxt[0]~2 .register_cascade_mode = "off";
defparam \inst|state_cnt_nxt[0]~2 .sum_lutc_input = "datac";
defparam \inst|state_cnt_nxt[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \inst|state_cnt[0] (
// Equation(s):
// \inst|state_cnt [0] = DFFEAS((\inst|WideNor0~combout  & (!\inst|state_cnt [0])) # (!\inst|WideNor0~combout  & (((\inst|state_cnt_nxt[0]~2_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state_cnt [0]),
	.datab(\inst|WideNor0~combout ),
	.datac(vcc),
	.datad(\inst|state_cnt_nxt[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[0] .lut_mask = "7744";
defparam \inst|state_cnt[0] .operation_mode = "normal";
defparam \inst|state_cnt[0] .output_mode = "reg_only";
defparam \inst|state_cnt[0] .register_cascade_mode = "off";
defparam \inst|state_cnt[0] .sum_lutc_input = "datac";
defparam \inst|state_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = ((\inst|state_cnt [1] $ (\inst|state_cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state_cnt [1]),
	.datad(\inst|state_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = "0ff0";
defparam \inst|Add0~2 .operation_mode = "normal";
defparam \inst|Add0~2 .output_mode = "comb_only";
defparam \inst|Add0~2 .register_cascade_mode = "off";
defparam \inst|Add0~2 .sum_lutc_input = "datac";
defparam \inst|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = (\inst|state [0] & (\inst|state [1] & (!\inst|state [2] & !\inst|state [3]))) # (!\inst|state [0] & (\inst|state [3] & (\inst|state [1] $ (\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [1]),
	.datac(\inst|state [2]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr5~0 .lut_mask = "1408";
defparam \inst|WideOr5~0 .operation_mode = "normal";
defparam \inst|WideOr5~0 .output_mode = "comb_only";
defparam \inst|WideOr5~0 .register_cascade_mode = "off";
defparam \inst|WideOr5~0 .sum_lutc_input = "datac";
defparam \inst|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \inst|state_cnt_nxt[1]~0 (
// Equation(s):
// \inst|state_cnt_nxt[1]~0_combout  = (!\inst|state [4] & (!\inst|WideNor0~combout  & (\inst|Equal7~1_combout  & \inst|WideOr5~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|WideNor0~combout ),
	.datac(\inst|Equal7~1_combout ),
	.datad(\inst|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state_cnt_nxt[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt_nxt[1]~0 .lut_mask = "1000";
defparam \inst|state_cnt_nxt[1]~0 .operation_mode = "normal";
defparam \inst|state_cnt_nxt[1]~0 .output_mode = "comb_only";
defparam \inst|state_cnt_nxt[1]~0 .register_cascade_mode = "off";
defparam \inst|state_cnt_nxt[1]~0 .sum_lutc_input = "datac";
defparam \inst|state_cnt_nxt[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \inst|state_cnt[1] (
// Equation(s):
// \inst|state_cnt [1] = DFFEAS((\inst|WideNor0~combout  & (!\inst|Add0~2_combout )) # (!\inst|WideNor0~combout  & (((\inst|state_cnt_nxt[1]~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|Add0~2_combout ),
	.datab(\inst|WideNor0~combout ),
	.datac(vcc),
	.datad(\inst|state_cnt_nxt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[1] .lut_mask = "7744";
defparam \inst|state_cnt[1] .operation_mode = "normal";
defparam \inst|state_cnt[1] .output_mode = "reg_only";
defparam \inst|state_cnt[1] .register_cascade_mode = "off";
defparam \inst|state_cnt[1] .sum_lutc_input = "datac";
defparam \inst|state_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = (\inst|state_cnt [2] $ (((\inst|state_cnt [1]) # (\inst|state_cnt [0]))))

	.clk(gnd),
	.dataa(\inst|state_cnt [1]),
	.datab(vcc),
	.datac(\inst|state_cnt [2]),
	.datad(\inst|state_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = "0f5a";
defparam \inst|Add0~1 .operation_mode = "normal";
defparam \inst|Add0~1 .output_mode = "comb_only";
defparam \inst|Add0~1 .register_cascade_mode = "off";
defparam \inst|Add0~1 .sum_lutc_input = "datac";
defparam \inst|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \inst|state_cnt[2] (
// Equation(s):
// \inst|state_cnt [2] = DFFEAS((\inst|WideNor0~combout  & (!\inst|Add0~1_combout )) # (!\inst|WideNor0~combout  & (((\inst|state_cnt_nxt[1]~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|Add0~1_combout ),
	.datab(\inst|WideNor0~combout ),
	.datac(vcc),
	.datad(\inst|state_cnt_nxt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[2] .lut_mask = "7744";
defparam \inst|state_cnt[2] .operation_mode = "normal";
defparam \inst|state_cnt[2] .output_mode = "reg_only";
defparam \inst|state_cnt[2] .register_cascade_mode = "off";
defparam \inst|state_cnt[2] .sum_lutc_input = "datac";
defparam \inst|state_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|state_cnt [3] $ (((\inst|state_cnt [2]) # ((\inst|state_cnt [1]) # (\inst|state_cnt [0]))))

	.clk(gnd),
	.dataa(\inst|state_cnt [2]),
	.datab(\inst|state_cnt [3]),
	.datac(\inst|state_cnt [1]),
	.datad(\inst|state_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = "3336";
defparam \inst|Add0~0 .operation_mode = "normal";
defparam \inst|Add0~0 .output_mode = "comb_only";
defparam \inst|Add0~0 .register_cascade_mode = "off";
defparam \inst|Add0~0 .sum_lutc_input = "datac";
defparam \inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \inst|state_cnt[3] (
// Equation(s):
// \inst|state_cnt [3] = DFFEAS(((\inst|WideNor0~combout  & ((!\inst|Add0~0_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst|WideNor0~combout ),
	.datac(vcc),
	.datad(\inst|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state_cnt[3] .lut_mask = "00cc";
defparam \inst|state_cnt[3] .operation_mode = "normal";
defparam \inst|state_cnt[3] .output_mode = "reg_only";
defparam \inst|state_cnt[3] .register_cascade_mode = "off";
defparam \inst|state_cnt[3] .sum_lutc_input = "datac";
defparam \inst|state_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = (\inst|state_cnt [2]) # ((\inst|state_cnt [3]) # ((\inst|state_cnt [1]) # (\inst|state_cnt [0])))

	.clk(gnd),
	.dataa(\inst|state_cnt [2]),
	.datab(\inst|state_cnt [3]),
	.datac(\inst|state_cnt [1]),
	.datad(\inst|state_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideNor0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideNor0 .lut_mask = "fffe";
defparam \inst|WideNor0 .operation_mode = "normal";
defparam \inst|WideNor0 .output_mode = "comb_only";
defparam \inst|WideNor0 .register_cascade_mode = "off";
defparam \inst|WideNor0 .sum_lutc_input = "datac";
defparam \inst|WideNor0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \inst|state[4]~0 (
// Equation(s):
// \inst|state[4]~0_combout  = (((!\inst|Equal7~1_combout ) # (!\inst|WideNor0~combout ))) # (!\inst1|ram_rst~regout )

	.clk(gnd),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(\inst|WideNor0~combout ),
	.datad(\inst|Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[4]~0 .lut_mask = "5fff";
defparam \inst|state[4]~0 .operation_mode = "normal";
defparam \inst|state[4]~0 .output_mode = "comb_only";
defparam \inst|state[4]~0 .register_cascade_mode = "off";
defparam \inst|state[4]~0 .sum_lutc_input = "datac";
defparam \inst|state[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = (\inst|state [4] & ((\inst|state [2]) # ((\inst|state [1] & \inst|state [0])))) # (!\inst|state [4] & (\inst|state [0] & (\inst|state [1] $ (!\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr1~0 .lut_mask = "e9c0";
defparam \inst|WideOr1~0 .operation_mode = "normal";
defparam \inst|WideOr1~0 .output_mode = "comb_only";
defparam \inst|WideOr1~0 .register_cascade_mode = "off";
defparam \inst|WideOr1~0 .sum_lutc_input = "datac";
defparam \inst|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \inst|state[3]~15 (
// Equation(s):
// \inst|state[3]~15_combout  = ((\inst|state [0] & (\inst|state [2] & \inst|Equal7~0_combout ))) # (!\inst1|ram_rst~regout )

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [2]),
	.datac(\inst|Equal7~0_combout ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3]~15 .lut_mask = "80ff";
defparam \inst|state[3]~15 .operation_mode = "normal";
defparam \inst|state[3]~15 .output_mode = "comb_only";
defparam \inst|state[3]~15 .register_cascade_mode = "off";
defparam \inst|state[3]~15 .sum_lutc_input = "datac";
defparam \inst|state[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \inst|state[3]~16 (
// Equation(s):
// \inst|state[3]~16_combout  = (\inst|state[3]~15_combout ) # ((\inst1|ram_wr_enable~regout  & (!\inst1|ram_rd_enable~regout  & \inst|state[4]~3_combout )))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(\inst|state[3]~15_combout ),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst|state[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[3]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3]~16 .lut_mask = "cecc";
defparam \inst|state[3]~16 .operation_mode = "normal";
defparam \inst|state[3]~16 .output_mode = "comb_only";
defparam \inst|state[3]~16 .register_cascade_mode = "off";
defparam \inst|state[3]~16 .sum_lutc_input = "datac";
defparam \inst|state[3]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \inst|state[3] (
// Equation(s):
// \inst|state [3] = DFFEAS((\inst|state[4]~0_combout  & ((\inst|state[3]~16_combout ) # ((\inst|state [3] & !\inst|WideOr1~0_combout )))) # (!\inst|state[4]~0_combout  & (\inst|state [3])), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [3]),
	.datab(\inst|state[4]~0_combout ),
	.datac(\inst|WideOr1~0_combout ),
	.datad(\inst|state[3]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[3] .lut_mask = "ee2a";
defparam \inst|state[3] .operation_mode = "normal";
defparam \inst|state[3] .output_mode = "reg_only";
defparam \inst|state[3] .register_cascade_mode = "off";
defparam \inst|state[3] .sum_lutc_input = "datac";
defparam \inst|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \inst|state[1]~5 (
// Equation(s):
// \inst|state[1]~5_combout  = (\inst|state [4] & (((\inst|state [2])))) # (!\inst|state [4] & ((\inst|state [1] & (!\inst|state [3] & \inst|state [2])) # (!\inst|state [1] & (\inst|state [3] & !\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [3]),
	.datac(\inst|state [4]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[1]~5 .lut_mask = "f204";
defparam \inst|state[1]~5 .operation_mode = "normal";
defparam \inst|state[1]~5 .output_mode = "comb_only";
defparam \inst|state[1]~5 .register_cascade_mode = "off";
defparam \inst|state[1]~5 .sum_lutc_input = "datac";
defparam \inst|state[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \inst|state[1]~6 (
// Equation(s):
// \inst|state[1]~6_combout  = (\inst|WideNor0~combout  & (((\inst|state[1]~5_combout )))) # (!\inst|WideNor0~combout  & (((\inst|state [0] & !\inst|state[1]~5_combout ))))

	.clk(gnd),
	.dataa(\inst|WideNor0~combout ),
	.datab(vcc),
	.datac(\inst|state [0]),
	.datad(\inst|state[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|state[1]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[1]~6 .lut_mask = "aa50";
defparam \inst|state[1]~6 .operation_mode = "normal";
defparam \inst|state[1]~6 .output_mode = "comb_only";
defparam \inst|state[1]~6 .register_cascade_mode = "off";
defparam \inst|state[1]~6 .sum_lutc_input = "datac";
defparam \inst|state[1]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \inst|state[1] (
// Equation(s):
// \inst|state [1] = DFFEAS((\inst|state[4]~1_combout  & ((\inst|state [1] & (\inst|state[1]~5_combout  $ (!\inst|state[1]~6_combout ))) # (!\inst|state [1] & (!\inst|state[1]~5_combout  & \inst|state[1]~6_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , 
// , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|state [1]),
	.datab(\inst|state[1]~5_combout ),
	.datac(\inst|state[1]~6_combout ),
	.datad(\inst|state[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|state[1] .lut_mask = "9200";
defparam \inst|state[1] .operation_mode = "normal";
defparam \inst|state[1] .output_mode = "reg_only";
defparam \inst|state[1] .register_cascade_mode = "off";
defparam \inst|state[1] .sum_lutc_input = "datac";
defparam \inst|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (((\inst|state [2] & !\inst|state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [2]),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = "00f0";
defparam \inst|Equal2~0 .operation_mode = "normal";
defparam \inst|Equal2~0 .output_mode = "comb_only";
defparam \inst|Equal2~0 .register_cascade_mode = "off";
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
defparam \inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \inst|Equal2~1 (
// Equation(s):
// \inst|Equal2~1_combout  = (\inst|state [1]) # (((\inst|state [3]) # (!\inst|Equal2~0_combout )) # (!\inst|state [4]))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [4]),
	.datac(\inst|state [3]),
	.datad(\inst|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal2~1 .lut_mask = "fbff";
defparam \inst|Equal2~1 .operation_mode = "normal";
defparam \inst|Equal2~1 .output_mode = "comb_only";
defparam \inst|Equal2~1 .register_cascade_mode = "off";
defparam \inst|Equal2~1 .sum_lutc_input = "datac";
defparam \inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \inst|rd_ready_r (
// Equation(s):
// \inst|rd_ready_r~regout  = DFFEAS((((!\inst|Equal2~1_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_rst~regout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Equal2~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_rst~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_ready_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_ready_r .lut_mask = "0f0f";
defparam \inst|rd_ready_r .operation_mode = "normal";
defparam \inst|rd_ready_r .output_mode = "reg_only";
defparam \inst|rd_ready_r .register_cascade_mode = "off";
defparam \inst|rd_ready_r .sum_lutc_input = "datac";
defparam \inst|rd_ready_r .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \inst1|Selector32~3 (
// Equation(s):
// \inst1|Selector32~3_combout  = (\inst1|state [3] & ((\inst1|state [2] & (\inst1|slave_spi|byte_recv~regout )) # (!\inst1|state [2] & ((\inst|rd_ready_r~regout ))))) # (!\inst1|state [3] & (((!\inst1|state [2]))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst|rd_ready_r~regout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~3 .lut_mask = "a0cf";
defparam \inst1|Selector32~3 .operation_mode = "normal";
defparam \inst1|Selector32~3 .output_mode = "comb_only";
defparam \inst1|Selector32~3 .register_cascade_mode = "off";
defparam \inst1|Selector32~3 .sum_lutc_input = "datac";
defparam \inst1|Selector32~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \inst1|Selector32~4 (
// Equation(s):
// \inst1|Selector32~4_combout  = (!\inst1|state [4] & (\inst1|state [0] & ((\inst1|Selector32~3_combout ) # (\inst1|Selector32~0_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [0]),
	.datac(\inst1|Selector32~3_combout ),
	.datad(\inst1|Selector32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~4 .lut_mask = "4440";
defparam \inst1|Selector32~4 .operation_mode = "normal";
defparam \inst1|Selector32~4 .output_mode = "comb_only";
defparam \inst1|Selector32~4 .register_cascade_mode = "off";
defparam \inst1|Selector32~4 .sum_lutc_input = "datac";
defparam \inst1|Selector32~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \inst1|Selector32~1 (
// Equation(s):
// \inst1|Selector32~1_combout  = (\inst1|state [0] & ((\inst1|state [3] & ((!\inst1|slave_spi|busy_out~regout ))) # (!\inst1|state [3] & (!\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst|busy~regout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~1 .lut_mask = "1d00";
defparam \inst1|Selector32~1 .operation_mode = "normal";
defparam \inst1|Selector32~1 .output_mode = "comb_only";
defparam \inst1|Selector32~1 .register_cascade_mode = "off";
defparam \inst1|Selector32~1 .sum_lutc_input = "datac";
defparam \inst1|Selector32~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \inst1|Selector31~0 (
// Equation(s):
// \inst1|Selector31~0_combout  = ((!\inst1|state [0] & (!\inst1|state [3] & \inst|busy~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [3]),
	.datad(\inst|busy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~0 .lut_mask = "0300";
defparam \inst1|Selector31~0 .operation_mode = "normal";
defparam \inst1|Selector31~0 .output_mode = "comb_only";
defparam \inst1|Selector31~0 .register_cascade_mode = "off";
defparam \inst1|Selector31~0 .sum_lutc_input = "datac";
defparam \inst1|Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \inst1|Selector32~2 (
// Equation(s):
// \inst1|Selector32~2_combout  = (\inst1|state [4] & ((\inst1|state [2] & (\inst1|Selector32~1_combout )) # (!\inst1|state [2] & ((\inst1|Selector31~0_combout )))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [4]),
	.datac(\inst1|Selector32~1_combout ),
	.datad(\inst1|Selector31~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~2 .lut_mask = "c480";
defparam \inst1|Selector32~2 .operation_mode = "normal";
defparam \inst1|Selector32~2 .output_mode = "comb_only";
defparam \inst1|Selector32~2 .register_cascade_mode = "off";
defparam \inst1|Selector32~2 .sum_lutc_input = "datac";
defparam \inst1|Selector32~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \inst1|Selector32~5 (
// Equation(s):
// \inst1|Selector32~5_combout  = (!\inst1|state [1] & (!\inst1|state [5] & ((\inst1|Selector32~4_combout ) # (\inst1|Selector32~2_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [5]),
	.datac(\inst1|Selector32~4_combout ),
	.datad(\inst1|Selector32~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~5 .lut_mask = "1110";
defparam \inst1|Selector32~5 .operation_mode = "normal";
defparam \inst1|Selector32~5 .output_mode = "comb_only";
defparam \inst1|Selector32~5 .register_cascade_mode = "off";
defparam \inst1|Selector32~5 .sum_lutc_input = "datac";
defparam \inst1|Selector32~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \inst1|Selector32~8 (
// Equation(s):
// \inst1|Selector32~8_combout  = (((!\inst|busy~regout  & !\inst1|state [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|busy~regout ),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~8 .lut_mask = "000f";
defparam \inst1|Selector32~8 .operation_mode = "normal";
defparam \inst1|Selector32~8 .output_mode = "comb_only";
defparam \inst1|Selector32~8 .register_cascade_mode = "off";
defparam \inst1|Selector32~8 .sum_lutc_input = "datac";
defparam \inst1|Selector32~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \inst1|Selector32~7 (
// Equation(s):
// \inst1|Selector32~7_combout  = (\inst1|slave_spi|byte_recv~regout  & (((\inst1|state [2])))) # (!\inst1|slave_spi|byte_recv~regout  & ((\inst1|state [4]) # ((\inst1|state [2] & !\inst1|nbus|addr_ready_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [2]),
	.datac(\inst1|nbus|addr_ready_out~regout ),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~7 .lut_mask = "ccae";
defparam \inst1|Selector32~7 .operation_mode = "normal";
defparam \inst1|Selector32~7 .output_mode = "comb_only";
defparam \inst1|Selector32~7 .register_cascade_mode = "off";
defparam \inst1|Selector32~7 .sum_lutc_input = "datac";
defparam \inst1|Selector32~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \inst1|Selector32~9 (
// Equation(s):
// \inst1|Selector32~9_combout  = (!\inst1|state [3] & ((\inst1|Selector32~7_combout ) # ((!\inst1|state [2] & \inst1|Selector32~8_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|Selector32~8_combout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|Selector32~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~9 .lut_mask = "0f04";
defparam \inst1|Selector32~9 .operation_mode = "normal";
defparam \inst1|Selector32~9 .output_mode = "comb_only";
defparam \inst1|Selector32~9 .register_cascade_mode = "off";
defparam \inst1|Selector32~9 .sum_lutc_input = "datac";
defparam \inst1|Selector32~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \inst1|Selector31~1 (
// Equation(s):
// \inst1|Selector31~1_combout  = (((\inst1|state [3] & !\inst1|state [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [3]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~1 .lut_mask = "00f0";
defparam \inst1|Selector31~1 .operation_mode = "normal";
defparam \inst1|Selector31~1 .output_mode = "comb_only";
defparam \inst1|Selector31~1 .register_cascade_mode = "off";
defparam \inst1|Selector31~1 .sum_lutc_input = "datac";
defparam \inst1|Selector31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \inst1|Selector32~6 (
// Equation(s):
// \inst1|Selector32~6_combout  = (\inst1|Selector31~1_combout  & ((\inst1|state [2] & (\inst|busy~regout )) # (!\inst1|state [2] & ((!\inst1|slave_spi|byte_recv~regout )))))

	.clk(gnd),
	.dataa(\inst|busy~regout ),
	.datab(\inst1|slave_spi|byte_recv~regout ),
	.datac(\inst1|state [2]),
	.datad(\inst1|Selector31~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~6 .lut_mask = "a300";
defparam \inst1|Selector32~6 .operation_mode = "normal";
defparam \inst1|Selector32~6 .output_mode = "comb_only";
defparam \inst1|Selector32~6 .register_cascade_mode = "off";
defparam \inst1|Selector32~6 .sum_lutc_input = "datac";
defparam \inst1|Selector32~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \inst1|Selector32~10 (
// Equation(s):
// \inst1|Selector32~10_combout  = ((\inst1|state [5]) # ((\inst1|Selector32~9_combout ) # (\inst1|Selector32~6_combout ))) # (!\inst1|state [0])

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [5]),
	.datac(\inst1|Selector32~9_combout ),
	.datad(\inst1|Selector32~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector32~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector32~10 .lut_mask = "fffd";
defparam \inst1|Selector32~10 .operation_mode = "normal";
defparam \inst1|Selector32~10 .output_mode = "comb_only";
defparam \inst1|Selector32~10 .register_cascade_mode = "off";
defparam \inst1|Selector32~10 .sum_lutc_input = "datac";
defparam \inst1|Selector32~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \inst1|state[1] (
// Equation(s):
// \inst1|state [1] = DFFEAS((\inst1|Selector33~19_combout ) # ((\inst1|Selector32~5_combout ) # ((\inst1|state [1] & \inst1|Selector32~10_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , !\inst1|state [10], , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [1]),
	.datab(\inst1|Selector33~19_combout ),
	.datac(\inst1|Selector32~5_combout ),
	.datad(\inst1|Selector32~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|state [10]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[1] .lut_mask = "fefc";
defparam \inst1|state[1] .operation_mode = "normal";
defparam \inst1|state[1] .output_mode = "reg_only";
defparam \inst1|state[1] .register_cascade_mode = "off";
defparam \inst1|state[1] .sum_lutc_input = "datac";
defparam \inst1|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \inst1|Selector30~1 (
// Equation(s):
// \inst1|Selector30~1_combout  = (\inst1|state [5]) # ((!\inst1|state [0] & ((!\inst1|state [4]) # (!\inst1|slave_spi|busy_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [5]),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~1 .lut_mask = "cddd";
defparam \inst1|Selector30~1 .operation_mode = "normal";
defparam \inst1|Selector30~1 .output_mode = "comb_only";
defparam \inst1|Selector30~1 .register_cascade_mode = "off";
defparam \inst1|Selector30~1 .sum_lutc_input = "datac";
defparam \inst1|Selector30~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \inst1|Selector30~0 (
// Equation(s):
// \inst1|Selector30~0_combout  = (\inst1|state [2] & (((\inst|busy~regout  & !\inst1|state [4])))) # (!\inst1|state [2] & (((\inst1|state [4])) # (!\inst|rd_ready_r~regout )))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst|rd_ready_r~regout ),
	.datac(\inst|busy~regout ),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~0 .lut_mask = "55b1";
defparam \inst1|Selector30~0 .operation_mode = "normal";
defparam \inst1|Selector30~0 .output_mode = "comb_only";
defparam \inst1|Selector30~0 .register_cascade_mode = "off";
defparam \inst1|Selector30~0 .sum_lutc_input = "datac";
defparam \inst1|Selector30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \inst1|Selector30~2 (
// Equation(s):
// \inst1|Selector30~2_combout  = (\inst1|Selector30~1_combout ) # ((\inst1|Selector30~0_combout ) # (\inst1|state [1] $ (\inst1|state [2])))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [2]),
	.datac(\inst1|Selector30~1_combout ),
	.datad(\inst1|Selector30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~2 .lut_mask = "fff6";
defparam \inst1|Selector30~2 .operation_mode = "normal";
defparam \inst1|Selector30~2 .output_mode = "comb_only";
defparam \inst1|Selector30~2 .register_cascade_mode = "off";
defparam \inst1|Selector30~2 .sum_lutc_input = "datac";
defparam \inst1|Selector30~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst1|Equal12~2 (
// Equation(s):
// \inst1|Equal12~2_combout  = (((\inst1|state [0] & \inst1|state [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal12~2 .lut_mask = "f000";
defparam \inst1|Equal12~2 .operation_mode = "normal";
defparam \inst1|Equal12~2 .output_mode = "comb_only";
defparam \inst1|Equal12~2 .register_cascade_mode = "off";
defparam \inst1|Equal12~2 .sum_lutc_input = "datac";
defparam \inst1|Equal12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \inst1|Selector30~3 (
// Equation(s):
// \inst1|Selector30~3_combout  = (\inst1|state [2] & (!\inst1|state [4] & (!\inst1|state [5] & \inst1|Equal12~2_combout )))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [4]),
	.datac(\inst1|state [5]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector30~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector30~3 .lut_mask = "0200";
defparam \inst1|Selector30~3 .operation_mode = "normal";
defparam \inst1|Selector30~3 .output_mode = "comb_only";
defparam \inst1|Selector30~3 .register_cascade_mode = "off";
defparam \inst1|Selector30~3 .sum_lutc_input = "datac";
defparam \inst1|Selector30~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \inst1|slave_spi|byte_data_recv[3] (
// Equation(s):
// \inst1|Equal1~0  = (((!E1_byte_data_recv[3] & !\inst1|slave_spi|byte_data_recv [4])))
// \inst1|slave_spi|byte_data_recv [3] = DFFEAS(\inst1|Equal1~0 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [2]),
	.datad(\inst1|slave_spi|byte_data_recv [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~0 ),
	.regout(\inst1|slave_spi|byte_data_recv [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[3] .lut_mask = "000f";
defparam \inst1|slave_spi|byte_data_recv[3] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[3] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[3] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[3] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \inst1|slave_spi|byte_data_recv[4] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [4] = DFFEAS((((\inst1|slave_spi|byte_data_recv [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[4] .lut_mask = "ff00";
defparam \inst1|slave_spi|byte_data_recv[4] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[4] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[4] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[4] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \inst1|slave_spi|byte_data_recv[5] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [5] = DFFEAS((((\inst1|slave_spi|byte_data_recv [4]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[5] .lut_mask = "ff00";
defparam \inst1|slave_spi|byte_data_recv[5] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[5] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[5] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[5] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \inst1|slave_spi|byte_data_recv[6] (
// Equation(s):
// \inst1|slave_spi|byte_data_recv [6] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [5], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_recv [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[6] .lut_mask = "0000";
defparam \inst1|slave_spi|byte_data_recv[6] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[6] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_recv[6] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[6] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_recv[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \inst1|slave_spi|byte_data_recv[7] (
// Equation(s):
// \inst1|Equal1~1  = (!\inst1|slave_spi|byte_data_recv [5] & (!\inst1|slave_spi|byte_data_recv [6] & (!E1_byte_data_recv[7] & \inst1|Equal1~0 )))
// \inst1|slave_spi|byte_data_recv [7] = DFFEAS(\inst1|Equal1~1 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [6], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [5]),
	.datab(\inst1|slave_spi|byte_data_recv [6]),
	.datac(\inst1|slave_spi|byte_data_recv [6]),
	.datad(\inst1|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~1 ),
	.regout(\inst1|slave_spi|byte_data_recv [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[7] .lut_mask = "0100";
defparam \inst1|slave_spi|byte_data_recv[7] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[7] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[7] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[7] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \inst1|slave_spi|byte_data_recv[2] (
// Equation(s):
// \inst1|state~1  = (E1_byte_data_recv[2] $ (((!\inst1|slave_spi|byte_data_recv [0] & !\inst1|slave_spi|byte_data_recv [1])))) # (!\inst1|Equal1~1 )
// \inst1|slave_spi|byte_data_recv [2] = DFFEAS(\inst1|state~1 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [0]),
	.datab(\inst1|slave_spi|byte_data_recv [1]),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(\inst1|Equal1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|state~1 ),
	.regout(\inst1|slave_spi|byte_data_recv [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[2] .lut_mask = "e1ff";
defparam \inst1|slave_spi|byte_data_recv[2] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[2] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[2] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MOSI~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MOSI~combout ),
	.padio(MOSI));
// synopsys translate_off
defparam \MOSI~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst1|slave_spi|MOSIr[0] (
// Equation(s):
// \inst1|slave_spi|MOSIr [0] = DFFEAS((((\MOSI~combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\MOSI~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|MOSIr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|MOSIr[0] .lut_mask = "f0f0";
defparam \inst1|slave_spi|MOSIr[0] .operation_mode = "normal";
defparam \inst1|slave_spi|MOSIr[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|MOSIr[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|MOSIr[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|MOSIr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst1|slave_spi|MOSIr[1] (
// Equation(s):
// \inst1|slave_spi|MOSIr [1] = DFFEAS((((\inst1|slave_spi|MOSIr [0]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|MOSIr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|MOSIr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|MOSIr[1] .lut_mask = "f0f0";
defparam \inst1|slave_spi|MOSIr[1] .operation_mode = "normal";
defparam \inst1|slave_spi|MOSIr[1] .output_mode = "reg_only";
defparam \inst1|slave_spi|MOSIr[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|MOSIr[1] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|MOSIr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \inst1|slave_spi|byte_data_recv[0] (
// Equation(s):
// \inst1|Equal1~2  = (!\inst1|slave_spi|byte_data_recv [1] & (!\inst1|slave_spi|byte_data_recv [2] & (E1_byte_data_recv[0] & \inst1|Equal1~1 )))
// \inst1|slave_spi|byte_data_recv [0] = DFFEAS(\inst1|Equal1~2 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|MOSIr [1], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [1]),
	.datab(\inst1|slave_spi|byte_data_recv [2]),
	.datac(\inst1|slave_spi|MOSIr [1]),
	.datad(\inst1|Equal1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal1~2 ),
	.regout(\inst1|slave_spi|byte_data_recv [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[0] .lut_mask = "1000";
defparam \inst1|slave_spi|byte_data_recv[0] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[0] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[0] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \inst1|slave_spi|byte_data_recv[1] (
// Equation(s):
// \inst1|Equal2~0  = (!\inst1|slave_spi|byte_data_recv [0] & (!\inst1|slave_spi|byte_data_recv [2] & (E1_byte_data_recv[1] & \inst1|Equal1~1 )))
// \inst1|slave_spi|byte_data_recv [1] = DFFEAS(\inst1|Equal2~0 , GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_recv~0 , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [0]),
	.datab(\inst1|slave_spi|byte_data_recv [2]),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(\inst1|Equal1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|slave_spi|byte_recv~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal2~0 ),
	.regout(\inst1|slave_spi|byte_data_recv [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_recv[1] .lut_mask = "1000";
defparam \inst1|slave_spi|byte_data_recv[1] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_recv[1] .output_mode = "reg_and_comb";
defparam \inst1|slave_spi|byte_data_recv[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_recv[1] .sum_lutc_input = "qfbk";
defparam \inst1|slave_spi|byte_data_recv[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst1|state~3 (
// Equation(s):
// \inst1|state~3_combout  = (\inst1|Equal1~1  & ((\inst1|slave_spi|byte_data_recv [1] & (!\inst1|slave_spi|byte_data_recv [2] & \inst1|slave_spi|byte_data_recv [0])) # (!\inst1|slave_spi|byte_data_recv [1] & (\inst1|slave_spi|byte_data_recv [2] & 
// !\inst1|slave_spi|byte_data_recv [0]))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_data_recv [1]),
	.datab(\inst1|slave_spi|byte_data_recv [2]),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(\inst1|Equal1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|state~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state~3 .lut_mask = "2400";
defparam \inst1|state~3 .operation_mode = "normal";
defparam \inst1|state~3 .output_mode = "comb_only";
defparam \inst1|state~3 .register_cascade_mode = "off";
defparam \inst1|state~3 .sum_lutc_input = "datac";
defparam \inst1|state~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst1|state~4 (
// Equation(s):
// \inst1|state~4_combout  = (\inst1|slave_spi|byte_recv~regout  & (((\inst1|Equal1~2 ) # (\inst1|state~3_combout )))) # (!\inst1|slave_spi|byte_recv~regout  & (\inst1|nbus|addr_ready_out~regout ))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst1|nbus|addr_ready_out~regout ),
	.datac(\inst1|Equal1~2 ),
	.datad(\inst1|state~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|state~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state~4 .lut_mask = "eee4";
defparam \inst1|state~4 .operation_mode = "normal";
defparam \inst1|state~4 .output_mode = "comb_only";
defparam \inst1|state~4 .register_cascade_mode = "off";
defparam \inst1|state~4 .sum_lutc_input = "datac";
defparam \inst1|state~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst1|state[3] (
// Equation(s):
// \inst1|state [3] = DFFEAS((\inst1|state [3] & (\inst1|Selector30~2_combout )) # (!\inst1|state [3] & (((\inst1|Selector30~3_combout  & \inst1|state~4_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , !\inst1|state [10], , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Selector30~2_combout ),
	.datac(\inst1|Selector30~3_combout ),
	.datad(\inst1|state~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|state [10]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[3] .lut_mask = "d888";
defparam \inst1|state[3] .operation_mode = "normal";
defparam \inst1|state[3] .output_mode = "reg_only";
defparam \inst1|state[3] .register_cascade_mode = "off";
defparam \inst1|state[3] .sum_lutc_input = "datac";
defparam \inst1|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \inst1|Selector31~7 (
// Equation(s):
// \inst1|Selector31~7_combout  = (\inst1|state [4] & ((\inst1|state [3]) # ((\inst1|slave_spi|byte_recv~regout )))) # (!\inst1|state [4] & ((\inst1|state [3] & ((\inst1|slave_spi|byte_recv~regout ))) # (!\inst1|state [3] & (\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [3]),
	.datac(\inst|busy~regout ),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~7 .lut_mask = "fe98";
defparam \inst1|Selector31~7 .operation_mode = "normal";
defparam \inst1|Selector31~7 .output_mode = "comb_only";
defparam \inst1|Selector31~7 .register_cascade_mode = "off";
defparam \inst1|Selector31~7 .sum_lutc_input = "datac";
defparam \inst1|Selector31~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \inst1|N64_data[15]~0 (
// Equation(s):
// \inst1|N64_data[15]~0_combout  = (!\inst1|state [4] & (\inst|rd_ready_r~regout  & (\inst1|state [3] & \inst1|state [0])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst|rd_ready_r~regout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|N64_data[15]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[15]~0 .lut_mask = "4000";
defparam \inst1|N64_data[15]~0 .operation_mode = "normal";
defparam \inst1|N64_data[15]~0 .output_mode = "comb_only";
defparam \inst1|N64_data[15]~0 .register_cascade_mode = "off";
defparam \inst1|N64_data[15]~0 .sum_lutc_input = "datac";
defparam \inst1|N64_data[15]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \inst1|Selector31~6 (
// Equation(s):
// \inst1|Selector31~6_combout  = (!\inst1|state [1] & ((\inst1|N64_data[15]~0_combout ) # ((\inst1|Selector31~0_combout  & \inst1|state [4]))))

	.clk(gnd),
	.dataa(\inst1|Selector31~0_combout ),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [4]),
	.datad(\inst1|N64_data[15]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~6 .lut_mask = "3320";
defparam \inst1|Selector31~6 .operation_mode = "normal";
defparam \inst1|Selector31~6 .output_mode = "comb_only";
defparam \inst1|Selector31~6 .register_cascade_mode = "off";
defparam \inst1|Selector31~6 .sum_lutc_input = "datac";
defparam \inst1|Selector31~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \inst1|Selector31~8 (
// Equation(s):
// \inst1|Selector31~8_combout  = (\inst1|Selector31~6_combout ) # ((!\inst1|state [2] & (\inst1|Selector31~7_combout  & \inst1|Equal12~2_combout )))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|Selector31~7_combout ),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Selector31~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~8 .lut_mask = "ff40";
defparam \inst1|Selector31~8 .operation_mode = "normal";
defparam \inst1|Selector31~8 .output_mode = "comb_only";
defparam \inst1|Selector31~8 .register_cascade_mode = "off";
defparam \inst1|Selector31~8 .sum_lutc_input = "datac";
defparam \inst1|Selector31~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst1|Selector31~2 (
// Equation(s):
// \inst1|Selector31~2_combout  = (\inst1|state [5]) # (((\inst|busy~regout  & \inst1|Selector31~1_combout )) # (!\inst1|Equal12~2_combout ))

	.clk(gnd),
	.dataa(\inst1|state [5]),
	.datab(\inst|busy~regout ),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Selector31~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~2 .lut_mask = "efaf";
defparam \inst1|Selector31~2 .operation_mode = "normal";
defparam \inst1|Selector31~2 .output_mode = "comb_only";
defparam \inst1|Selector31~2 .register_cascade_mode = "off";
defparam \inst1|Selector31~2 .sum_lutc_input = "datac";
defparam \inst1|Selector31~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst1|Selector31~3 (
// Equation(s):
// \inst1|Selector31~3_combout  = (\inst1|slave_spi|byte_data_recv [2]) # (((!\inst1|slave_spi|byte_data_recv [0] & !\inst1|slave_spi|byte_data_recv [1])) # (!\inst1|Equal1~1 ))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_data_recv [0]),
	.datab(\inst1|slave_spi|byte_data_recv [2]),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(\inst1|Equal1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~3 .lut_mask = "cdff";
defparam \inst1|Selector31~3 .operation_mode = "normal";
defparam \inst1|Selector31~3 .output_mode = "comb_only";
defparam \inst1|Selector31~3 .register_cascade_mode = "off";
defparam \inst1|Selector31~3 .sum_lutc_input = "datac";
defparam \inst1|Selector31~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst1|Selector31~4 (
// Equation(s):
// \inst1|Selector31~4_combout  = (\inst1|state [4]) # ((\inst1|slave_spi|byte_recv~regout  & ((\inst1|Selector31~3_combout ))) # (!\inst1|slave_spi|byte_recv~regout  & (!\inst1|nbus|addr_ready_out~regout )))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst1|state [4]),
	.datac(\inst1|nbus|addr_ready_out~regout ),
	.datad(\inst1|Selector31~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~4 .lut_mask = "efcd";
defparam \inst1|Selector31~4 .operation_mode = "normal";
defparam \inst1|Selector31~4 .output_mode = "comb_only";
defparam \inst1|Selector31~4 .register_cascade_mode = "off";
defparam \inst1|Selector31~4 .sum_lutc_input = "datac";
defparam \inst1|Selector31~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \inst1|Selector31~5 (
// Equation(s):
// \inst1|Selector31~5_combout  = (\inst1|state [2] & ((\inst1|Selector31~2_combout ) # ((!\inst1|state [3] & \inst1|Selector31~4_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Selector31~2_combout ),
	.datad(\inst1|Selector31~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector31~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector31~5 .lut_mask = "a2a0";
defparam \inst1|Selector31~5 .operation_mode = "normal";
defparam \inst1|Selector31~5 .output_mode = "comb_only";
defparam \inst1|Selector31~5 .register_cascade_mode = "off";
defparam \inst1|Selector31~5 .sum_lutc_input = "datac";
defparam \inst1|Selector31~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \inst1|state[2] (
// Equation(s):
// \inst1|state [2] = DFFEAS((\inst1|Selector33~19_combout ) # ((\inst1|Selector31~5_combout ) # ((!\inst1|state [5] & \inst1|Selector31~8_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , !\inst1|state [10], , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [5]),
	.datab(\inst1|Selector33~19_combout ),
	.datac(\inst1|Selector31~8_combout ),
	.datad(\inst1|Selector31~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|state [10]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[2] .lut_mask = "ffdc";
defparam \inst1|state[2] .operation_mode = "normal";
defparam \inst1|state[2] .output_mode = "reg_only";
defparam \inst1|state[2] .register_cascade_mode = "off";
defparam \inst1|state[2] .sum_lutc_input = "datac";
defparam \inst1|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \inst1|Selector29~2 (
// Equation(s):
// \inst1|Selector29~2_combout  = (((!\inst1|slave_spi|busy_out~regout  & !\inst1|state [0])) # (!\inst1|state [1])) # (!\inst1|state [2])

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|slave_spi|busy_out~regout ),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~2 .lut_mask = "5f7f";
defparam \inst1|Selector29~2 .operation_mode = "normal";
defparam \inst1|Selector29~2 .output_mode = "comb_only";
defparam \inst1|Selector29~2 .register_cascade_mode = "off";
defparam \inst1|Selector29~2 .sum_lutc_input = "datac";
defparam \inst1|Selector29~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \inst1|Selector29~3 (
// Equation(s):
// \inst1|Selector29~3_combout  = (\inst1|state [0]) # ((\inst1|state [1] $ (\inst1|state [2])) # (!\inst|busy~regout ))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [0]),
	.datac(\inst|busy~regout ),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~3 .lut_mask = "dfef";
defparam \inst1|Selector29~3 .operation_mode = "normal";
defparam \inst1|Selector29~3 .output_mode = "comb_only";
defparam \inst1|Selector29~3 .register_cascade_mode = "off";
defparam \inst1|Selector29~3 .sum_lutc_input = "datac";
defparam \inst1|Selector29~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \inst1|Selector29~4 (
// Equation(s):
// \inst1|Selector29~4_combout  = (\inst1|state [5]) # ((\inst1|state [3] & (\inst1|Selector29~2_combout )) # (!\inst1|state [3] & ((\inst1|Selector29~3_combout ))))

	.clk(gnd),
	.dataa(\inst1|Selector29~2_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [5]),
	.datad(\inst1|Selector29~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~4 .lut_mask = "fbf8";
defparam \inst1|Selector29~4 .operation_mode = "normal";
defparam \inst1|Selector29~4 .output_mode = "comb_only";
defparam \inst1|Selector29~4 .register_cascade_mode = "off";
defparam \inst1|Selector29~4 .sum_lutc_input = "datac";
defparam \inst1|Selector29~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst1|Selector29~0 (
// Equation(s):
// \inst1|Selector29~0_combout  = (\inst1|Equal1~1  & ((\inst1|slave_spi|byte_data_recv [2] & (!\inst1|slave_spi|byte_data_recv [0] & !\inst1|slave_spi|byte_data_recv [1])) # (!\inst1|slave_spi|byte_data_recv [2] & ((\inst1|slave_spi|byte_data_recv [1])))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_data_recv [0]),
	.datab(\inst1|slave_spi|byte_data_recv [2]),
	.datac(\inst1|slave_spi|byte_data_recv [1]),
	.datad(\inst1|Equal1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~0 .lut_mask = "3400";
defparam \inst1|Selector29~0 .operation_mode = "normal";
defparam \inst1|Selector29~0 .output_mode = "comb_only";
defparam \inst1|Selector29~0 .register_cascade_mode = "off";
defparam \inst1|Selector29~0 .sum_lutc_input = "datac";
defparam \inst1|Selector29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst1|Selector29~1 (
// Equation(s):
// \inst1|Selector29~1_combout  = (\inst1|state [3] & (((!\inst|busy~regout )))) # (!\inst1|state [3] & (\inst1|slave_spi|byte_recv~regout  & ((\inst1|Selector29~0_combout ))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst|busy~regout ),
	.datac(\inst1|Selector29~0_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector29~1 .lut_mask = "33a0";
defparam \inst1|Selector29~1 .operation_mode = "normal";
defparam \inst1|Selector29~1 .output_mode = "comb_only";
defparam \inst1|Selector29~1 .register_cascade_mode = "off";
defparam \inst1|Selector29~1 .sum_lutc_input = "datac";
defparam \inst1|Selector29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \inst1|state[4] (
// Equation(s):
// \inst1|state [4] = DFFEAS((\inst1|state [4] & ((\inst1|Selector29~4_combout ) # ((\inst1|Selector30~3_combout  & \inst1|Selector29~1_combout )))) # (!\inst1|state [4] & (((\inst1|Selector30~3_combout  & \inst1|Selector29~1_combout )))), 
// GLOBAL(\MCO_clk~combout ), VCC, , !\inst1|state [10], , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [4]),
	.datab(\inst1|Selector29~4_combout ),
	.datac(\inst1|Selector30~3_combout ),
	.datad(\inst1|Selector29~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|state [10]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[4] .lut_mask = "f888";
defparam \inst1|state[4] .operation_mode = "normal";
defparam \inst1|state[4] .output_mode = "reg_only";
defparam \inst1|state[4] .register_cascade_mode = "off";
defparam \inst1|state[4] .sum_lutc_input = "datac";
defparam \inst1|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \inst1|Selector148~4 (
// Equation(s):
// \inst1|Selector148~4_combout  = (\inst1|state [4] & (\inst1|state [3] & (\inst1|state [2] & !\inst1|state [5]))) # (!\inst1|state [4] & (!\inst1|state [3] & (!\inst1|state [2] & \inst1|state [5])))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector148~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector148~4 .lut_mask = "0180";
defparam \inst1|Selector148~4 .operation_mode = "normal";
defparam \inst1|Selector148~4 .output_mode = "comb_only";
defparam \inst1|Selector148~4 .register_cascade_mode = "off";
defparam \inst1|Selector148~4 .sum_lutc_input = "datac";
defparam \inst1|Selector148~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \inst1|Selector148~11 (
// Equation(s):
// \inst1|Selector148~11_combout  = (!\inst1|state [10] & (!\inst1|state [0] & (\inst1|slave_spi|busy_out~regout  & \inst1|Selector148~4_combout )))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|state [0]),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|Selector148~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector148~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector148~11 .lut_mask = "1000";
defparam \inst1|Selector148~11 .operation_mode = "normal";
defparam \inst1|Selector148~11 .output_mode = "comb_only";
defparam \inst1|Selector148~11 .register_cascade_mode = "off";
defparam \inst1|Selector148~11 .sum_lutc_input = "datac";
defparam \inst1|Selector148~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \inst1|Equal29~1 (
// Equation(s):
// \inst1|Equal29~1_combout  = ((\inst1|state [3] & (\inst1|state [0] & \inst1|Equal25~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [0]),
	.datad(\inst1|Equal25~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal29~1 .lut_mask = "c000";
defparam \inst1|Equal29~1 .operation_mode = "normal";
defparam \inst1|Equal29~1 .output_mode = "comb_only";
defparam \inst1|Equal29~1 .register_cascade_mode = "off";
defparam \inst1|Equal29~1 .sum_lutc_input = "datac";
defparam \inst1|Equal29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \inst1|Selector148~9 (
// Equation(s):
// \inst1|Selector148~9_combout  = (\inst1|state [2] & (\inst1|Equal29~1_combout  & ((\inst1|state [1]) # (!\inst1|slave_spi|busy_out~regout )))) # (!\inst1|state [2] & (\inst1|state [1]))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [2]),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|Equal29~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector148~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector148~9 .lut_mask = "ae22";
defparam \inst1|Selector148~9 .operation_mode = "normal";
defparam \inst1|Selector148~9 .output_mode = "comb_only";
defparam \inst1|Selector148~9 .register_cascade_mode = "off";
defparam \inst1|Selector148~9 .sum_lutc_input = "datac";
defparam \inst1|Selector148~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \inst1|spi_do_send (
// Equation(s):
// \inst1|spi_do_send~regout  = DFFEAS((\inst1|spi_do_send~regout  & (((\inst1|Selector148~9_combout )) # (!\inst1|Selector148~11_combout ))) # (!\inst1|spi_do_send~regout  & (((\inst1|Equal29~1_combout  & \inst1|Selector148~9_combout )))), 
// GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|spi_do_send~regout ),
	.datab(\inst1|Selector148~11_combout ),
	.datac(\inst1|Equal29~1_combout ),
	.datad(\inst1|Selector148~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_do_send~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_do_send .lut_mask = "fa22";
defparam \inst1|spi_do_send .operation_mode = "normal";
defparam \inst1|spi_do_send .output_mode = "reg_only";
defparam \inst1|spi_do_send .register_cascade_mode = "off";
defparam \inst1|spi_do_send .sum_lutc_input = "datac";
defparam \inst1|spi_do_send .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \inst1|slave_spi|data_change (
// Equation(s):
// \inst1|slave_spi|data_change~regout  = DFFEAS((\inst1|slave_spi|data_change~0_combout ) # ((\inst1|slave_spi|data_change~1_combout  & (!\inst1|slave_spi|busy_out~regout  & \inst1|spi_do_send~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|data_change~0_combout ),
	.datab(\inst1|slave_spi|data_change~1_combout ),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|spi_do_send~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|data_change~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|data_change .lut_mask = "aeaa";
defparam \inst1|slave_spi|data_change .operation_mode = "normal";
defparam \inst1|slave_spi|data_change .output_mode = "reg_only";
defparam \inst1|slave_spi|data_change .register_cascade_mode = "off";
defparam \inst1|slave_spi|data_change .sum_lutc_input = "datac";
defparam \inst1|slave_spi|data_change .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \inst1|slave_spi|busy_out (
// Equation(s):
// \inst1|slave_spi|busy_out~regout  = DFFEAS((\inst1|slave_spi|busy_out~regout  & ((\inst1|slave_spi|data_change~regout ) # ((\inst1|slave_spi|data_change~1_combout )))) # (!\inst1|slave_spi|busy_out~regout  & (((\inst1|slave_spi|data_change~1_combout  & 
// \inst1|spi_do_send~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|busy_out~regout ),
	.datab(\inst1|slave_spi|data_change~regout ),
	.datac(\inst1|slave_spi|data_change~1_combout ),
	.datad(\inst1|spi_do_send~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|busy_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|busy_out .lut_mask = "f8a8";
defparam \inst1|slave_spi|busy_out .operation_mode = "normal";
defparam \inst1|slave_spi|busy_out .output_mode = "reg_only";
defparam \inst1|slave_spi|busy_out .register_cascade_mode = "off";
defparam \inst1|slave_spi|busy_out .sum_lutc_input = "datac";
defparam \inst1|slave_spi|busy_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \inst1|Selector33~19 (
// Equation(s):
// \inst1|Selector33~19_combout  = (\inst1|state [5] & (\inst1|slave_spi|busy_out~regout  & (!\inst1|state [0] & \inst1|Equal6~1_combout )))

	.clk(gnd),
	.dataa(\inst1|state [5]),
	.datab(\inst1|slave_spi|busy_out~regout ),
	.datac(\inst1|state [0]),
	.datad(\inst1|Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~19 .lut_mask = "0800";
defparam \inst1|Selector33~19 .operation_mode = "normal";
defparam \inst1|Selector33~19 .output_mode = "comb_only";
defparam \inst1|Selector33~19 .register_cascade_mode = "off";
defparam \inst1|Selector33~19 .sum_lutc_input = "datac";
defparam \inst1|Selector33~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \inst1|Selector33~15 (
// Equation(s):
// \inst1|Selector33~15_combout  = (\inst1|state [2] & (((\inst1|slave_spi|busy_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(vcc),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~15 .lut_mask = "a0a0";
defparam \inst1|Selector33~15 .operation_mode = "normal";
defparam \inst1|Selector33~15 .output_mode = "comb_only";
defparam \inst1|Selector33~15 .register_cascade_mode = "off";
defparam \inst1|Selector33~15 .sum_lutc_input = "datac";
defparam \inst1|Selector33~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \inst1|Selector33~11 (
// Equation(s):
// \inst1|Selector33~11_combout  = (\inst1|state [1] & ((\inst1|state [2] & (\inst|busy~regout )) # (!\inst1|state [2] & ((\inst1|slave_spi|byte_recv~regout ))))) # (!\inst1|state [1] & ((\inst1|state [2] & ((\inst1|slave_spi|byte_recv~regout ))) # 
// (!\inst1|state [2] & (\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst|busy~regout ),
	.datac(\inst1|state [2]),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~11 .lut_mask = "de84";
defparam \inst1|Selector33~11 .operation_mode = "normal";
defparam \inst1|Selector33~11 .output_mode = "comb_only";
defparam \inst1|Selector33~11 .register_cascade_mode = "off";
defparam \inst1|Selector33~11 .sum_lutc_input = "datac";
defparam \inst1|Selector33~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \inst1|Selector33~13 (
// Equation(s):
// \inst1|Selector33~13_combout  = (\inst1|state [1] & ((\inst1|state [2] & ((\inst|rd_ready_r~regout ))) # (!\inst1|state [2] & (!\inst|busy~regout )))) # (!\inst1|state [1] & (((!\inst1|state [2])) # (!\inst|busy~regout )))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst|busy~regout ),
	.datac(\inst1|state [2]),
	.datad(\inst|rd_ready_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~13 .lut_mask = "b717";
defparam \inst1|Selector33~13 .operation_mode = "normal";
defparam \inst1|Selector33~13 .output_mode = "comb_only";
defparam \inst1|Selector33~13 .register_cascade_mode = "off";
defparam \inst1|Selector33~13 .sum_lutc_input = "datac";
defparam \inst1|Selector33~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \inst1|Selector33~12 (
// Equation(s):
// \inst1|Selector33~12_combout  = (\inst1|state [2] & (((\inst1|slave_spi|byte_recv~regout )))) # (!\inst1|state [2] & ((\inst1|state [1] & ((\inst1|slave_spi|byte_recv~regout ))) # (!\inst1|state [1] & (\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst|busy~regout ),
	.datac(\inst1|state [1]),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~12 .lut_mask = "fe04";
defparam \inst1|Selector33~12 .operation_mode = "normal";
defparam \inst1|Selector33~12 .output_mode = "comb_only";
defparam \inst1|Selector33~12 .register_cascade_mode = "off";
defparam \inst1|Selector33~12 .sum_lutc_input = "datac";
defparam \inst1|Selector33~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \inst1|Selector33~14 (
// Equation(s):
// \inst1|Selector33~14_combout  = (\inst1|state [4] & (\inst1|state [3])) # (!\inst1|state [4] & ((\inst1|state [3] & ((\inst1|Selector33~12_combout ))) # (!\inst1|state [3] & (\inst1|Selector33~13_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Selector33~13_combout ),
	.datad(\inst1|Selector33~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~14 .lut_mask = "dc98";
defparam \inst1|Selector33~14 .operation_mode = "normal";
defparam \inst1|Selector33~14 .output_mode = "comb_only";
defparam \inst1|Selector33~14 .register_cascade_mode = "off";
defparam \inst1|Selector33~14 .sum_lutc_input = "datac";
defparam \inst1|Selector33~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \inst1|Selector33~16 (
// Equation(s):
// \inst1|Selector33~16_combout  = (\inst1|state [4] & ((\inst1|Selector33~14_combout  & (\inst1|Selector33~15_combout )) # (!\inst1|Selector33~14_combout  & ((\inst1|Selector33~11_combout ))))) # (!\inst1|state [4] & (((\inst1|Selector33~14_combout ))))

	.clk(gnd),
	.dataa(\inst1|Selector33~15_combout ),
	.datab(\inst1|state [4]),
	.datac(\inst1|Selector33~11_combout ),
	.datad(\inst1|Selector33~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~16 .lut_mask = "bbc0";
defparam \inst1|Selector33~16 .operation_mode = "normal";
defparam \inst1|Selector33~16 .output_mode = "comb_only";
defparam \inst1|Selector33~16 .register_cascade_mode = "off";
defparam \inst1|Selector33~16 .sum_lutc_input = "datac";
defparam \inst1|Selector33~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \inst1|Selector33~9 (
// Equation(s):
// \inst1|Selector33~9_combout  = (\inst1|state [1] & (!\inst1|state [3])) # (!\inst1|state [1] & ((\inst1|state [3] & ((\inst1|slave_spi|busy_out~regout ))) # (!\inst1|state [3] & (\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [3]),
	.datac(\inst|busy~regout ),
	.datad(\inst1|slave_spi|busy_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~9 .lut_mask = "7632";
defparam \inst1|Selector33~9 .operation_mode = "normal";
defparam \inst1|Selector33~9 .output_mode = "comb_only";
defparam \inst1|Selector33~9 .register_cascade_mode = "off";
defparam \inst1|Selector33~9 .sum_lutc_input = "datac";
defparam \inst1|Selector33~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \inst1|Selector33~7 (
// Equation(s):
// \inst1|Selector33~7_combout  = (\inst1|state [1] & ((\inst1|state [3] & ((!\inst1|slave_spi|byte_recv~regout ))) # (!\inst1|state [3] & (!\inst|busy~regout )))) # (!\inst1|state [1] & (((\inst1|state [3]))))

	.clk(gnd),
	.dataa(\inst|busy~regout ),
	.datab(\inst1|state [1]),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~7 .lut_mask = "3f44";
defparam \inst1|Selector33~7 .operation_mode = "normal";
defparam \inst1|Selector33~7 .output_mode = "comb_only";
defparam \inst1|Selector33~7 .register_cascade_mode = "off";
defparam \inst1|Selector33~7 .sum_lutc_input = "datac";
defparam \inst1|Selector33~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \inst1|Selector33~6 (
// Equation(s):
// \inst1|Selector33~6_combout  = (((!\inst1|state [3] & !\inst1|slave_spi|byte_recv~regout )) # (!\inst1|state [1]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [3]),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~6 .lut_mask = "333f";
defparam \inst1|Selector33~6 .operation_mode = "normal";
defparam \inst1|Selector33~6 .output_mode = "comb_only";
defparam \inst1|Selector33~6 .register_cascade_mode = "off";
defparam \inst1|Selector33~6 .sum_lutc_input = "datac";
defparam \inst1|Selector33~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \inst1|Selector33~8 (
// Equation(s):
// \inst1|Selector33~8_combout  = (\inst1|state [2] & (((\inst1|state [4])))) # (!\inst1|state [2] & ((\inst1|state [4] & ((\inst1|Selector33~6_combout ))) # (!\inst1|state [4] & (\inst1|Selector33~7_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|Selector33~7_combout ),
	.datac(\inst1|Selector33~6_combout ),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~8 .lut_mask = "fa44";
defparam \inst1|Selector33~8 .operation_mode = "normal";
defparam \inst1|Selector33~8 .output_mode = "comb_only";
defparam \inst1|Selector33~8 .register_cascade_mode = "off";
defparam \inst1|Selector33~8 .sum_lutc_input = "datac";
defparam \inst1|Selector33~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \inst1|Selector33~20 (
// Equation(s):
// \inst1|Selector33~20_combout  = ((\inst1|slave_spi|byte_recv~regout  & ((\inst1|Equal2~0 ))) # (!\inst1|slave_spi|byte_recv~regout  & (\inst1|nbus|addr_ready_out~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_ready_out~regout ),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(\inst1|Equal2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~20 .lut_mask = "fc0c";
defparam \inst1|Selector33~20 .operation_mode = "normal";
defparam \inst1|Selector33~20 .output_mode = "comb_only";
defparam \inst1|Selector33~20 .register_cascade_mode = "off";
defparam \inst1|Selector33~20 .sum_lutc_input = "datac";
defparam \inst1|Selector33~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \inst1|Selector33~4 (
// Equation(s):
// \inst1|Selector33~4_combout  = (\inst1|state [1] & ((\inst1|Selector33~20_combout ) # ((\inst1|slave_spi|byte_recv~regout  & \inst1|Equal1~2 )))) # (!\inst1|state [1] & (\inst1|slave_spi|byte_recv~regout ))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst1|state [1]),
	.datac(\inst1|Equal1~2 ),
	.datad(\inst1|Selector33~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~4 .lut_mask = "eea2";
defparam \inst1|Selector33~4 .operation_mode = "normal";
defparam \inst1|Selector33~4 .output_mode = "comb_only";
defparam \inst1|Selector33~4 .register_cascade_mode = "off";
defparam \inst1|Selector33~4 .sum_lutc_input = "datac";
defparam \inst1|Selector33~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \inst1|Selector33~5 (
// Equation(s):
// \inst1|Selector33~5_combout  = (\inst1|state [3] & ((\inst1|state [1] & (\inst|busy~regout )) # (!\inst1|state [1] & ((!\inst1|Selector33~4_combout ))))) # (!\inst1|state [3] & ((\inst1|state [1] & ((!\inst1|Selector33~4_combout ))) # (!\inst1|state [1] & 
// (!\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst|busy~regout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [1]),
	.datad(\inst1|Selector33~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~5 .lut_mask = "81bd";
defparam \inst1|Selector33~5 .operation_mode = "normal";
defparam \inst1|Selector33~5 .output_mode = "comb_only";
defparam \inst1|Selector33~5 .register_cascade_mode = "off";
defparam \inst1|Selector33~5 .sum_lutc_input = "datac";
defparam \inst1|Selector33~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \inst1|Selector33~10 (
// Equation(s):
// \inst1|Selector33~10_combout  = (\inst1|state [2] & ((\inst1|Selector33~8_combout  & (\inst1|Selector33~9_combout )) # (!\inst1|Selector33~8_combout  & ((\inst1|Selector33~5_combout ))))) # (!\inst1|state [2] & (((\inst1|Selector33~8_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|Selector33~9_combout ),
	.datac(\inst1|Selector33~8_combout ),
	.datad(\inst1|Selector33~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~10 .lut_mask = "dad0";
defparam \inst1|Selector33~10 .operation_mode = "normal";
defparam \inst1|Selector33~10 .output_mode = "comb_only";
defparam \inst1|Selector33~10 .register_cascade_mode = "off";
defparam \inst1|Selector33~10 .sum_lutc_input = "datac";
defparam \inst1|Selector33~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \inst1|Selector33~17 (
// Equation(s):
// \inst1|Selector33~17_combout  = (\inst1|state [5] & (\inst1|state [0])) # (!\inst1|state [5] & ((\inst1|state [0] & ((\inst1|Selector33~10_combout ))) # (!\inst1|state [0] & (\inst1|Selector33~16_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [5]),
	.datab(\inst1|state [0]),
	.datac(\inst1|Selector33~16_combout ),
	.datad(\inst1|Selector33~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector33~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector33~17 .lut_mask = "dc98";
defparam \inst1|Selector33~17 .operation_mode = "normal";
defparam \inst1|Selector33~17 .output_mode = "comb_only";
defparam \inst1|Selector33~17 .register_cascade_mode = "off";
defparam \inst1|Selector33~17 .sum_lutc_input = "datac";
defparam \inst1|Selector33~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \inst1|state[0] (
// Equation(s):
// \inst1|state [0] = DFFEAS(((\inst1|Selector33~19_combout ) # ((\inst1|Selector33~17_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , !\inst1|state [10], , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Selector33~19_combout ),
	.datac(vcc),
	.datad(\inst1|Selector33~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|state [10]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[0] .lut_mask = "ffcc";
defparam \inst1|state[0] .operation_mode = "normal";
defparam \inst1|state[0] .output_mode = "reg_only";
defparam \inst1|state[0] .register_cascade_mode = "off";
defparam \inst1|state[0] .sum_lutc_input = "datac";
defparam \inst1|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \inst1|Selector28~1 (
// Equation(s):
// \inst1|Selector28~1_combout  = (\inst1|state [0] & (\inst1|state [3] & (\inst1|state [2] & \inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [2]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector28~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector28~1 .lut_mask = "8000";
defparam \inst1|Selector28~1 .operation_mode = "normal";
defparam \inst1|Selector28~1 .output_mode = "comb_only";
defparam \inst1|Selector28~1 .register_cascade_mode = "off";
defparam \inst1|Selector28~1 .sum_lutc_input = "datac";
defparam \inst1|Selector28~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \inst1|Selector28~2 (
// Equation(s):
// \inst1|Selector28~2_combout  = ((\inst1|slave_spi|busy_out~regout  & (\inst1|Equal9~1_combout  & !\inst1|state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|busy_out~regout ),
	.datac(\inst1|Equal9~1_combout ),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector28~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector28~2 .lut_mask = "00c0";
defparam \inst1|Selector28~2 .operation_mode = "normal";
defparam \inst1|Selector28~2 .output_mode = "comb_only";
defparam \inst1|Selector28~2 .register_cascade_mode = "off";
defparam \inst1|Selector28~2 .sum_lutc_input = "datac";
defparam \inst1|Selector28~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \inst1|state[5] (
// Equation(s):
// \inst1|state [5] = DFFEAS((\inst1|state [5] & (((\inst1|state [4]) # (!\inst1|Selector28~2_combout )))) # (!\inst1|state [5] & (\inst1|Selector28~1_combout  & (\inst1|state [4]))), GLOBAL(\MCO_clk~combout ), VCC, , !\inst1|state [10], , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector28~1_combout ),
	.datab(\inst1|state [5]),
	.datac(\inst1|state [4]),
	.datad(\inst1|Selector28~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst1|state [10]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[5] .lut_mask = "e0ec";
defparam \inst1|state[5] .operation_mode = "normal";
defparam \inst1|state[5] .output_mode = "reg_only";
defparam \inst1|state[5] .register_cascade_mode = "off";
defparam \inst1|state[5] .sum_lutc_input = "datac";
defparam \inst1|state[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \inst1|Selector23~4 (
// Equation(s):
// \inst1|Selector23~4_combout  = (!\inst1|state [1] & (\inst1|state [10] & ((\inst1|slave_spi|busy_out~regout ) # (!\inst1|state [2]))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|slave_spi|busy_out~regout ),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~4 .lut_mask = "0d00";
defparam \inst1|Selector23~4 .operation_mode = "normal";
defparam \inst1|Selector23~4 .output_mode = "comb_only";
defparam \inst1|Selector23~4 .register_cascade_mode = "off";
defparam \inst1|Selector23~4 .sum_lutc_input = "datac";
defparam \inst1|Selector23~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \inst1|Selector23~2 (
// Equation(s):
// \inst1|Selector23~2_combout  = (\inst1|state [10] & (((!\inst1|slave_spi|busy_out~regout ) # (!\inst1|state [3])) # (!\inst1|state [2])))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [3]),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|state [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~2 .lut_mask = "7f00";
defparam \inst1|Selector23~2 .operation_mode = "normal";
defparam \inst1|Selector23~2 .output_mode = "comb_only";
defparam \inst1|Selector23~2 .register_cascade_mode = "off";
defparam \inst1|Selector23~2 .sum_lutc_input = "datac";
defparam \inst1|Selector23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \inst1|Selector23~3 (
// Equation(s):
// \inst1|Selector23~3_combout  = (\inst1|state [0] & (\inst1|state [3])) # (!\inst1|state [0] & (\inst1|Selector23~2_combout  & ((\inst1|state [3]) # (!\inst1|Selector33~11_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Selector23~2_combout ),
	.datad(\inst1|Selector33~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~3 .lut_mask = "c8d8";
defparam \inst1|Selector23~3 .operation_mode = "normal";
defparam \inst1|Selector23~3 .output_mode = "comb_only";
defparam \inst1|Selector23~3 .register_cascade_mode = "off";
defparam \inst1|Selector23~3 .sum_lutc_input = "datac";
defparam \inst1|Selector23~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \inst1|Selector23~0 (
// Equation(s):
// \inst1|Selector23~0_combout  = (\inst1|state [2] & ((\inst|busy~regout ) # ((\inst1|state [1])))) # (!\inst1|state [2] & (((!\inst1|slave_spi|byte_recv~regout ) # (!\inst1|state [1]))))

	.clk(gnd),
	.dataa(\inst|busy~regout ),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [1]),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~0 .lut_mask = "cbfb";
defparam \inst1|Selector23~0 .operation_mode = "normal";
defparam \inst1|Selector23~0 .output_mode = "comb_only";
defparam \inst1|Selector23~0 .register_cascade_mode = "off";
defparam \inst1|Selector23~0 .sum_lutc_input = "datac";
defparam \inst1|Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \inst1|Selector23~1 (
// Equation(s):
// \inst1|Selector23~1_combout  = (((\inst1|state [10] & \inst1|Selector23~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [10]),
	.datad(\inst1|Selector23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~1 .lut_mask = "f000";
defparam \inst1|Selector23~1 .operation_mode = "normal";
defparam \inst1|Selector23~1 .output_mode = "comb_only";
defparam \inst1|Selector23~1 .register_cascade_mode = "off";
defparam \inst1|Selector23~1 .sum_lutc_input = "datac";
defparam \inst1|Selector23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \inst1|Selector23~5 (
// Equation(s):
// \inst1|Selector23~5_combout  = (\inst1|state [0] & ((\inst1|Selector23~3_combout  & (\inst1|Selector23~4_combout )) # (!\inst1|Selector23~3_combout  & ((\inst1|Selector23~1_combout ))))) # (!\inst1|state [0] & (((\inst1|Selector23~3_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|Selector23~4_combout ),
	.datac(\inst1|Selector23~3_combout ),
	.datad(\inst1|Selector23~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~5 .lut_mask = "dad0";
defparam \inst1|Selector23~5 .operation_mode = "normal";
defparam \inst1|Selector23~5 .output_mode = "comb_only";
defparam \inst1|Selector23~5 .register_cascade_mode = "off";
defparam \inst1|Selector23~5 .sum_lutc_input = "datac";
defparam \inst1|Selector23~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \inst1|Selector23~6 (
// Equation(s):
// \inst1|Selector23~6_combout  = ((\inst1|state [0] & (\inst|rd_ready_r~regout )) # (!\inst1|state [0] & ((\inst|busy~regout ))))

	.clk(gnd),
	.dataa(\inst|rd_ready_r~regout ),
	.datab(\inst|busy~regout ),
	.datac(vcc),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~6 .lut_mask = "aacc";
defparam \inst1|Selector23~6 .operation_mode = "normal";
defparam \inst1|Selector23~6 .output_mode = "comb_only";
defparam \inst1|Selector23~6 .register_cascade_mode = "off";
defparam \inst1|Selector23~6 .sum_lutc_input = "datac";
defparam \inst1|Selector23~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \inst1|Selector23~7 (
// Equation(s):
// \inst1|Selector23~7_combout  = (\inst1|state [10] & ((\inst1|state [1] & (!\inst1|slave_spi|byte_recv~regout )) # (!\inst1|state [1] & ((!\inst1|Selector23~6_combout )))))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|state [1]),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(\inst1|Selector23~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~7 .lut_mask = "082a";
defparam \inst1|Selector23~7 .operation_mode = "normal";
defparam \inst1|Selector23~7 .output_mode = "comb_only";
defparam \inst1|Selector23~7 .register_cascade_mode = "off";
defparam \inst1|Selector23~7 .sum_lutc_input = "datac";
defparam \inst1|Selector23~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst1|Selector23~13 (
// Equation(s):
// \inst1|Selector23~13_combout  = (\inst1|state [10] & ((\inst1|Equal12~2_combout  & ((\inst|busy~regout ))) # (!\inst1|Equal12~2_combout  & (!\inst1|slave_spi|byte_recv~regout ))))

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst|busy~regout ),
	.datac(\inst1|state [10]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~13 .lut_mask = "c050";
defparam \inst1|Selector23~13 .operation_mode = "normal";
defparam \inst1|Selector23~13 .output_mode = "comb_only";
defparam \inst1|Selector23~13 .register_cascade_mode = "off";
defparam \inst1|Selector23~13 .sum_lutc_input = "datac";
defparam \inst1|Selector23~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \inst1|Selector23~11 (
// Equation(s):
// \inst1|Selector23~11_combout  = (\inst1|state [10] & (\inst1|state [1] & (\inst|busy~regout  $ (\inst1|state [0]))))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|state [1]),
	.datac(\inst|busy~regout ),
	.datad(\inst1|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~11 .lut_mask = "0880";
defparam \inst1|Selector23~11 .operation_mode = "normal";
defparam \inst1|Selector23~11 .output_mode = "comb_only";
defparam \inst1|Selector23~11 .register_cascade_mode = "off";
defparam \inst1|Selector23~11 .sum_lutc_input = "datac";
defparam \inst1|Selector23~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \inst1|state~0 (
// Equation(s):
// \inst1|state~0_combout  = ((\inst1|state [10] & (!\inst|busy~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|state [10]),
	.datac(\inst|busy~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|state~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state~0 .lut_mask = "0c0c";
defparam \inst1|state~0 .operation_mode = "normal";
defparam \inst1|state~0 .output_mode = "comb_only";
defparam \inst1|state~0 .register_cascade_mode = "off";
defparam \inst1|state~0 .sum_lutc_input = "datac";
defparam \inst1|state~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \inst1|Selector23~8 (
// Equation(s):
// \inst1|Selector23~8_combout  = ((\inst1|state [1] & ((\inst|rd_ready_r~regout ))) # (!\inst1|state [1] & (\inst|busy~regout )))

	.clk(gnd),
	.dataa(\inst|busy~regout ),
	.datab(vcc),
	.datac(\inst1|state [1]),
	.datad(\inst|rd_ready_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~8 .lut_mask = "fa0a";
defparam \inst1|Selector23~8 .operation_mode = "normal";
defparam \inst1|Selector23~8 .output_mode = "comb_only";
defparam \inst1|Selector23~8 .register_cascade_mode = "off";
defparam \inst1|Selector23~8 .sum_lutc_input = "datac";
defparam \inst1|Selector23~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \inst1|Selector23~9 (
// Equation(s):
// \inst1|Selector23~9_combout  = (\inst1|state [0] & (((\inst1|state [1])))) # (!\inst1|state [0] & (\inst1|state [10] & (\inst1|state [1] $ (\inst1|Selector23~8_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [0]),
	.datad(\inst1|Selector23~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~9 .lut_mask = "c2c8";
defparam \inst1|Selector23~9 .operation_mode = "normal";
defparam \inst1|Selector23~9 .output_mode = "comb_only";
defparam \inst1|Selector23~9 .register_cascade_mode = "off";
defparam \inst1|Selector23~9 .sum_lutc_input = "datac";
defparam \inst1|Selector23~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \inst1|state~2 (
// Equation(s):
// \inst1|state~2_combout  = (\inst1|state [10] & ((\inst1|slave_spi|byte_recv~regout  & ((\inst1|state~1 ))) # (!\inst1|slave_spi|byte_recv~regout  & (!\inst1|nbus|addr_ready_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|nbus|addr_ready_out~regout ),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(\inst1|state~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|state~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state~2 .lut_mask = "a202";
defparam \inst1|state~2 .operation_mode = "normal";
defparam \inst1|state~2 .output_mode = "comb_only";
defparam \inst1|state~2 .register_cascade_mode = "off";
defparam \inst1|state~2 .sum_lutc_input = "datac";
defparam \inst1|state~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \inst1|Selector23~10 (
// Equation(s):
// \inst1|Selector23~10_combout  = (\inst1|state [0] & ((\inst1|Selector23~9_combout  & ((\inst1|state~2_combout ))) # (!\inst1|Selector23~9_combout  & (\inst1|state~0_combout )))) # (!\inst1|state [0] & (((\inst1|Selector23~9_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state~0_combout ),
	.datac(\inst1|Selector23~9_combout ),
	.datad(\inst1|state~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~10 .lut_mask = "f858";
defparam \inst1|Selector23~10 .operation_mode = "normal";
defparam \inst1|Selector23~10 .output_mode = "comb_only";
defparam \inst1|Selector23~10 .register_cascade_mode = "off";
defparam \inst1|Selector23~10 .sum_lutc_input = "datac";
defparam \inst1|Selector23~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \inst1|Selector23~12 (
// Equation(s):
// \inst1|Selector23~12_combout  = (\inst1|state [3] & (((\inst1|state [2])))) # (!\inst1|state [3] & ((\inst1|state [2] & ((\inst1|Selector23~10_combout ))) # (!\inst1|state [2] & (\inst1|Selector23~11_combout ))))

	.clk(gnd),
	.dataa(\inst1|Selector23~11_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|state [2]),
	.datad(\inst1|Selector23~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~12 .lut_mask = "f2c2";
defparam \inst1|Selector23~12 .operation_mode = "normal";
defparam \inst1|Selector23~12 .output_mode = "comb_only";
defparam \inst1|Selector23~12 .register_cascade_mode = "off";
defparam \inst1|Selector23~12 .sum_lutc_input = "datac";
defparam \inst1|Selector23~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \inst1|Selector23~14 (
// Equation(s):
// \inst1|Selector23~14_combout  = (\inst1|state [3] & ((\inst1|Selector23~12_combout  & ((\inst1|Selector23~13_combout ))) # (!\inst1|Selector23~12_combout  & (\inst1|Selector23~7_combout )))) # (!\inst1|state [3] & (((\inst1|Selector23~12_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Selector23~7_combout ),
	.datac(\inst1|Selector23~13_combout ),
	.datad(\inst1|Selector23~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~14 .lut_mask = "f588";
defparam \inst1|Selector23~14 .operation_mode = "normal";
defparam \inst1|Selector23~14 .output_mode = "comb_only";
defparam \inst1|Selector23~14 .register_cascade_mode = "off";
defparam \inst1|Selector23~14 .sum_lutc_input = "datac";
defparam \inst1|Selector23~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \inst1|Selector23~15 (
// Equation(s):
// \inst1|Selector23~15_combout  = (\inst1|state [4] & ((\inst1|state [5]) # ((\inst1|Selector23~5_combout )))) # (!\inst1|state [4] & (!\inst1|state [5] & ((\inst1|Selector23~14_combout ))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|state [5]),
	.datac(\inst1|Selector23~5_combout ),
	.datad(\inst1|Selector23~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector23~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector23~15 .lut_mask = "b9a8";
defparam \inst1|Selector23~15 .operation_mode = "normal";
defparam \inst1|Selector23~15 .output_mode = "comb_only";
defparam \inst1|Selector23~15 .register_cascade_mode = "off";
defparam \inst1|Selector23~15 .sum_lutc_input = "datac";
defparam \inst1|Selector23~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \inst1|state[10] (
// Equation(s):
// \inst1|state [10] = DFFEAS((\inst1|state [5] & (C1_state[10] & ((\inst1|Selector23~15_combout ) # (!\inst1|Selector28~2_combout )))) # (!\inst1|state [5] & (((\inst1|Selector23~15_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , , VCC, , , \inst1|state 
// [10])

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [5]),
	.datab(\inst1|Selector28~2_combout ),
	.datac(vcc),
	.datad(\inst1|Selector23~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|state [10]),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|state [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|state[10] .lut_mask = "f520";
defparam \inst1|state[10] .operation_mode = "normal";
defparam \inst1|state[10] .output_mode = "reg_only";
defparam \inst1|state[10] .register_cascade_mode = "off";
defparam \inst1|state[10] .sum_lutc_input = "qfbk";
defparam \inst1|state[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \inst1|Equal9~0 (
// Equation(s):
// \inst1|Equal9~0_combout  = (!\inst1|state [10] & (\inst1|state [2] & (!\inst1|state [5] & !\inst1|state [4])))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [5]),
	.datad(\inst1|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal9~0 .lut_mask = "0004";
defparam \inst1|Equal9~0 .operation_mode = "normal";
defparam \inst1|Equal9~0 .output_mode = "comb_only";
defparam \inst1|Equal9~0 .register_cascade_mode = "off";
defparam \inst1|Equal9~0 .sum_lutc_input = "datac";
defparam \inst1|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \inst1|data[6]~4 (
// Equation(s):
// \inst1|data[6]~4_combout  = (\inst1|Equal9~0_combout  & (\inst1|state [3] & (\inst1|slave_spi|byte_recv~regout  & \inst1|Equal7~1_combout )))

	.clk(gnd),
	.dataa(\inst1|Equal9~0_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(\inst1|Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[6]~4 .lut_mask = "8000";
defparam \inst1|data[6]~4 .operation_mode = "normal";
defparam \inst1|data[6]~4 .output_mode = "comb_only";
defparam \inst1|data[6]~4 .register_cascade_mode = "off";
defparam \inst1|data[6]~4 .sum_lutc_input = "datac";
defparam \inst1|data[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \inst|rd_data_r[1]~1 (
// Equation(s):
// \inst|rd_data_r[1]~1_combout  = (((!\inst|Equal2~1_combout )) # (!\inst1|ram_rst~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(vcc),
	.datad(\inst|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|rd_data_r[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[1]~1 .lut_mask = "33ff";
defparam \inst|rd_data_r[1]~1 .operation_mode = "normal";
defparam \inst|rd_data_r[1]~1 .output_mode = "comb_only";
defparam \inst|rd_data_r[1]~1 .register_cascade_mode = "off";
defparam \inst|rd_data_r[1]~1 .sum_lutc_input = "datac";
defparam \inst|rd_data_r[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \inst|rd_data_r[6] (
// Equation(s):
// \inst|rd_data_r [6] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~9 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[6] .lut_mask = "f000";
defparam \inst|rd_data_r[6] .operation_mode = "normal";
defparam \inst|rd_data_r[6] .output_mode = "reg_only";
defparam \inst|rd_data_r[6] .register_cascade_mode = "off";
defparam \inst|rd_data_r[6] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \inst1|data[9]~1 (
// Equation(s):
// \inst1|data[9]~1_combout  = ((\inst1|slave_spi|byte_recv~regout  & (\inst1|Equal2~0  & \inst1|Equal12~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_recv~regout ),
	.datac(\inst1|Equal2~0 ),
	.datad(\inst1|Equal12~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[9]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[9]~1 .lut_mask = "c000";
defparam \inst1|data[9]~1 .operation_mode = "normal";
defparam \inst1|data[9]~1 .output_mode = "comb_only";
defparam \inst1|data[9]~1 .register_cascade_mode = "off";
defparam \inst1|data[9]~1 .sum_lutc_input = "datac";
defparam \inst1|data[9]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \inst1|Equal31~0 (
// Equation(s):
// \inst1|Equal31~0_combout  = (((\inst1|state [1] & \inst1|state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|state [1]),
	.datad(\inst1|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal31~0 .lut_mask = "f000";
defparam \inst1|Equal31~0 .operation_mode = "normal";
defparam \inst1|Equal31~0 .output_mode = "comb_only";
defparam \inst1|Equal31~0 .register_cascade_mode = "off";
defparam \inst1|Equal31~0 .sum_lutc_input = "datac";
defparam \inst1|Equal31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \inst1|read_good~0 (
// Equation(s):
// \inst1|read_good~0_combout  = (((\inst1|read_good~regout ) # (\inst|rd_ready_r~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|read_good~regout ),
	.datad(\inst|rd_ready_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|read_good~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|read_good~0 .lut_mask = "fff0";
defparam \inst1|read_good~0 .operation_mode = "normal";
defparam \inst1|read_good~0 .output_mode = "comb_only";
defparam \inst1|read_good~0 .register_cascade_mode = "off";
defparam \inst1|read_good~0 .sum_lutc_input = "datac";
defparam \inst1|read_good~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \inst1|read_good (
// Equation(s):
// \inst1|read_good~regout  = DFFEAS((\inst1|read_good~0_combout  & (((!\inst1|Selector31~0_combout ) # (!\inst1|Equal25~1_combout )) # (!\inst1|Equal31~0_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal31~0_combout ),
	.datab(\inst1|Equal25~1_combout ),
	.datac(\inst1|Selector31~0_combout ),
	.datad(\inst1|read_good~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|read_good~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|read_good .lut_mask = "7f00";
defparam \inst1|read_good .operation_mode = "normal";
defparam \inst1|read_good .output_mode = "reg_only";
defparam \inst1|read_good .register_cascade_mode = "off";
defparam \inst1|read_good .sum_lutc_input = "datac";
defparam \inst1|read_good .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \inst1|data[9]~2 (
// Equation(s):
// \inst1|data[9]~2_combout  = (((\inst1|read_good~regout ) # (!\inst|rd_ready_r~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|read_good~regout ),
	.datad(\inst|rd_ready_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[9]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[9]~2 .lut_mask = "f0ff";
defparam \inst1|data[9]~2 .operation_mode = "normal";
defparam \inst1|data[9]~2 .output_mode = "comb_only";
defparam \inst1|data[9]~2 .register_cascade_mode = "off";
defparam \inst1|data[9]~2 .sum_lutc_input = "datac";
defparam \inst1|data[9]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \inst1|Equal19~0 (
// Equation(s):
// \inst1|Equal19~0_combout  = (!\inst1|state [0] & (\inst1|state [3] & (\inst1|Equal9~0_combout  & \inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal19~0 .lut_mask = "4000";
defparam \inst1|Equal19~0 .operation_mode = "normal";
defparam \inst1|Equal19~0 .output_mode = "comb_only";
defparam \inst1|Equal19~0 .register_cascade_mode = "off";
defparam \inst1|Equal19~0 .sum_lutc_input = "datac";
defparam \inst1|Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \inst1|data[6]~5 (
// Equation(s):
// \inst1|data[6]~5_combout  = ((\inst1|Equal19~0_combout  & ((\inst1|slave_spi|byte_recv~regout ))) # (!\inst1|Equal19~0_combout  & (\inst1|data[9]~1_combout ))) # (!\inst1|data[9]~2_combout )

	.clk(gnd),
	.dataa(\inst1|data[9]~2_combout ),
	.datab(\inst1|Equal19~0_combout ),
	.datac(\inst1|data[9]~1_combout ),
	.datad(\inst1|slave_spi|byte_recv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[6]~5 .lut_mask = "fd75";
defparam \inst1|data[6]~5 .operation_mode = "normal";
defparam \inst1|data[6]~5 .output_mode = "comb_only";
defparam \inst1|data[6]~5 .register_cascade_mode = "off";
defparam \inst1|data[6]~5 .sum_lutc_input = "datac";
defparam \inst1|data[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \inst1|data[6] (
// Equation(s):
// \inst1|data [6] = DFFEAS((\inst1|data[6]~4_combout  & (((\inst1|slave_spi|byte_data_recv [6])))) # (!\inst1|data[6]~4_combout  & (\inst|rd_data_r [6] & ((!\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data[6]~4_combout ),
	.datab(\inst|rd_data_r [6]),
	.datac(\inst1|slave_spi|byte_data_recv [6]),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[6] .lut_mask = "a0e4";
defparam \inst1|data[6] .operation_mode = "normal";
defparam \inst1|data[6] .output_mode = "reg_only";
defparam \inst1|data[6] .register_cascade_mode = "off";
defparam \inst1|data[6] .sum_lutc_input = "datac";
defparam \inst1|data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \inst1|Equal18~0 (
// Equation(s):
// \inst1|Equal18~0_combout  = (\inst1|state [0] & (\inst1|state [3] & (\inst1|Equal9~0_combout  & !\inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal18~0 .lut_mask = "0080";
defparam \inst1|Equal18~0 .operation_mode = "normal";
defparam \inst1|Equal18~0 .output_mode = "comb_only";
defparam \inst1|Equal18~0 .register_cascade_mode = "off";
defparam \inst1|Equal18~0 .sum_lutc_input = "datac";
defparam \inst1|Equal18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \inst1|data[9]~0 (
// Equation(s):
// \inst1|data[9]~0_combout  = (((\inst1|slave_spi|byte_recv~regout  & \inst1|Equal18~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_recv~regout ),
	.datad(\inst1|Equal18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[9]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[9]~0 .lut_mask = "f000";
defparam \inst1|data[9]~0 .operation_mode = "normal";
defparam \inst1|data[9]~0 .output_mode = "comb_only";
defparam \inst1|data[9]~0 .register_cascade_mode = "off";
defparam \inst1|data[9]~0 .sum_lutc_input = "datac";
defparam \inst1|data[9]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \inst|rd_data_r[14] (
// Equation(s):
// \inst|rd_data_r [14] = DFFEAS(((\inst1|ram_rst~regout  & (\RAM_data~1 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(\RAM_data~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[14] .lut_mask = "c0c0";
defparam \inst|rd_data_r[14] .operation_mode = "normal";
defparam \inst|rd_data_r[14] .output_mode = "reg_only";
defparam \inst|rd_data_r[14] .register_cascade_mode = "off";
defparam \inst|rd_data_r[14] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \inst1|data[9]~3 (
// Equation(s):
// \inst1|data[9]~3_combout  = ((\inst1|Equal18~0_combout  & (\inst1|slave_spi|byte_recv~regout )) # (!\inst1|Equal18~0_combout  & ((\inst1|data[9]~1_combout )))) # (!\inst1|data[9]~2_combout )

	.clk(gnd),
	.dataa(\inst1|slave_spi|byte_recv~regout ),
	.datab(\inst1|Equal18~0_combout ),
	.datac(\inst1|data[9]~2_combout ),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data[9]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[9]~3 .lut_mask = "bf8f";
defparam \inst1|data[9]~3 .operation_mode = "normal";
defparam \inst1|data[9]~3 .output_mode = "comb_only";
defparam \inst1|data[9]~3 .register_cascade_mode = "off";
defparam \inst1|data[9]~3 .sum_lutc_input = "datac";
defparam \inst1|data[9]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \inst1|data[14] (
// Equation(s):
// \inst1|data [14] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [6])) # (!\inst1|data[9]~0_combout  & (((\inst|rd_data_r [14] & !\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [6]),
	.datab(\inst1|data[9]~0_combout ),
	.datac(\inst|rd_data_r [14]),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[14] .lut_mask = "88b8";
defparam \inst1|data[14] .operation_mode = "normal";
defparam \inst1|data[14] .output_mode = "reg_only";
defparam \inst1|data[14] .register_cascade_mode = "off";
defparam \inst1|data[14] .sum_lutc_input = "datac";
defparam \inst1|data[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \inst1|read_good~_wirecell (
// Equation(s):
// \inst1|read_good~_wirecell_combout  = (((!\inst1|read_good~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|read_good~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|read_good~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|read_good~_wirecell .lut_mask = "00ff";
defparam \inst1|read_good~_wirecell .operation_mode = "normal";
defparam \inst1|read_good~_wirecell .output_mode = "comb_only";
defparam \inst1|read_good~_wirecell .register_cascade_mode = "off";
defparam \inst1|read_good~_wirecell .sum_lutc_input = "datac";
defparam \inst1|read_good~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \inst1|Equal29~0 (
// Equation(s):
// \inst1|Equal29~0_combout  = (\inst1|state [0] & (\inst1|Equal25~1_combout  & (\inst1|state [3] & \inst1|Equal25~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|Equal25~1_combout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|Equal25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal29~0 .lut_mask = "8000";
defparam \inst1|Equal29~0 .operation_mode = "normal";
defparam \inst1|Equal29~0 .output_mode = "comb_only";
defparam \inst1|Equal29~0 .register_cascade_mode = "off";
defparam \inst1|Equal29~0 .sum_lutc_input = "datac";
defparam \inst1|Equal29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \inst1|Equal31~1 (
// Equation(s):
// \inst1|Equal31~1_combout  = (\inst1|state [0] & (\inst1|Equal25~1_combout  & (\inst1|state [3] & \inst1|Equal31~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|Equal25~1_combout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|Equal31~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal31~1 .lut_mask = "8000";
defparam \inst1|Equal31~1 .operation_mode = "normal";
defparam \inst1|Equal31~1 .output_mode = "comb_only";
defparam \inst1|Equal31~1 .register_cascade_mode = "off";
defparam \inst1|Equal31~1 .sum_lutc_input = "datac";
defparam \inst1|Equal31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \inst1|spi_data_send[2]~0 (
// Equation(s):
// \inst1|spi_data_send[2]~0_combout  = (\inst1|Equal29~1_combout  & ((\inst1|state [1]) # ((\inst1|state [2] & !\inst1|slave_spi|busy_out~regout ))))

	.clk(gnd),
	.dataa(\inst1|state [1]),
	.datab(\inst1|state [2]),
	.datac(\inst1|slave_spi|busy_out~regout ),
	.datad(\inst1|Equal29~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|spi_data_send[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[2]~0 .lut_mask = "ae00";
defparam \inst1|spi_data_send[2]~0 .operation_mode = "normal";
defparam \inst1|spi_data_send[2]~0 .output_mode = "comb_only";
defparam \inst1|spi_data_send[2]~0 .register_cascade_mode = "off";
defparam \inst1|spi_data_send[2]~0 .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \inst1|spi_data_send[6] (
// Equation(s):
// \inst1|spi_data_send [6] = DFFEAS(((\inst1|Equal29~0_combout  & (\inst1|data [6])) # (!\inst1|Equal29~0_combout  & ((\inst1|data [14])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [6]),
	.datab(\inst1|data [14]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[6] .lut_mask = "aacc";
defparam \inst1|spi_data_send[6] .operation_mode = "normal";
defparam \inst1|spi_data_send[6] .output_mode = "reg_only";
defparam \inst1|spi_data_send[6] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[6] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \inst|rd_data_r[10] (
// Equation(s):
// \inst|rd_data_r [10] = DFFEAS(((\inst1|ram_rst~regout  & ((\RAM_data~5 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(vcc),
	.datad(\RAM_data~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[10] .lut_mask = "cc00";
defparam \inst|rd_data_r[10] .operation_mode = "normal";
defparam \inst|rd_data_r[10] .output_mode = "reg_only";
defparam \inst|rd_data_r[10] .register_cascade_mode = "off";
defparam \inst|rd_data_r[10] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \inst1|data[10] (
// Equation(s):
// \inst1|data [10] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [2])) # (!\inst1|data[9]~0_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [10])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [2]),
	.datab(\inst1|data[9]~1_combout ),
	.datac(\inst|rd_data_r [10]),
	.datad(\inst1|data[9]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[10] .lut_mask = "aa30";
defparam \inst1|data[10] .operation_mode = "normal";
defparam \inst1|data[10] .output_mode = "reg_only";
defparam \inst1|data[10] .register_cascade_mode = "off";
defparam \inst1|data[10] .sum_lutc_input = "datac";
defparam \inst1|data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \inst|rd_data_r[2] (
// Equation(s):
// \inst|rd_data_r [2] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~13 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[2] .lut_mask = "f000";
defparam \inst|rd_data_r[2] .operation_mode = "normal";
defparam \inst|rd_data_r[2] .output_mode = "reg_only";
defparam \inst|rd_data_r[2] .register_cascade_mode = "off";
defparam \inst|rd_data_r[2] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \inst1|data[2] (
// Equation(s):
// \inst1|data [2] = DFFEAS((\inst1|data[6]~4_combout  & (\inst1|slave_spi|byte_data_recv [2])) # (!\inst1|data[6]~4_combout  & (((\inst|rd_data_r [2] & !\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [2]),
	.datab(\inst1|data[6]~4_combout ),
	.datac(\inst|rd_data_r [2]),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[2] .lut_mask = "88b8";
defparam \inst1|data[2] .operation_mode = "normal";
defparam \inst1|data[2] .output_mode = "reg_only";
defparam \inst1|data[2] .register_cascade_mode = "off";
defparam \inst1|data[2] .sum_lutc_input = "datac";
defparam \inst1|data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \inst1|spi_data_send[2] (
// Equation(s):
// \inst1|spi_data_send [2] = DFFEAS(((\inst1|Equal29~0_combout  & ((\inst1|data [2]))) # (!\inst1|Equal29~0_combout  & (\inst1|data [10]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [10]),
	.datab(\inst1|data [2]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[2] .lut_mask = "ccaa";
defparam \inst1|spi_data_send[2] .operation_mode = "normal";
defparam \inst1|spi_data_send[2] .output_mode = "reg_only";
defparam \inst1|spi_data_send[2] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[2] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \inst|rd_data_r[8] (
// Equation(s):
// \inst|rd_data_r [8] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~7 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[8] .lut_mask = "f000";
defparam \inst|rd_data_r[8] .operation_mode = "normal";
defparam \inst|rd_data_r[8] .output_mode = "reg_only";
defparam \inst|rd_data_r[8] .register_cascade_mode = "off";
defparam \inst|rd_data_r[8] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \inst1|data[8] (
// Equation(s):
// \inst1|data [8] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [0])) # (!\inst1|data[9]~0_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [8])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [0]),
	.datab(\inst1|data[9]~0_combout ),
	.datac(\inst1|data[9]~1_combout ),
	.datad(\inst|rd_data_r [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[8] .lut_mask = "8b88";
defparam \inst1|data[8] .operation_mode = "normal";
defparam \inst1|data[8] .output_mode = "reg_only";
defparam \inst1|data[8] .register_cascade_mode = "off";
defparam \inst1|data[8] .sum_lutc_input = "datac";
defparam \inst1|data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \inst1|Selector147~0 (
// Equation(s):
// \inst1|Selector147~0_combout  = (\inst1|state [2] & (!\inst1|spi_data_send [0])) # (!\inst1|state [2] & (\inst1|state [1] & (\inst1|spi_data_send [0] $ (\inst1|data [8]))))

	.clk(gnd),
	.dataa(\inst1|spi_data_send [0]),
	.datab(\inst1|state [2]),
	.datac(\inst1|state [1]),
	.datad(\inst1|data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector147~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector147~0 .lut_mask = "5464";
defparam \inst1|Selector147~0 .operation_mode = "normal";
defparam \inst1|Selector147~0 .output_mode = "comb_only";
defparam \inst1|Selector147~0 .register_cascade_mode = "off";
defparam \inst1|Selector147~0 .sum_lutc_input = "datac";
defparam \inst1|Selector147~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \inst|rd_data_r[0] (
// Equation(s):
// \inst|rd_data_r [0] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~15 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[0] .lut_mask = "f000";
defparam \inst|rd_data_r[0] .operation_mode = "normal";
defparam \inst|rd_data_r[0] .output_mode = "reg_only";
defparam \inst|rd_data_r[0] .register_cascade_mode = "off";
defparam \inst|rd_data_r[0] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \inst1|data[0] (
// Equation(s):
// \inst1|data [0] = DFFEAS((\inst1|data[6]~4_combout  & (((\inst1|slave_spi|byte_data_recv [0])))) # (!\inst1|data[6]~4_combout  & (!\inst1|data[9]~1_combout  & ((\inst|rd_data_r [0])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data[9]~1_combout ),
	.datab(\inst1|slave_spi|byte_data_recv [0]),
	.datac(\inst1|data[6]~4_combout ),
	.datad(\inst|rd_data_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[0] .lut_mask = "c5c0";
defparam \inst1|data[0] .operation_mode = "normal";
defparam \inst1|data[0] .output_mode = "reg_only";
defparam \inst1|data[0] .register_cascade_mode = "off";
defparam \inst1|data[0] .sum_lutc_input = "datac";
defparam \inst1|data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \inst1|Selector147~1 (
// Equation(s):
// \inst1|Selector147~1_combout  = (\inst1|Equal29~0_combout  & ((\inst1|slave_spi|busy_out~regout  & (!\inst1|spi_data_send [0])) # (!\inst1|slave_spi|busy_out~regout  & ((!\inst1|data [0])))))

	.clk(gnd),
	.dataa(\inst1|spi_data_send [0]),
	.datab(\inst1|slave_spi|busy_out~regout ),
	.datac(\inst1|Equal29~0_combout ),
	.datad(\inst1|data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector147~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector147~1 .lut_mask = "4070";
defparam \inst1|Selector147~1 .operation_mode = "normal";
defparam \inst1|Selector147~1 .output_mode = "comb_only";
defparam \inst1|Selector147~1 .register_cascade_mode = "off";
defparam \inst1|Selector147~1 .sum_lutc_input = "datac";
defparam \inst1|Selector147~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \inst1|spi_data_send[0] (
// Equation(s):
// \inst1|spi_data_send [0] = DFFEAS((!\inst1|Selector147~1_combout  & (\inst1|spi_data_send [0] $ (((\inst1|Equal29~1_combout  & \inst1|Selector147~0_combout ))))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|spi_data_send [0]),
	.datab(\inst1|Equal29~1_combout ),
	.datac(\inst1|Selector147~0_combout ),
	.datad(\inst1|Selector147~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[0] .lut_mask = "006a";
defparam \inst1|spi_data_send[0] .operation_mode = "normal";
defparam \inst1|spi_data_send[0] .output_mode = "reg_only";
defparam \inst1|spi_data_send[0] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[0] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \inst1|slave_spi|byte_data_sent[0]~11 (
// Equation(s):
// \inst1|slave_spi|byte_data_sent[0]~11_combout  = (\inst1|spi_data_send [0] & (!\inst1|slave_spi|always5~0  & (!\inst1|slave_spi|SSELr [1] & !\inst1|slave_spi|Equal1~0 )))

	.clk(gnd),
	.dataa(\inst1|spi_data_send [0]),
	.datab(\inst1|slave_spi|always5~0 ),
	.datac(\inst1|slave_spi|SSELr [1]),
	.datad(\inst1|slave_spi|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|slave_spi|byte_data_sent[0]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[0]~11 .lut_mask = "0002";
defparam \inst1|slave_spi|byte_data_sent[0]~11 .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[0]~11 .output_mode = "comb_only";
defparam \inst1|slave_spi|byte_data_sent[0]~11 .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[0]~11 .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[0]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \inst1|slave_spi|byte_data_sent[0] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [0] = DFFEAS(((\inst1|slave_spi|byte_data_sent[0]~11_combout ) # ((!\inst1|slave_spi|byte_data_sent[7]~13  & \inst1|slave_spi|byte_data_sent [0]))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.datac(\inst1|slave_spi|byte_data_sent [0]),
	.datad(\inst1|slave_spi|byte_data_sent[0]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[0] .lut_mask = "ff30";
defparam \inst1|slave_spi|byte_data_sent[0] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[0] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[0] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \inst|rd_data_r[9] (
// Equation(s):
// \inst|rd_data_r [9] = DFFEAS(((\inst1|ram_rst~regout  & ((\RAM_data~6 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(vcc),
	.datad(\RAM_data~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[9] .lut_mask = "cc00";
defparam \inst|rd_data_r[9] .operation_mode = "normal";
defparam \inst|rd_data_r[9] .output_mode = "reg_only";
defparam \inst|rd_data_r[9] .register_cascade_mode = "off";
defparam \inst|rd_data_r[9] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \inst1|data[9] (
// Equation(s):
// \inst1|data [9] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [1])) # (!\inst1|data[9]~0_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [9])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [1]),
	.datab(\inst1|data[9]~1_combout ),
	.datac(\inst|rd_data_r [9]),
	.datad(\inst1|data[9]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[9] .lut_mask = "aa30";
defparam \inst1|data[9] .operation_mode = "normal";
defparam \inst1|data[9] .output_mode = "reg_only";
defparam \inst1|data[9] .register_cascade_mode = "off";
defparam \inst1|data[9] .sum_lutc_input = "datac";
defparam \inst1|data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \inst|rd_data_r[1] (
// Equation(s):
// \inst|rd_data_r [1] = DFFEAS(((\RAM_data~14  & ((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\RAM_data~14 ),
	.datac(vcc),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[1] .lut_mask = "cc00";
defparam \inst|rd_data_r[1] .operation_mode = "normal";
defparam \inst|rd_data_r[1] .output_mode = "reg_only";
defparam \inst|rd_data_r[1] .register_cascade_mode = "off";
defparam \inst|rd_data_r[1] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \inst1|data[1] (
// Equation(s):
// \inst1|data [1] = DFFEAS((\inst1|data[6]~4_combout  & (\inst1|slave_spi|byte_data_recv [1])) # (!\inst1|data[6]~4_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [1])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [1]),
	.datab(\inst1|data[9]~1_combout ),
	.datac(\inst|rd_data_r [1]),
	.datad(\inst1|data[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[1] .lut_mask = "aa30";
defparam \inst1|data[1] .operation_mode = "normal";
defparam \inst1|data[1] .output_mode = "reg_only";
defparam \inst1|data[1] .register_cascade_mode = "off";
defparam \inst1|data[1] .sum_lutc_input = "datac";
defparam \inst1|data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \inst1|spi_data_send[1] (
// Equation(s):
// \inst1|spi_data_send [1] = DFFEAS(((\inst1|Equal29~0_combout  & ((\inst1|data [1]))) # (!\inst1|Equal29~0_combout  & (\inst1|data [9]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [9]),
	.datab(\inst1|data [1]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[1] .lut_mask = "ccaa";
defparam \inst1|spi_data_send[1] .operation_mode = "normal";
defparam \inst1|spi_data_send[1] .output_mode = "reg_only";
defparam \inst1|spi_data_send[1] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[1] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \inst1|slave_spi|byte_data_sent[1] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [1] = DFFEAS((\inst1|slave_spi|SCKr [1] & (((\inst1|spi_data_send [1])))) # (!\inst1|slave_spi|SCKr [1] & ((\inst1|slave_spi|SCKr [2] & (\inst1|slave_spi|byte_data_sent [0])) # (!\inst1|slave_spi|SCKr [2] & 
// ((\inst1|spi_data_send [1]))))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|SCKr [1]),
	.datab(\inst1|slave_spi|byte_data_sent [0]),
	.datac(\inst1|spi_data_send [1]),
	.datad(\inst1|slave_spi|SCKr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[1] .lut_mask = "e4f0";
defparam \inst1|slave_spi|byte_data_sent[1] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[1] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[1] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \inst1|slave_spi|byte_data_sent[2] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [2] = DFFEAS((\inst1|slave_spi|SCKr [2] & ((\inst1|slave_spi|SCKr [1] & (\inst1|spi_data_send [2])) # (!\inst1|slave_spi|SCKr [1] & ((\inst1|slave_spi|byte_data_sent [1]))))) # (!\inst1|slave_spi|SCKr [2] & 
// (\inst1|spi_data_send [2])), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|spi_data_send [2]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|slave_spi|byte_data_sent [1]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[2] .lut_mask = "aae2";
defparam \inst1|slave_spi|byte_data_sent[2] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[2] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[2] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \inst|rd_data_r[3] (
// Equation(s):
// \inst|rd_data_r [3] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~12 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[3] .lut_mask = "f000";
defparam \inst|rd_data_r[3] .operation_mode = "normal";
defparam \inst|rd_data_r[3] .output_mode = "reg_only";
defparam \inst|rd_data_r[3] .register_cascade_mode = "off";
defparam \inst|rd_data_r[3] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \inst1|data[3] (
// Equation(s):
// \inst1|data [3] = DFFEAS((\inst1|data[6]~4_combout  & (\inst1|slave_spi|byte_data_recv [3])) # (!\inst1|data[6]~4_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [3])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [3]),
	.datab(\inst1|data[9]~1_combout ),
	.datac(\inst|rd_data_r [3]),
	.datad(\inst1|data[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[3] .lut_mask = "aa30";
defparam \inst1|data[3] .operation_mode = "normal";
defparam \inst1|data[3] .output_mode = "reg_only";
defparam \inst1|data[3] .register_cascade_mode = "off";
defparam \inst1|data[3] .sum_lutc_input = "datac";
defparam \inst1|data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \inst|rd_data_r[11] (
// Equation(s):
// \inst|rd_data_r [11] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~4 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[11] .lut_mask = "f000";
defparam \inst|rd_data_r[11] .operation_mode = "normal";
defparam \inst|rd_data_r[11] .output_mode = "reg_only";
defparam \inst|rd_data_r[11] .register_cascade_mode = "off";
defparam \inst|rd_data_r[11] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \inst1|data[11] (
// Equation(s):
// \inst1|data [11] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [3])) # (!\inst1|data[9]~0_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [11])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [3]),
	.datab(\inst1|data[9]~1_combout ),
	.datac(\inst|rd_data_r [11]),
	.datad(\inst1|data[9]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[11] .lut_mask = "aa30";
defparam \inst1|data[11] .operation_mode = "normal";
defparam \inst1|data[11] .output_mode = "reg_only";
defparam \inst1|data[11] .register_cascade_mode = "off";
defparam \inst1|data[11] .sum_lutc_input = "datac";
defparam \inst1|data[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \inst1|spi_data_send[3] (
// Equation(s):
// \inst1|spi_data_send [3] = DFFEAS(((\inst1|Equal29~0_combout  & (\inst1|data [3])) # (!\inst1|Equal29~0_combout  & ((\inst1|data [11])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [3]),
	.datab(\inst1|data [11]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[3] .lut_mask = "aacc";
defparam \inst1|spi_data_send[3] .operation_mode = "normal";
defparam \inst1|spi_data_send[3] .output_mode = "reg_only";
defparam \inst1|spi_data_send[3] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[3] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \inst1|slave_spi|byte_data_sent[3] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [3] = DFFEAS((\inst1|slave_spi|SCKr [2] & ((\inst1|slave_spi|SCKr [1] & ((\inst1|spi_data_send [3]))) # (!\inst1|slave_spi|SCKr [1] & (\inst1|slave_spi|byte_data_sent [2])))) # (!\inst1|slave_spi|SCKr [2] & 
// (((\inst1|spi_data_send [3])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_sent [2]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|spi_data_send [3]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[3] .lut_mask = "f0b8";
defparam \inst1|slave_spi|byte_data_sent[3] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[3] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[3] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \inst|rd_data_r[4] (
// Equation(s):
// \inst|rd_data_r [4] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~11 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[4] .lut_mask = "f000";
defparam \inst|rd_data_r[4] .operation_mode = "normal";
defparam \inst|rd_data_r[4] .output_mode = "reg_only";
defparam \inst|rd_data_r[4] .register_cascade_mode = "off";
defparam \inst|rd_data_r[4] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \inst1|data[4] (
// Equation(s):
// \inst1|data [4] = DFFEAS((\inst1|data[6]~4_combout  & (\inst1|slave_spi|byte_data_recv [4])) # (!\inst1|data[6]~4_combout  & (((\inst|rd_data_r [4] & !\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [4]),
	.datab(\inst|rd_data_r [4]),
	.datac(\inst1|data[6]~4_combout ),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[4] .lut_mask = "a0ac";
defparam \inst1|data[4] .operation_mode = "normal";
defparam \inst1|data[4] .output_mode = "reg_only";
defparam \inst1|data[4] .register_cascade_mode = "off";
defparam \inst1|data[4] .sum_lutc_input = "datac";
defparam \inst1|data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \inst|rd_data_r[12] (
// Equation(s):
// \inst|rd_data_r [12] = DFFEAS(((\inst1|ram_rst~regout  & ((\RAM_data~3 )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(vcc),
	.datad(\RAM_data~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[12] .lut_mask = "cc00";
defparam \inst|rd_data_r[12] .operation_mode = "normal";
defparam \inst|rd_data_r[12] .output_mode = "reg_only";
defparam \inst|rd_data_r[12] .register_cascade_mode = "off";
defparam \inst|rd_data_r[12] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \inst1|data[12] (
// Equation(s):
// \inst1|data [12] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [4])) # (!\inst1|data[9]~0_combout  & (((!\inst1|data[9]~1_combout  & \inst|rd_data_r [12])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [4]),
	.datab(\inst1|data[9]~1_combout ),
	.datac(\inst1|data[9]~0_combout ),
	.datad(\inst|rd_data_r [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[12] .lut_mask = "a3a0";
defparam \inst1|data[12] .operation_mode = "normal";
defparam \inst1|data[12] .output_mode = "reg_only";
defparam \inst1|data[12] .register_cascade_mode = "off";
defparam \inst1|data[12] .sum_lutc_input = "datac";
defparam \inst1|data[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \inst1|spi_data_send[4] (
// Equation(s):
// \inst1|spi_data_send [4] = DFFEAS(((\inst1|Equal29~0_combout  & (\inst1|data [4])) # (!\inst1|Equal29~0_combout  & ((\inst1|data [12])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [4]),
	.datab(\inst1|data [12]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[4] .lut_mask = "aacc";
defparam \inst1|spi_data_send[4] .operation_mode = "normal";
defparam \inst1|spi_data_send[4] .output_mode = "reg_only";
defparam \inst1|spi_data_send[4] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[4] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \inst1|slave_spi|byte_data_sent[4] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [4] = DFFEAS((\inst1|slave_spi|SCKr [2] & ((\inst1|slave_spi|SCKr [1] & ((\inst1|spi_data_send [4]))) # (!\inst1|slave_spi|SCKr [1] & (\inst1|slave_spi|byte_data_sent [3])))) # (!\inst1|slave_spi|SCKr [2] & 
// (((\inst1|spi_data_send [4])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_sent [3]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|spi_data_send [4]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[4] .lut_mask = "f0b8";
defparam \inst1|slave_spi|byte_data_sent[4] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[4] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[4] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \inst|rd_data_r[5] (
// Equation(s):
// \inst|rd_data_r [5] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~10 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[5] .lut_mask = "f000";
defparam \inst|rd_data_r[5] .operation_mode = "normal";
defparam \inst|rd_data_r[5] .output_mode = "reg_only";
defparam \inst|rd_data_r[5] .register_cascade_mode = "off";
defparam \inst|rd_data_r[5] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \inst1|data[5] (
// Equation(s):
// \inst1|data [5] = DFFEAS((\inst1|data[6]~4_combout  & (((\inst1|slave_spi|byte_data_recv [5])))) # (!\inst1|data[6]~4_combout  & (\inst|rd_data_r [5] & ((!\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data[6]~4_combout ),
	.datab(\inst|rd_data_r [5]),
	.datac(\inst1|slave_spi|byte_data_recv [5]),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[5] .lut_mask = "a0e4";
defparam \inst1|data[5] .operation_mode = "normal";
defparam \inst1|data[5] .output_mode = "reg_only";
defparam \inst1|data[5] .register_cascade_mode = "off";
defparam \inst1|data[5] .sum_lutc_input = "datac";
defparam \inst1|data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \inst|rd_data_r[13] (
// Equation(s):
// \inst|rd_data_r [13] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~2 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[13] .lut_mask = "f000";
defparam \inst|rd_data_r[13] .operation_mode = "normal";
defparam \inst|rd_data_r[13] .output_mode = "reg_only";
defparam \inst|rd_data_r[13] .register_cascade_mode = "off";
defparam \inst|rd_data_r[13] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \inst1|data[13] (
// Equation(s):
// \inst1|data [13] = DFFEAS((\inst1|data[9]~0_combout  & (((\inst1|slave_spi|byte_data_recv [5])))) # (!\inst1|data[9]~0_combout  & (!\inst1|data[9]~1_combout  & ((\inst|rd_data_r [13])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data[9]~1_combout ),
	.datab(\inst1|slave_spi|byte_data_recv [5]),
	.datac(\inst1|data[9]~0_combout ),
	.datad(\inst|rd_data_r [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[13] .lut_mask = "c5c0";
defparam \inst1|data[13] .operation_mode = "normal";
defparam \inst1|data[13] .output_mode = "reg_only";
defparam \inst1|data[13] .register_cascade_mode = "off";
defparam \inst1|data[13] .sum_lutc_input = "datac";
defparam \inst1|data[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \inst1|spi_data_send[5] (
// Equation(s):
// \inst1|spi_data_send [5] = DFFEAS(((\inst1|Equal29~0_combout  & (\inst1|data [5])) # (!\inst1|Equal29~0_combout  & ((\inst1|data [13])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [5]),
	.datab(\inst1|data [13]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[5] .lut_mask = "aacc";
defparam \inst1|spi_data_send[5] .operation_mode = "normal";
defparam \inst1|spi_data_send[5] .output_mode = "reg_only";
defparam \inst1|spi_data_send[5] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[5] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \inst1|slave_spi|byte_data_sent[5] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [5] = DFFEAS((\inst1|slave_spi|SCKr [2] & ((\inst1|slave_spi|SCKr [1] & ((\inst1|spi_data_send [5]))) # (!\inst1|slave_spi|SCKr [1] & (\inst1|slave_spi|byte_data_sent [4])))) # (!\inst1|slave_spi|SCKr [2] & 
// (((\inst1|spi_data_send [5])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_sent [4]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|spi_data_send [5]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[5] .lut_mask = "f0b8";
defparam \inst1|slave_spi|byte_data_sent[5] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[5] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[5] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \inst1|slave_spi|byte_data_sent[6] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [6] = DFFEAS((\inst1|slave_spi|SCKr [2] & ((\inst1|slave_spi|SCKr [1] & (\inst1|spi_data_send [6])) # (!\inst1|slave_spi|SCKr [1] & ((\inst1|slave_spi|byte_data_sent [5]))))) # (!\inst1|slave_spi|SCKr [2] & 
// (\inst1|spi_data_send [6])), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|spi_data_send [6]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|slave_spi|byte_data_sent [5]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[6] .lut_mask = "aae2";
defparam \inst1|slave_spi|byte_data_sent[6] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[6] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[6] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \inst|rd_data_r[7] (
// Equation(s):
// \inst|rd_data_r [7] = DFFEAS((((\inst1|ram_rst~regout  & \RAM_data~8 ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\RAM_data~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[7] .lut_mask = "f000";
defparam \inst|rd_data_r[7] .operation_mode = "normal";
defparam \inst|rd_data_r[7] .output_mode = "reg_only";
defparam \inst|rd_data_r[7] .register_cascade_mode = "off";
defparam \inst|rd_data_r[7] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \inst1|data[7] (
// Equation(s):
// \inst1|data [7] = DFFEAS((\inst1|data[6]~4_combout  & (\inst1|slave_spi|byte_data_recv [7])) # (!\inst1|data[6]~4_combout  & (((\inst|rd_data_r [7] & !\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[6]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [7]),
	.datab(\inst|rd_data_r [7]),
	.datac(\inst1|data[6]~4_combout ),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[6]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[7] .lut_mask = "a0ac";
defparam \inst1|data[7] .operation_mode = "normal";
defparam \inst1|data[7] .output_mode = "reg_only";
defparam \inst1|data[7] .register_cascade_mode = "off";
defparam \inst1|data[7] .sum_lutc_input = "datac";
defparam \inst1|data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \inst|rd_data_r[15] (
// Equation(s):
// \inst|rd_data_r [15] = DFFEAS((\RAM_data~0  & (((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|rd_data_r[1]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\RAM_data~0 ),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rd_data_r[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|rd_data_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|rd_data_r[15] .lut_mask = "a0a0";
defparam \inst|rd_data_r[15] .operation_mode = "normal";
defparam \inst|rd_data_r[15] .output_mode = "reg_only";
defparam \inst|rd_data_r[15] .register_cascade_mode = "off";
defparam \inst|rd_data_r[15] .sum_lutc_input = "datac";
defparam \inst|rd_data_r[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \inst1|data[15] (
// Equation(s):
// \inst1|data [15] = DFFEAS((\inst1|data[9]~0_combout  & (\inst1|slave_spi|byte_data_recv [7])) # (!\inst1|data[9]~0_combout  & (((\inst|rd_data_r [15] & !\inst1|data[9]~1_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data[9]~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_recv [7]),
	.datab(\inst1|data[9]~0_combout ),
	.datac(\inst|rd_data_r [15]),
	.datad(\inst1|data[9]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data[9]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data[15] .lut_mask = "88b8";
defparam \inst1|data[15] .operation_mode = "normal";
defparam \inst1|data[15] .output_mode = "reg_only";
defparam \inst1|data[15] .register_cascade_mode = "off";
defparam \inst1|data[15] .sum_lutc_input = "datac";
defparam \inst1|data[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \inst1|spi_data_send[7] (
// Equation(s):
// \inst1|spi_data_send [7] = DFFEAS(((\inst1|Equal29~0_combout  & (\inst1|data [7])) # (!\inst1|Equal29~0_combout  & ((\inst1|data [15])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|spi_data_send[2]~0_combout , \inst1|read_good~_wirecell_combout , , , 
// \inst1|Equal31~1_combout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data [7]),
	.datab(\inst1|data [15]),
	.datac(\inst1|read_good~_wirecell_combout ),
	.datad(\inst1|Equal29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Equal31~1_combout ),
	.ena(\inst1|spi_data_send[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|spi_data_send [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|spi_data_send[7] .lut_mask = "aacc";
defparam \inst1|spi_data_send[7] .operation_mode = "normal";
defparam \inst1|spi_data_send[7] .output_mode = "reg_only";
defparam \inst1|spi_data_send[7] .register_cascade_mode = "off";
defparam \inst1|spi_data_send[7] .sum_lutc_input = "datac";
defparam \inst1|spi_data_send[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \inst1|slave_spi|byte_data_sent[7] (
// Equation(s):
// \inst1|slave_spi|byte_data_sent [7] = DFFEAS((\inst1|slave_spi|SCKr [2] & ((\inst1|slave_spi|SCKr [1] & ((\inst1|spi_data_send [7]))) # (!\inst1|slave_spi|SCKr [1] & (\inst1|slave_spi|byte_data_sent [6])))) # (!\inst1|slave_spi|SCKr [2] & 
// (((\inst1|spi_data_send [7])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|slave_spi|byte_data_sent[7]~13 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|slave_spi|byte_data_sent [6]),
	.datab(\inst1|slave_spi|SCKr [2]),
	.datac(\inst1|spi_data_send [7]),
	.datad(\inst1|slave_spi|SCKr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|slave_spi|byte_data_sent[7]~13 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|slave_spi|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|slave_spi|byte_data_sent[7] .lut_mask = "f0b8";
defparam \inst1|slave_spi|byte_data_sent[7] .operation_mode = "normal";
defparam \inst1|slave_spi|byte_data_sent[7] .output_mode = "reg_only";
defparam \inst1|slave_spi|byte_data_sent[7] .register_cascade_mode = "off";
defparam \inst1|slave_spi|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \inst1|slave_spi|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \inst|command~0 (
// Equation(s):
// \inst|command~0_combout  = (\inst1|ram_wr_enable~regout ) # ((\inst|refresh_cnt [9]) # ((\inst1|ram_rd_enable~regout ) # (!\inst|LessThan0~2_combout )))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(\inst|refresh_cnt [9]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command~0 .lut_mask = "feff";
defparam \inst|command~0 .operation_mode = "normal";
defparam \inst|command~0 .output_mode = "comb_only";
defparam \inst|command~0 .register_cascade_mode = "off";
defparam \inst|command~0 .sum_lutc_input = "datac";
defparam \inst|command~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = (\inst|state [0] & ((\inst|state [2] & ((!\inst|state [1]))) # (!\inst|state [2] & (\inst|state [3] & \inst|state [1])))) # (!\inst|state [0] & (!\inst|state [2] & (\inst|state [3] $ (\inst|state [1]))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [3]),
	.datac(\inst|state [2]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr7~0 .lut_mask = "09a4";
defparam \inst|WideOr7~0 .operation_mode = "normal";
defparam \inst|WideOr7~0 .output_mode = "comb_only";
defparam \inst|WideOr7~0 .register_cascade_mode = "off";
defparam \inst|WideOr7~0 .sum_lutc_input = "datac";
defparam \inst|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \inst|WideOr7~1 (
// Equation(s):
// \inst|WideOr7~1_combout  = (((!\inst|state [4] & \inst|WideOr7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [4]),
	.datad(\inst|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr7~1 .lut_mask = "0f00";
defparam \inst|WideOr7~1 .operation_mode = "normal";
defparam \inst|WideOr7~1 .output_mode = "comb_only";
defparam \inst|WideOr7~1 .register_cascade_mode = "off";
defparam \inst|WideOr7~1 .sum_lutc_input = "datac";
defparam \inst|WideOr7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \inst|command[5] (
// Equation(s):
// \inst|command [5] = DFFEAS((\inst|Equal7~1_combout  & (((!\inst|WideOr7~1_combout )))) # (!\inst|Equal7~1_combout  & (!\inst|command~0_combout )), GLOBAL(\MCO_clk~combout ), VCC, , \inst|state[4]~0_combout , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|Equal7~1_combout ),
	.datab(\inst|command~0_combout ),
	.datac(vcc),
	.datad(\inst|WideOr7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(\inst|state[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[5] .lut_mask = "11bb";
defparam \inst|command[5] .operation_mode = "normal";
defparam \inst|command[5] .output_mode = "reg_only";
defparam \inst|command[5] .register_cascade_mode = "off";
defparam \inst|command[5] .sum_lutc_input = "datac";
defparam \inst|command[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \inst|command[4]~1 (
// Equation(s):
// \inst|command[4]~1_combout  = (\inst1|ram_rst~regout  & (\inst|state [0] $ (((\inst|state [1] & !\inst|state [3])))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [1]),
	.datac(\inst|state [3]),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4]~1 .lut_mask = "a600";
defparam \inst|command[4]~1 .operation_mode = "normal";
defparam \inst|command[4]~1 .output_mode = "comb_only";
defparam \inst|command[4]~1 .register_cascade_mode = "off";
defparam \inst|command[4]~1 .sum_lutc_input = "datac";
defparam \inst|command[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \inst|command[4]~2 (
// Equation(s):
// \inst|command[4]~2_combout  = (\inst|command[4]~1_combout  & ((\inst|state [1] & (!\inst|state [4] & !\inst|state [2])) # (!\inst|state [1] & (\inst|state [4] $ (\inst|state [2])))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|command[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|command[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4]~2 .lut_mask = "1600";
defparam \inst|command[4]~2 .operation_mode = "normal";
defparam \inst|command[4]~2 .output_mode = "comb_only";
defparam \inst|command[4]~2 .register_cascade_mode = "off";
defparam \inst|command[4]~2 .sum_lutc_input = "datac";
defparam \inst|command[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \inst|command[4] (
// Equation(s):
// \inst|command [4] = DFFEAS((\inst|WideNor0~combout  & ((\inst|state[4]~1_combout  & (\inst|command [4])) # (!\inst|state[4]~1_combout  & ((!\inst|command[4]~2_combout ))))) # (!\inst|WideNor0~combout  & (((!\inst|command[4]~2_combout )))), 
// GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|command [4]),
	.datab(\inst|WideNor0~combout ),
	.datac(\inst|state[4]~1_combout ),
	.datad(\inst|command[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[4] .lut_mask = "80bf";
defparam \inst|command[4] .operation_mode = "normal";
defparam \inst|command[4] .output_mode = "reg_only";
defparam \inst|command[4] .register_cascade_mode = "off";
defparam \inst|command[4] .sum_lutc_input = "datac";
defparam \inst|command[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \inst|WideOr9~0 (
// Equation(s):
// \inst|WideOr9~0_combout  = (\inst|state [1]) # ((\inst|state [4] & ((\inst|state [2]) # (!\inst|state [0]))) # (!\inst|state [4] & (\inst|state [0] $ (\inst|state [2]))))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|state [0]),
	.datac(\inst|state [2]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr9~0 .lut_mask = "ffb6";
defparam \inst|WideOr9~0 .operation_mode = "normal";
defparam \inst|WideOr9~0 .output_mode = "comb_only";
defparam \inst|WideOr9~0 .register_cascade_mode = "off";
defparam \inst|WideOr9~0 .sum_lutc_input = "datac";
defparam \inst|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \inst|WideOr9~1 (
// Equation(s):
// \inst|WideOr9~1_combout  = ((\inst|state [3] & ((!\inst|WideOr9~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [3]),
	.datac(vcc),
	.datad(\inst|WideOr9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr9~1 .lut_mask = "00cc";
defparam \inst|WideOr9~1 .operation_mode = "normal";
defparam \inst|WideOr9~1 .output_mode = "comb_only";
defparam \inst|WideOr9~1 .register_cascade_mode = "off";
defparam \inst|WideOr9~1 .sum_lutc_input = "datac";
defparam \inst|WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \inst|command[3] (
// Equation(s):
// \inst|command [3] = DFFEAS(((\inst|Equal7~1_combout  & ((!\inst|WideOr9~1_combout ))) # (!\inst|Equal7~1_combout  & (!\inst|LessThan0~3_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|state[4]~0_combout , VCC, , , !\inst1|ram_rst~regout )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|LessThan0~3_combout ),
	.datab(\inst|WideOr9~1_combout ),
	.datac(vcc),
	.datad(\inst|Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst1|ram_rst~regout ),
	.ena(\inst|state[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[3] .lut_mask = "3355";
defparam \inst|command[3] .operation_mode = "normal";
defparam \inst|command[3] .output_mode = "reg_only";
defparam \inst|command[3] .register_cascade_mode = "off";
defparam \inst|command[3] .sum_lutc_input = "datac";
defparam \inst|command[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \inst1|Selector1~6 (
// Equation(s):
// \inst1|Selector1~6_combout  = (\inst|rd_data_r [10] & (\inst|rd_data_r [11] & (\inst|rd_data_r [9] & \inst|rd_data_r [12])))

	.clk(gnd),
	.dataa(\inst|rd_data_r [10]),
	.datab(\inst|rd_data_r [11]),
	.datac(\inst|rd_data_r [9]),
	.datad(\inst|rd_data_r [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~6 .lut_mask = "8000";
defparam \inst1|Selector1~6 .operation_mode = "normal";
defparam \inst1|Selector1~6 .output_mode = "comb_only";
defparam \inst1|Selector1~6 .register_cascade_mode = "off";
defparam \inst1|Selector1~6 .sum_lutc_input = "datac";
defparam \inst1|Selector1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \inst1|Selector1~7 (
// Equation(s):
// \inst1|Selector1~7_combout  = (\inst|rd_data_r [14] & (\inst|rd_data_r [15] & (!\inst|rd_data_r [13] & \inst1|Selector1~6_combout )))

	.clk(gnd),
	.dataa(\inst|rd_data_r [14]),
	.datab(\inst|rd_data_r [15]),
	.datac(\inst|rd_data_r [13]),
	.datad(\inst1|Selector1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~7 .lut_mask = "0800";
defparam \inst1|Selector1~7 .operation_mode = "normal";
defparam \inst1|Selector1~7 .output_mode = "comb_only";
defparam \inst1|Selector1~7 .register_cascade_mode = "off";
defparam \inst1|Selector1~7 .sum_lutc_input = "datac";
defparam \inst1|Selector1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \inst1|Selector1~5 (
// Equation(s):
// \inst1|Selector1~5_combout  = (\inst|rd_data_r [7] & (\inst|rd_data_r [5] & (!\inst|rd_data_r [6] & !\inst|rd_data_r [8])))

	.clk(gnd),
	.dataa(\inst|rd_data_r [7]),
	.datab(\inst|rd_data_r [5]),
	.datac(\inst|rd_data_r [6]),
	.datad(\inst|rd_data_r [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~5 .lut_mask = "0008";
defparam \inst1|Selector1~5 .operation_mode = "normal";
defparam \inst1|Selector1~5 .output_mode = "comb_only";
defparam \inst1|Selector1~5 .register_cascade_mode = "off";
defparam \inst1|Selector1~5 .sum_lutc_input = "datac";
defparam \inst1|Selector1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \inst1|Selector1~2 (
// Equation(s):
// \inst1|Selector1~2_combout  = (!\inst1|state [0] & (\inst|rd_data_r [2] & (\inst|rd_ready_r~regout  & \inst1|state [1])))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst|rd_data_r [2]),
	.datac(\inst|rd_ready_r~regout ),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~2 .lut_mask = "4000";
defparam \inst1|Selector1~2 .operation_mode = "normal";
defparam \inst1|Selector1~2 .output_mode = "comb_only";
defparam \inst1|Selector1~2 .register_cascade_mode = "off";
defparam \inst1|Selector1~2 .sum_lutc_input = "datac";
defparam \inst1|Selector1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \inst1|Selector1~3 (
// Equation(s):
// \inst1|Selector1~3_combout  = (\inst|rd_data_r [3] & (\inst|rd_data_r [0] & (!\inst|rd_data_r [1] & !\inst|rd_data_r [4])))

	.clk(gnd),
	.dataa(\inst|rd_data_r [3]),
	.datab(\inst|rd_data_r [0]),
	.datac(\inst|rd_data_r [1]),
	.datad(\inst|rd_data_r [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~3 .lut_mask = "0008";
defparam \inst1|Selector1~3 .operation_mode = "normal";
defparam \inst1|Selector1~3 .output_mode = "comb_only";
defparam \inst1|Selector1~3 .register_cascade_mode = "off";
defparam \inst1|Selector1~3 .sum_lutc_input = "datac";
defparam \inst1|Selector1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \inst1|Selector1~4 (
// Equation(s):
// \inst1|Selector1~4_combout  = (\inst1|Equal9~0_combout  & (\inst1|Selector1~2_combout  & (!\inst1|state [3] & \inst1|Selector1~3_combout )))

	.clk(gnd),
	.dataa(\inst1|Equal9~0_combout ),
	.datab(\inst1|Selector1~2_combout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|Selector1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~4 .lut_mask = "0800";
defparam \inst1|Selector1~4 .operation_mode = "normal";
defparam \inst1|Selector1~4 .output_mode = "comb_only";
defparam \inst1|Selector1~4 .register_cascade_mode = "off";
defparam \inst1|Selector1~4 .sum_lutc_input = "datac";
defparam \inst1|Selector1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \inst1|Selector1~0 (
// Equation(s):
// \inst1|Selector1~0_combout  = (\inst1|state [0]) # ((\inst1|state [2] & ((!\inst1|state [1]) # (!\inst|rd_ready_r~regout ))) # (!\inst1|state [2] & ((\inst1|state [1]))))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst|rd_ready_r~regout ),
	.datac(\inst1|state [0]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~0 .lut_mask = "f7fa";
defparam \inst1|Selector1~0 .operation_mode = "normal";
defparam \inst1|Selector1~0 .output_mode = "comb_only";
defparam \inst1|Selector1~0 .register_cascade_mode = "off";
defparam \inst1|Selector1~0 .sum_lutc_input = "datac";
defparam \inst1|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \inst1|Selector1~1 (
// Equation(s):
// \inst1|Selector1~1_combout  = (\inst1|led_out~regout  & (((\inst1|Selector1~0_combout ) # (!\inst1|Equal6~0_combout )) # (!\inst1|Equal7~0_combout )))

	.clk(gnd),
	.dataa(\inst1|Equal7~0_combout ),
	.datab(\inst1|led_out~regout ),
	.datac(\inst1|Equal6~0_combout ),
	.datad(\inst1|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Selector1~1 .lut_mask = "cc4c";
defparam \inst1|Selector1~1 .operation_mode = "normal";
defparam \inst1|Selector1~1 .output_mode = "comb_only";
defparam \inst1|Selector1~1 .register_cascade_mode = "off";
defparam \inst1|Selector1~1 .sum_lutc_input = "datac";
defparam \inst1|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \inst1|led_out (
// Equation(s):
// \inst1|led_out~regout  = DFFEAS((\inst1|Selector1~1_combout ) # ((\inst1|Selector1~7_combout  & (\inst1|Selector1~5_combout  & \inst1|Selector1~4_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Selector1~7_combout ),
	.datab(\inst1|Selector1~5_combout ),
	.datac(\inst1|Selector1~4_combout ),
	.datad(\inst1|Selector1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|led_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|led_out .lut_mask = "ff80";
defparam \inst1|led_out .operation_mode = "normal";
defparam \inst1|led_out .output_mode = "reg_only";
defparam \inst1|led_out .register_cascade_mode = "off";
defparam \inst1|led_out .sum_lutc_input = "datac";
defparam \inst1|led_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxii_lcell \inst1|nbus|Add0~90 (
// Equation(s):
// \inst1|nbus|Add0~90_combout  = ((!\inst1|nbus|addr_out [1]))
// \inst1|nbus|Add0~92  = CARRY(((\inst1|nbus|addr_out [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~90_combout ),
	.regout(),
	.cout(\inst1|nbus|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Add0~90 .lut_mask = "33cc";
defparam \inst1|nbus|Add0~90 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~90 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~90 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~90 .sum_lutc_input = "datac";
defparam \inst1|nbus|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N0
maxii_lcell \inst1|nbus|addr_out[1] (
// Equation(s):
// \inst1|nbus|addr_out [1] = DFFEAS((\inst1|nbus|state [0] & (((\inst1|nbus|Add0~90_combout )))) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\N64_AD~14 )) # (!\inst1|nbus|state [1] & ((\inst1|nbus|Add0~90_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\N64_AD~14 ),
	.datac(\inst1|nbus|Add0~90_combout ),
	.datad(\inst1|nbus|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[1] .lut_mask = "e4f0";
defparam \inst1|nbus|addr_out[1] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[1] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[1] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[1] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxii_lcell \inst1|nbus|Add0~80 (
// Equation(s):
// \inst1|nbus|Add0~80_combout  = (\inst1|nbus|addr_out [2] $ ((\inst1|nbus|Add0~92 )))
// \inst1|nbus|Add0~82  = CARRY(((!\inst1|nbus|Add0~92 ) # (!\inst1|nbus|addr_out [2])))
// \inst1|nbus|Add0~82COUT1_116  = CARRY(((!\inst1|nbus|Add0~92 ) # (!\inst1|nbus|addr_out [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~82 ),
	.cout1(\inst1|nbus|Add0~82COUT1_116 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~80 .cin_used = "true";
defparam \inst1|nbus|Add0~80 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~80 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~80 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~80 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~80 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxii_lcell \inst1|nbus|addr_out[2] (
// Equation(s):
// \inst1|nbus|addr_out [2] = DFFEAS((\inst1|nbus|state [0] & (\inst1|nbus|Add0~80_combout )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & ((\N64_AD~13 ))) # (!\inst1|nbus|state [1] & (\inst1|nbus|Add0~80_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|Add0~80_combout ),
	.datab(\N64_AD~13 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[2] .lut_mask = "acaa";
defparam \inst1|nbus|addr_out[2] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[2] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[2] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[2] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxii_lcell \inst1|nbus|Add0~70 (
// Equation(s):
// \inst1|nbus|Add0~70_combout  = (\inst1|nbus|addr_out [3] $ ((!(!\inst1|nbus|Add0~92  & \inst1|nbus|Add0~82 ) # (\inst1|nbus|Add0~92  & \inst1|nbus|Add0~82COUT1_116 ))))
// \inst1|nbus|Add0~72  = CARRY(((\inst1|nbus|addr_out [3] & !\inst1|nbus|Add0~82 )))
// \inst1|nbus|Add0~72COUT1_117  = CARRY(((\inst1|nbus|addr_out [3] & !\inst1|nbus|Add0~82COUT1_116 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~92 ),
	.cin0(\inst1|nbus|Add0~82 ),
	.cin1(\inst1|nbus|Add0~82COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~72 ),
	.cout1(\inst1|nbus|Add0~72COUT1_117 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~70 .cin0_used = "true";
defparam \inst1|nbus|Add0~70 .cin1_used = "true";
defparam \inst1|nbus|Add0~70 .cin_used = "true";
defparam \inst1|nbus|Add0~70 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~70 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~70 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~70 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~70 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxii_lcell \inst1|nbus|addr_out[3] (
// Equation(s):
// \inst1|nbus|addr_out [3] = DFFEAS((\inst1|nbus|state [0] & (\inst1|nbus|Add0~70_combout )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & ((\N64_AD~12 ))) # (!\inst1|nbus|state [1] & (\inst1|nbus|Add0~70_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|Add0~70_combout ),
	.datab(\N64_AD~12 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[3] .lut_mask = "acaa";
defparam \inst1|nbus|addr_out[3] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[3] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[3] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[3] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxii_lcell \inst1|nbus|Add0~60 (
// Equation(s):
// \inst1|nbus|Add0~60_combout  = (\inst1|nbus|addr_out [4] $ (((!\inst1|nbus|Add0~92  & \inst1|nbus|Add0~72 ) # (\inst1|nbus|Add0~92  & \inst1|nbus|Add0~72COUT1_117 ))))
// \inst1|nbus|Add0~62  = CARRY(((!\inst1|nbus|Add0~72 ) # (!\inst1|nbus|addr_out [4])))
// \inst1|nbus|Add0~62COUT1_118  = CARRY(((!\inst1|nbus|Add0~72COUT1_117 ) # (!\inst1|nbus|addr_out [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~92 ),
	.cin0(\inst1|nbus|Add0~72 ),
	.cin1(\inst1|nbus|Add0~72COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~62 ),
	.cout1(\inst1|nbus|Add0~62COUT1_118 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~60 .cin0_used = "true";
defparam \inst1|nbus|Add0~60 .cin1_used = "true";
defparam \inst1|nbus|Add0~60 .cin_used = "true";
defparam \inst1|nbus|Add0~60 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~60 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~60 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~60 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~60 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell \inst1|nbus|addr_out[4] (
// Equation(s):
// \inst1|nbus|addr_out [4] = DFFEAS((\inst1|nbus|state [0] & (((\inst1|nbus|Add0~60_combout )))) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\N64_AD~11 )) # (!\inst1|nbus|state [1] & ((\inst1|nbus|Add0~60_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\N64_AD~11 ),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[4] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[4] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[4] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[4] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[4] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxii_lcell \inst1|nbus|Add0~50 (
// Equation(s):
// \inst1|nbus|Add0~50_combout  = \inst1|nbus|addr_out [5] $ ((((!(!\inst1|nbus|Add0~92  & \inst1|nbus|Add0~62 ) # (\inst1|nbus|Add0~92  & \inst1|nbus|Add0~62COUT1_118 )))))
// \inst1|nbus|Add0~52  = CARRY((\inst1|nbus|addr_out [5] & ((!\inst1|nbus|Add0~62 ))))
// \inst1|nbus|Add0~52COUT1_119  = CARRY((\inst1|nbus|addr_out [5] & ((!\inst1|nbus|Add0~62COUT1_118 ))))

	.clk(gnd),
	.dataa(\inst1|nbus|addr_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~92 ),
	.cin0(\inst1|nbus|Add0~62 ),
	.cin1(\inst1|nbus|Add0~62COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~52 ),
	.cout1(\inst1|nbus|Add0~52COUT1_119 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~50 .cin0_used = "true";
defparam \inst1|nbus|Add0~50 .cin1_used = "true";
defparam \inst1|nbus|Add0~50 .cin_used = "true";
defparam \inst1|nbus|Add0~50 .lut_mask = "a50a";
defparam \inst1|nbus|Add0~50 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~50 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~50 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~50 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N3
maxii_lcell \inst1|nbus|addr_out[5] (
// Equation(s):
// \inst1|nbus|addr_out [5] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & ((\inst1|nbus|Add0~50_combout ))) # (!\inst1|nbus|state [0] & (\N64_AD~10 )))) # (!\inst1|nbus|state [1] & (((\inst1|nbus|Add0~50_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\N64_AD~10 ),
	.datab(\inst1|nbus|state [1]),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[5] .lut_mask = "fb08";
defparam \inst1|nbus|addr_out[5] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[5] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[5] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[5] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxii_lcell \inst1|nbus|Add0~40 (
// Equation(s):
// \inst1|nbus|Add0~40_combout  = (\inst1|nbus|addr_out [6] $ (((!\inst1|nbus|Add0~92  & \inst1|nbus|Add0~52 ) # (\inst1|nbus|Add0~92  & \inst1|nbus|Add0~52COUT1_119 ))))
// \inst1|nbus|Add0~42  = CARRY(((!\inst1|nbus|Add0~52COUT1_119 ) # (!\inst1|nbus|addr_out [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~92 ),
	.cin0(\inst1|nbus|Add0~52 ),
	.cin1(\inst1|nbus|Add0~52COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~40_combout ),
	.regout(),
	.cout(\inst1|nbus|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Add0~40 .cin0_used = "true";
defparam \inst1|nbus|Add0~40 .cin1_used = "true";
defparam \inst1|nbus|Add0~40 .cin_used = "true";
defparam \inst1|nbus|Add0~40 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~40 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~40 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~40 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~40 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxii_lcell \inst1|nbus|addr_out[6] (
// Equation(s):
// \inst1|nbus|addr_out [6] = DFFEAS((\inst1|nbus|state [0] & (((\inst1|nbus|Add0~40_combout )))) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\N64_AD~9 )) # (!\inst1|nbus|state [1] & ((\inst1|nbus|Add0~40_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\N64_AD~9 ),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[6] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[6] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[6] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[6] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[6] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N0
maxii_lcell \inst1|nbus|Add0~30 (
// Equation(s):
// \inst1|nbus|Add0~30_combout  = (\inst1|nbus|addr_out [7] $ ((!\inst1|nbus|Add0~42 )))
// \inst1|nbus|Add0~32  = CARRY(((\inst1|nbus|addr_out [7] & !\inst1|nbus|Add0~42 )))
// \inst1|nbus|Add0~32COUT1_120  = CARRY(((\inst1|nbus|addr_out [7] & !\inst1|nbus|Add0~42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~32 ),
	.cout1(\inst1|nbus|Add0~32COUT1_120 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~30 .cin_used = "true";
defparam \inst1|nbus|Add0~30 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~30 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~30 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~30 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~30 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \inst1|nbus|addr_out[7] (
// Equation(s):
// \inst1|nbus|addr_out [7] = DFFEAS((\inst1|nbus|state [0] & (((\inst1|nbus|Add0~30_combout )))) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\N64_AD~8 )) # (!\inst1|nbus|state [1] & ((\inst1|nbus|Add0~30_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\N64_AD~8 ),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[7] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[7] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[7] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[7] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[7] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N1
maxii_lcell \inst1|nbus|Add0~20 (
// Equation(s):
// \inst1|nbus|Add0~20_combout  = (\inst1|nbus|addr_out [8] $ (((!\inst1|nbus|Add0~42  & \inst1|nbus|Add0~32 ) # (\inst1|nbus|Add0~42  & \inst1|nbus|Add0~32COUT1_120 ))))
// \inst1|nbus|Add0~22  = CARRY(((!\inst1|nbus|Add0~32 ) # (!\inst1|nbus|addr_out [8])))
// \inst1|nbus|Add0~22COUT1_121  = CARRY(((!\inst1|nbus|Add0~32COUT1_120 ) # (!\inst1|nbus|addr_out [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~42 ),
	.cin0(\inst1|nbus|Add0~32 ),
	.cin1(\inst1|nbus|Add0~32COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~22 ),
	.cout1(\inst1|nbus|Add0~22COUT1_121 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~20 .cin0_used = "true";
defparam \inst1|nbus|Add0~20 .cin1_used = "true";
defparam \inst1|nbus|Add0~20 .cin_used = "true";
defparam \inst1|nbus|Add0~20 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~20 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~20 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~20 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~20 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxii_lcell \inst1|nbus|addr_out[8] (
// Equation(s):
// \inst1|nbus|addr_out [8] = DFFEAS((\inst1|nbus|state [0] & (((\inst1|nbus|Add0~20_combout )))) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\N64_AD~7 )) # (!\inst1|nbus|state [1] & ((\inst1|nbus|Add0~20_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\N64_AD~7 ),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[8] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[8] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[8] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[8] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[8] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N2
maxii_lcell \inst1|nbus|Add0~100 (
// Equation(s):
// \inst1|nbus|Add0~100_combout  = (\inst1|nbus|addr_out [9] $ ((!(!\inst1|nbus|Add0~42  & \inst1|nbus|Add0~22 ) # (\inst1|nbus|Add0~42  & \inst1|nbus|Add0~22COUT1_121 ))))
// \inst1|nbus|Add0~102  = CARRY(((\inst1|nbus|addr_out [9] & !\inst1|nbus|Add0~22 )))
// \inst1|nbus|Add0~102COUT1_122  = CARRY(((\inst1|nbus|addr_out [9] & !\inst1|nbus|Add0~22COUT1_121 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~42 ),
	.cin0(\inst1|nbus|Add0~22 ),
	.cin1(\inst1|nbus|Add0~22COUT1_121 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~102 ),
	.cout1(\inst1|nbus|Add0~102COUT1_122 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~100 .cin0_used = "true";
defparam \inst1|nbus|Add0~100 .cin1_used = "true";
defparam \inst1|nbus|Add0~100 .cin_used = "true";
defparam \inst1|nbus|Add0~100 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~100 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~100 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~100 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~100 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \inst1|nbus|addr_out[9] (
// Equation(s):
// \inst1|nbus|addr_out [9] = DFFEAS((\inst1|nbus|state [0] & (((\inst1|nbus|Add0~100_combout )))) # (!\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\N64_AD~6 )) # (!\inst1|nbus|state [1] & ((\inst1|nbus|Add0~100_combout ))))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\N64_AD~6 ),
	.datac(\inst1|nbus|state [1]),
	.datad(\inst1|nbus|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[9] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[9] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[9] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[9] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[9] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N3
maxii_lcell \inst1|nbus|Add0~95 (
// Equation(s):
// \inst1|nbus|Add0~95_combout  = (\inst1|nbus|addr_out [10] $ (((!\inst1|nbus|Add0~42  & \inst1|nbus|Add0~102 ) # (\inst1|nbus|Add0~42  & \inst1|nbus|Add0~102COUT1_122 ))))
// \inst1|nbus|Add0~97  = CARRY(((!\inst1|nbus|Add0~102 ) # (!\inst1|nbus|addr_out [10])))
// \inst1|nbus|Add0~97COUT1_123  = CARRY(((!\inst1|nbus|Add0~102COUT1_122 ) # (!\inst1|nbus|addr_out [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~42 ),
	.cin0(\inst1|nbus|Add0~102 ),
	.cin1(\inst1|nbus|Add0~102COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~97 ),
	.cout1(\inst1|nbus|Add0~97COUT1_123 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~95 .cin0_used = "true";
defparam \inst1|nbus|Add0~95 .cin1_used = "true";
defparam \inst1|nbus|Add0~95 .cin_used = "true";
defparam \inst1|nbus|Add0~95 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~95 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~95 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~95 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~95 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \inst1|nbus|addr_out[10] (
// Equation(s):
// \inst1|nbus|addr_out [10] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & ((\inst1|nbus|Add0~95_combout ))) # (!\inst1|nbus|state [0] & (\N64_AD~5 )))) # (!\inst1|nbus|state [1] & (((\inst1|nbus|Add0~95_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~5 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[10] .lut_mask = "fd08";
defparam \inst1|nbus|addr_out[10] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[10] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[10] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[10] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N4
maxii_lcell \inst1|nbus|Add0~85 (
// Equation(s):
// \inst1|nbus|Add0~85_combout  = (\inst1|nbus|addr_out [11] $ ((!(!\inst1|nbus|Add0~42  & \inst1|nbus|Add0~97 ) # (\inst1|nbus|Add0~42  & \inst1|nbus|Add0~97COUT1_123 ))))
// \inst1|nbus|Add0~87  = CARRY(((\inst1|nbus|addr_out [11] & !\inst1|nbus|Add0~97COUT1_123 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~42 ),
	.cin0(\inst1|nbus|Add0~97 ),
	.cin1(\inst1|nbus|Add0~97COUT1_123 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~85_combout ),
	.regout(),
	.cout(\inst1|nbus|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Add0~85 .cin0_used = "true";
defparam \inst1|nbus|Add0~85 .cin1_used = "true";
defparam \inst1|nbus|Add0~85 .cin_used = "true";
defparam \inst1|nbus|Add0~85 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~85 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~85 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~85 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~85 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \inst1|nbus|addr_out[11] (
// Equation(s):
// \inst1|nbus|addr_out [11] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & ((\inst1|nbus|Add0~85_combout ))) # (!\inst1|nbus|state [0] & (\N64_AD~4 )))) # (!\inst1|nbus|state [1] & (((\inst1|nbus|Add0~85_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~4 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[11] .lut_mask = "fd08";
defparam \inst1|nbus|addr_out[11] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[11] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[11] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[11] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N5
maxii_lcell \inst1|nbus|Add0~75 (
// Equation(s):
// \inst1|nbus|Add0~75_combout  = (\inst1|nbus|addr_out [12] $ ((\inst1|nbus|Add0~87 )))
// \inst1|nbus|Add0~77  = CARRY(((!\inst1|nbus|Add0~87 ) # (!\inst1|nbus|addr_out [12])))
// \inst1|nbus|Add0~77COUT1_124  = CARRY(((!\inst1|nbus|Add0~87 ) # (!\inst1|nbus|addr_out [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~77 ),
	.cout1(\inst1|nbus|Add0~77COUT1_124 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~75 .cin_used = "true";
defparam \inst1|nbus|Add0~75 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~75 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~75 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~75 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~75 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \inst1|nbus|addr_out[12] (
// Equation(s):
// \inst1|nbus|addr_out [12] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & ((\inst1|nbus|Add0~75_combout ))) # (!\inst1|nbus|state [0] & (\N64_AD~3 )))) # (!\inst1|nbus|state [1] & (((\inst1|nbus|Add0~75_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~3 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[12] .lut_mask = "fd08";
defparam \inst1|nbus|addr_out[12] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[12] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[12] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[12] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N6
maxii_lcell \inst1|nbus|Add0~65 (
// Equation(s):
// \inst1|nbus|Add0~65_combout  = (\inst1|nbus|addr_out [13] $ ((!(!\inst1|nbus|Add0~87  & \inst1|nbus|Add0~77 ) # (\inst1|nbus|Add0~87  & \inst1|nbus|Add0~77COUT1_124 ))))
// \inst1|nbus|Add0~67  = CARRY(((\inst1|nbus|addr_out [13] & !\inst1|nbus|Add0~77 )))
// \inst1|nbus|Add0~67COUT1_125  = CARRY(((\inst1|nbus|addr_out [13] & !\inst1|nbus|Add0~77COUT1_124 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~87 ),
	.cin0(\inst1|nbus|Add0~77 ),
	.cin1(\inst1|nbus|Add0~77COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~67 ),
	.cout1(\inst1|nbus|Add0~67COUT1_125 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~65 .cin0_used = "true";
defparam \inst1|nbus|Add0~65 .cin1_used = "true";
defparam \inst1|nbus|Add0~65 .cin_used = "true";
defparam \inst1|nbus|Add0~65 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~65 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~65 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~65 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~65 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \inst1|nbus|addr_out[13] (
// Equation(s):
// \inst1|nbus|addr_out [13] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\inst1|nbus|Add0~65_combout )) # (!\inst1|nbus|state [0] & ((\N64_AD~2 ))))) # (!\inst1|nbus|state [1] & (\inst1|nbus|Add0~65_combout )), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\inst1|nbus|Add0~65_combout ),
	.datac(\inst1|nbus|state [0]),
	.datad(\N64_AD~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[13] .lut_mask = "cec4";
defparam \inst1|nbus|addr_out[13] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[13] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[13] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[13] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N7
maxii_lcell \inst1|nbus|Add0~55 (
// Equation(s):
// \inst1|nbus|Add0~55_combout  = (\inst1|nbus|addr_out [14] $ (((!\inst1|nbus|Add0~87  & \inst1|nbus|Add0~67 ) # (\inst1|nbus|Add0~87  & \inst1|nbus|Add0~67COUT1_125 ))))
// \inst1|nbus|Add0~57  = CARRY(((!\inst1|nbus|Add0~67 ) # (!\inst1|nbus|addr_out [14])))
// \inst1|nbus|Add0~57COUT1_126  = CARRY(((!\inst1|nbus|Add0~67COUT1_125 ) # (!\inst1|nbus|addr_out [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~87 ),
	.cin0(\inst1|nbus|Add0~67 ),
	.cin1(\inst1|nbus|Add0~67COUT1_125 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~57 ),
	.cout1(\inst1|nbus|Add0~57COUT1_126 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~55 .cin0_used = "true";
defparam \inst1|nbus|Add0~55 .cin1_used = "true";
defparam \inst1|nbus|Add0~55 .cin_used = "true";
defparam \inst1|nbus|Add0~55 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~55 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~55 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~55 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~55 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \inst1|nbus|addr_out[14] (
// Equation(s):
// \inst1|nbus|addr_out [14] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\inst1|nbus|Add0~55_combout )) # (!\inst1|nbus|state [0] & ((\N64_AD~1 ))))) # (!\inst1|nbus|state [1] & (\inst1|nbus|Add0~55_combout )), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\inst1|nbus|Add0~55_combout ),
	.datac(\inst1|nbus|state [0]),
	.datad(\N64_AD~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[14] .lut_mask = "cec4";
defparam \inst1|nbus|addr_out[14] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[14] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[14] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[14] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N8
maxii_lcell \inst1|nbus|Add0~45 (
// Equation(s):
// \inst1|nbus|Add0~45_combout  = \inst1|nbus|addr_out [15] $ ((((!(!\inst1|nbus|Add0~87  & \inst1|nbus|Add0~57 ) # (\inst1|nbus|Add0~87  & \inst1|nbus|Add0~57COUT1_126 )))))
// \inst1|nbus|Add0~47  = CARRY((\inst1|nbus|addr_out [15] & ((!\inst1|nbus|Add0~57 ))))
// \inst1|nbus|Add0~47COUT1_127  = CARRY((\inst1|nbus|addr_out [15] & ((!\inst1|nbus|Add0~57COUT1_126 ))))

	.clk(gnd),
	.dataa(\inst1|nbus|addr_out [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~87 ),
	.cin0(\inst1|nbus|Add0~57 ),
	.cin1(\inst1|nbus|Add0~57COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~47 ),
	.cout1(\inst1|nbus|Add0~47COUT1_127 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~45 .cin0_used = "true";
defparam \inst1|nbus|Add0~45 .cin1_used = "true";
defparam \inst1|nbus|Add0~45 .cin_used = "true";
defparam \inst1|nbus|Add0~45 .lut_mask = "a50a";
defparam \inst1|nbus|Add0~45 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~45 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~45 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~45 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \inst1|nbus|addr_out[15] (
// Equation(s):
// \inst1|nbus|addr_out [15] = DFFEAS((\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & ((\inst1|nbus|Add0~45_combout ))) # (!\inst1|nbus|state [0] & (\N64_AD~0 )))) # (!\inst1|nbus|state [1] & (((\inst1|nbus|Add0~45_combout )))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[11]~8 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~0 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[11]~8 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[15] .lut_mask = "fd08";
defparam \inst1|nbus|addr_out[15] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[15] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[15] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[15] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N9
maxii_lcell \inst1|nbus|Add0~35 (
// Equation(s):
// \inst1|nbus|Add0~35_combout  = (\inst1|nbus|addr_out [16] $ (((!\inst1|nbus|Add0~87  & \inst1|nbus|Add0~47 ) # (\inst1|nbus|Add0~87  & \inst1|nbus|Add0~47COUT1_127 ))))
// \inst1|nbus|Add0~37  = CARRY(((!\inst1|nbus|Add0~47COUT1_127 ) # (!\inst1|nbus|addr_out [16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~87 ),
	.cin0(\inst1|nbus|Add0~47 ),
	.cin1(\inst1|nbus|Add0~47COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~35_combout ),
	.regout(),
	.cout(\inst1|nbus|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Add0~35 .cin0_used = "true";
defparam \inst1|nbus|Add0~35 .cin1_used = "true";
defparam \inst1|nbus|Add0~35 .cin_used = "true";
defparam \inst1|nbus|Add0~35 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~35 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~35 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~35 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~35 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \inst1|nbus|addr_out[16] (
// Equation(s):
// \inst1|nbus|addr_out [16] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~35_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~15 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~35_combout ))))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~15 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[16] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[16] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[16] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[16] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[16] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \inst1|nbus|Add0~25 (
// Equation(s):
// \inst1|nbus|Add0~25_combout  = (\inst1|nbus|addr_out [17] $ ((!\inst1|nbus|Add0~37 )))
// \inst1|nbus|Add0~27  = CARRY(((\inst1|nbus|addr_out [17] & !\inst1|nbus|Add0~37 )))
// \inst1|nbus|Add0~27COUT1_128  = CARRY(((\inst1|nbus|addr_out [17] & !\inst1|nbus|Add0~37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~27 ),
	.cout1(\inst1|nbus|Add0~27COUT1_128 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~25 .cin_used = "true";
defparam \inst1|nbus|Add0~25 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~25 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~25 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~25 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~25 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \inst1|nbus|addr_out[17] (
// Equation(s):
// \inst1|nbus|addr_out [17] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~25_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~14 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~25_combout ))))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~14 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[17] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[17] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[17] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[17] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[17] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \inst1|nbus|Add0~15 (
// Equation(s):
// \inst1|nbus|Add0~15_combout  = (\inst1|nbus|addr_out [18] $ (((!\inst1|nbus|Add0~37  & \inst1|nbus|Add0~27 ) # (\inst1|nbus|Add0~37  & \inst1|nbus|Add0~27COUT1_128 ))))
// \inst1|nbus|Add0~17  = CARRY(((!\inst1|nbus|Add0~27 ) # (!\inst1|nbus|addr_out [18])))
// \inst1|nbus|Add0~17COUT1_129  = CARRY(((!\inst1|nbus|Add0~27COUT1_128 ) # (!\inst1|nbus|addr_out [18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~37 ),
	.cin0(\inst1|nbus|Add0~27 ),
	.cin1(\inst1|nbus|Add0~27COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~17 ),
	.cout1(\inst1|nbus|Add0~17COUT1_129 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~15 .cin0_used = "true";
defparam \inst1|nbus|Add0~15 .cin1_used = "true";
defparam \inst1|nbus|Add0~15 .cin_used = "true";
defparam \inst1|nbus|Add0~15 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~15 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~15 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~15 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~15 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \inst1|nbus|addr_out[18] (
// Equation(s):
// \inst1|nbus|addr_out [18] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~15_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~13 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~15_combout ))))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~13 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[18] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[18] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[18] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[18] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[18] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \inst1|nbus|Add0~10 (
// Equation(s):
// \inst1|nbus|Add0~10_combout  = (\inst1|nbus|addr_out [19] $ ((!(!\inst1|nbus|Add0~37  & \inst1|nbus|Add0~17 ) # (\inst1|nbus|Add0~37  & \inst1|nbus|Add0~17COUT1_129 ))))
// \inst1|nbus|Add0~12  = CARRY(((\inst1|nbus|addr_out [19] & !\inst1|nbus|Add0~17 )))
// \inst1|nbus|Add0~12COUT1_130  = CARRY(((\inst1|nbus|addr_out [19] & !\inst1|nbus|Add0~17COUT1_129 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~37 ),
	.cin0(\inst1|nbus|Add0~17 ),
	.cin1(\inst1|nbus|Add0~17COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~12 ),
	.cout1(\inst1|nbus|Add0~12COUT1_130 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~10 .cin0_used = "true";
defparam \inst1|nbus|Add0~10 .cin1_used = "true";
defparam \inst1|nbus|Add0~10 .cin_used = "true";
defparam \inst1|nbus|Add0~10 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~10 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~10 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~10 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~10 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \inst1|nbus|addr_out[19] (
// Equation(s):
// \inst1|nbus|addr_out [19] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~10_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~12 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~10_combout ))))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~12 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[19] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[19] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[19] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[19] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[19] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \inst1|nbus|Add0~5 (
// Equation(s):
// \inst1|nbus|Add0~5_combout  = (\inst1|nbus|addr_out [20] $ (((!\inst1|nbus|Add0~37  & \inst1|nbus|Add0~12 ) # (\inst1|nbus|Add0~37  & \inst1|nbus|Add0~12COUT1_130 ))))
// \inst1|nbus|Add0~7  = CARRY(((!\inst1|nbus|Add0~12 ) # (!\inst1|nbus|addr_out [20])))
// \inst1|nbus|Add0~7COUT1_131  = CARRY(((!\inst1|nbus|Add0~12COUT1_130 ) # (!\inst1|nbus|addr_out [20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~37 ),
	.cin0(\inst1|nbus|Add0~12 ),
	.cin1(\inst1|nbus|Add0~12COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~7 ),
	.cout1(\inst1|nbus|Add0~7COUT1_131 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~5 .cin0_used = "true";
defparam \inst1|nbus|Add0~5 .cin1_used = "true";
defparam \inst1|nbus|Add0~5 .cin_used = "true";
defparam \inst1|nbus|Add0~5 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~5 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~5 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~5 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~5 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \inst1|nbus|addr_out[20] (
// Equation(s):
// \inst1|nbus|addr_out [20] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~5_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~11 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~5_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~11 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[20] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[20] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[20] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[20] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[20] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \inst1|nbus|Add0~0 (
// Equation(s):
// \inst1|nbus|Add0~0_combout  = (\inst1|nbus|addr_out [21] $ ((!(!\inst1|nbus|Add0~37  & \inst1|nbus|Add0~7 ) # (\inst1|nbus|Add0~37  & \inst1|nbus|Add0~7COUT1_131 ))))
// \inst1|nbus|Add0~2  = CARRY(((\inst1|nbus|addr_out [21] & !\inst1|nbus|Add0~7COUT1_131 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~37 ),
	.cin0(\inst1|nbus|Add0~7 ),
	.cin1(\inst1|nbus|Add0~7COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~0_combout ),
	.regout(),
	.cout(\inst1|nbus|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Add0~0 .cin0_used = "true";
defparam \inst1|nbus|Add0~0 .cin1_used = "true";
defparam \inst1|nbus|Add0~0 .cin_used = "true";
defparam \inst1|nbus|Add0~0 .lut_mask = "c30c";
defparam \inst1|nbus|Add0~0 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~0 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~0 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~0 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \inst1|nbus|addr_out[21] (
// Equation(s):
// \inst1|nbus|addr_out [21] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~0_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~10 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~0_combout ))))), GLOBAL(\MCO_clk~combout ), 
// VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~10 ),
	.datac(\inst1|nbus|state [0]),
	.datad(\inst1|nbus|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[21] .lut_mask = "ef40";
defparam \inst1|nbus|addr_out[21] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[21] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[21] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[21] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \inst1|data_addr[23]~6 (
// Equation(s):
// \inst1|data_addr[23]~6_combout  = (\inst1|slave_spi|byte_recv~regout  & (\inst1|Equal6~0_combout  & (\inst1|state [4] $ (\inst1|state [3]))))

	.clk(gnd),
	.dataa(\inst1|state [4]),
	.datab(\inst1|slave_spi|byte_recv~regout ),
	.datac(\inst1|Equal6~0_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[23]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[23]~6 .lut_mask = "4080";
defparam \inst1|data_addr[23]~6 .operation_mode = "normal";
defparam \inst1|data_addr[23]~6 .output_mode = "comb_only";
defparam \inst1|data_addr[23]~6 .register_cascade_mode = "off";
defparam \inst1|data_addr[23]~6 .sum_lutc_input = "datac";
defparam \inst1|data_addr[23]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \inst1|data_addr[23]~7 (
// Equation(s):
// \inst1|data_addr[23]~7_combout  = (!\inst1|state [0] & (\inst1|state [1] & (!\inst1|state [2] & \inst1|data_addr[23]~6_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [2]),
	.datad(\inst1|data_addr[23]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[23]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[23]~7 .lut_mask = "0400";
defparam \inst1|data_addr[23]~7 .operation_mode = "normal";
defparam \inst1|data_addr[23]~7 .output_mode = "comb_only";
defparam \inst1|data_addr[23]~7 .register_cascade_mode = "off";
defparam \inst1|data_addr[23]~7 .sum_lutc_input = "datac";
defparam \inst1|data_addr[23]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \inst1|data_addr[21] (
// Equation(s):
// \inst1|data_addr [21] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [5], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[21] .lut_mask = "0000";
defparam \inst1|data_addr[21] .operation_mode = "normal";
defparam \inst1|data_addr[21] .output_mode = "reg_only";
defparam \inst1|data_addr[21] .register_cascade_mode = "off";
defparam \inst1|data_addr[21] .sum_lutc_input = "datac";
defparam \inst1|data_addr[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \inst1|ram_rd_addr[21] (
// Equation(s):
// \inst1|ram_rd_addr [21] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [21])))) # (!\inst1|Equal25~2_combout  & (\inst1|Equal12~3_combout  & (\inst1|nbus|addr_out [21]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal12~3_combout ),
	.datab(\inst1|nbus|addr_out [21]),
	.datac(\inst1|Equal25~2_combout ),
	.datad(\inst1|data_addr [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[21] .lut_mask = "f808";
defparam \inst1|ram_rd_addr[21] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[21] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[21] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[21] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \inst1|ram_wr_data[1]~4 (
// Equation(s):
// \inst1|ram_wr_data[1]~4_combout  = ((\inst1|state [2] & ((!\inst1|state [3]) # (!\inst1|state [0]))) # (!\inst1|state [2] & ((\inst1|state [0]) # (\inst1|state [3])))) # (!\inst1|state [1])

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [0]),
	.datac(\inst1|state [3]),
	.datad(\inst1|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ram_wr_data[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[1]~4 .lut_mask = "7eff";
defparam \inst1|ram_wr_data[1]~4 .operation_mode = "normal";
defparam \inst1|ram_wr_data[1]~4 .output_mode = "comb_only";
defparam \inst1|ram_wr_data[1]~4 .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[1]~4 .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \inst1|ram_wr_data[1]~5 (
// Equation(s):
// \inst1|ram_wr_data[1]~5_combout  = (!\inst1|state [10] & (!\inst1|state [5] & (\inst1|Selector32~8_combout  & !\inst1|ram_wr_data[1]~4_combout )))

	.clk(gnd),
	.dataa(\inst1|state [10]),
	.datab(\inst1|state [5]),
	.datac(\inst1|Selector32~8_combout ),
	.datad(\inst1|ram_wr_data[1]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|ram_wr_data[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[1]~5 .lut_mask = "0010";
defparam \inst1|ram_wr_data[1]~5 .operation_mode = "normal";
defparam \inst1|ram_wr_data[1]~5 .output_mode = "comb_only";
defparam \inst1|ram_wr_data[1]~5 .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[1]~5 .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \inst1|ram_wr_addr[21] (
// Equation(s):
// \inst1|ram_wr_addr [21] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [21] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [21]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[21] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[21] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[21] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[21] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[21] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \inst|haddr_r[9]~0 (
// Equation(s):
// \inst|haddr_r[9]~0_combout  = (\inst1|ram_wr_enable~regout ) # (((\inst1|ram_rd_enable~regout ) # (!\inst1|ram_rst~regout )))

	.clk(gnd),
	.dataa(\inst1|ram_wr_enable~regout ),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|haddr_r[9]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[9]~0 .lut_mask = "faff";
defparam \inst|haddr_r[9]~0 .operation_mode = "normal";
defparam \inst|haddr_r[9]~0 .output_mode = "comb_only";
defparam \inst|haddr_r[9]~0 .register_cascade_mode = "off";
defparam \inst|haddr_r[9]~0 .sum_lutc_input = "datac";
defparam \inst|haddr_r[9]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \inst|haddr_r[21] (
// Equation(s):
// \inst|haddr_r [21] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [21])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [21])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [21]),
	.datab(vcc),
	.datac(\inst1|ram_wr_addr [21]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[21] .lut_mask = "aaf0";
defparam \inst|haddr_r[21] .operation_mode = "normal";
defparam \inst|haddr_r[21] .output_mode = "reg_only";
defparam \inst|haddr_r[21] .register_cascade_mode = "off";
defparam \inst|haddr_r[21] .sum_lutc_input = "datac";
defparam \inst|haddr_r[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \inst|addr[12]~0 (
// Equation(s):
// \inst|addr[12]~0_combout  = (!\inst|state [1] & (\inst|state [4] & (!\inst|state [2] & !\inst|state [0])))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[12]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[12]~0 .lut_mask = "0004";
defparam \inst|addr[12]~0 .operation_mode = "normal";
defparam \inst|addr[12]~0 .output_mode = "comb_only";
defparam \inst|addr[12]~0 .register_cascade_mode = "off";
defparam \inst|addr[12]~0 .sum_lutc_input = "datac";
defparam \inst|addr[12]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \inst|addr[12]~1 (
// Equation(s):
// \inst|addr[12]~1_combout  = ((\inst|haddr_r [21] & ((\inst|addr[12]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|haddr_r [21]),
	.datac(vcc),
	.datad(\inst|addr[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[12]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[12]~1 .lut_mask = "cc00";
defparam \inst|addr[12]~1 .operation_mode = "normal";
defparam \inst|addr[12]~1 .output_mode = "comb_only";
defparam \inst|addr[12]~1 .register_cascade_mode = "off";
defparam \inst|addr[12]~1 .sum_lutc_input = "datac";
defparam \inst|addr[12]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \inst1|data_addr[20] (
// Equation(s):
// \inst1|data_addr [20] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[20] .lut_mask = "0000";
defparam \inst1|data_addr[20] .operation_mode = "normal";
defparam \inst1|data_addr[20] .output_mode = "reg_only";
defparam \inst1|data_addr[20] .register_cascade_mode = "off";
defparam \inst1|data_addr[20] .sum_lutc_input = "datac";
defparam \inst1|data_addr[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \inst1|ram_rd_addr[20] (
// Equation(s):
// \inst1|ram_rd_addr [20] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [20])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [20] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [20]),
	.datab(\inst1|data_addr [20]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[20] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[20] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[20] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[20] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[20] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \inst1|ram_wr_addr[20] (
// Equation(s):
// \inst1|ram_wr_addr [20] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [20] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [20]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[20] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[20] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[20] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[20] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[20] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \inst|haddr_r[20] (
// Equation(s):
// \inst|haddr_r [20] = DFFEAS((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [20])) # (!\inst1|ram_rd_enable~regout  & (((\inst1|ram_wr_addr [20])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_enable~regout ),
	.datab(\inst1|ram_rd_addr [20]),
	.datac(vcc),
	.datad(\inst1|ram_wr_addr [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[20] .lut_mask = "dd88";
defparam \inst|haddr_r[20] .operation_mode = "normal";
defparam \inst|haddr_r[20] .output_mode = "reg_only";
defparam \inst|haddr_r[20] .register_cascade_mode = "off";
defparam \inst|haddr_r[20] .sum_lutc_input = "datac";
defparam \inst|haddr_r[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \inst|addr[11]~2 (
// Equation(s):
// \inst|addr[11]~2_combout  = (((\inst|haddr_r [20] & \inst|addr[12]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|haddr_r [20]),
	.datad(\inst|addr[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[11]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[11]~2 .lut_mask = "f000";
defparam \inst|addr[11]~2 .operation_mode = "normal";
defparam \inst|addr[11]~2 .output_mode = "comb_only";
defparam \inst|addr[11]~2 .register_cascade_mode = "off";
defparam \inst|addr[11]~2 .sum_lutc_input = "datac";
defparam \inst|addr[11]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (((\inst|state [1] & !\inst|state [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [1]),
	.datad(\inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = "00f0";
defparam \inst|Equal0~0 .operation_mode = "normal";
defparam \inst|Equal0~0 .output_mode = "comb_only";
defparam \inst|Equal0~0 .register_cascade_mode = "off";
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
defparam \inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \inst|addr~4 (
// Equation(s):
// \inst|addr~4_combout  = (\inst|state [4]) # ((\inst|state [3] & (\inst|state [2] & \inst|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\inst|state [3]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr~4 .lut_mask = "eccc";
defparam \inst|addr~4 .operation_mode = "normal";
defparam \inst|addr~4 .output_mode = "comb_only";
defparam \inst|addr~4 .register_cascade_mode = "off";
defparam \inst|addr~4 .sum_lutc_input = "datac";
defparam \inst|addr~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (!\inst|state [0] & (\inst|state [4] & (!\inst|state [2])))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = "0404";
defparam \inst|Equal1~0 .operation_mode = "normal";
defparam \inst|Equal1~0 .output_mode = "comb_only";
defparam \inst|Equal1~0 .register_cascade_mode = "off";
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
defparam \inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \inst|WideOr12~0 (
// Equation(s):
// \inst|WideOr12~0_combout  = (!\inst|state [1] & ((\inst|state [0] & (\inst|state [4])) # (!\inst|state [0] & (!\inst|state [4] & \inst|state [3]))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(\inst|state [4]),
	.datac(\inst|state [3]),
	.datad(\inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr12~0 .lut_mask = "0098";
defparam \inst|WideOr12~0 .operation_mode = "normal";
defparam \inst|WideOr12~0 .output_mode = "comb_only";
defparam \inst|WideOr12~0 .register_cascade_mode = "off";
defparam \inst|WideOr12~0 .sum_lutc_input = "datac";
defparam \inst|WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \inst|WideOr12~1 (
// Equation(s):
// \inst|WideOr12~1_combout  = (((!\inst|state [2] & \inst|WideOr12~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [2]),
	.datad(\inst|WideOr12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|WideOr12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|WideOr12~1 .lut_mask = "0f00";
defparam \inst|WideOr12~1 .operation_mode = "normal";
defparam \inst|WideOr12~1 .output_mode = "comb_only";
defparam \inst|WideOr12~1 .register_cascade_mode = "off";
defparam \inst|WideOr12~1 .sum_lutc_input = "datac";
defparam \inst|WideOr12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \inst|command[0] (
// Equation(s):
// \inst|command [0] = DFFEAS((\inst|Equal7~1_combout  & (((\inst|WideOr12~1_combout )))) # (!\inst|Equal7~1_combout  & ((\inst|refresh_cnt [9]) # ((!\inst|LessThan0~2_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|state[4]~0_combout , , , 
// !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst|refresh_cnt [9]),
	.datab(\inst|LessThan0~2_combout ),
	.datac(\inst|WideOr12~1_combout ),
	.datad(\inst|Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|state[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|command [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|command[0] .lut_mask = "f0bb";
defparam \inst|command[0] .operation_mode = "normal";
defparam \inst|command[0] .output_mode = "reg_only";
defparam \inst|command[0] .register_cascade_mode = "off";
defparam \inst|command[0] .sum_lutc_input = "datac";
defparam \inst|command[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \inst1|data_addr[19] (
// Equation(s):
// \inst1|data_addr [19] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [3], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[19] .lut_mask = "0000";
defparam \inst1|data_addr[19] .operation_mode = "normal";
defparam \inst1|data_addr[19] .output_mode = "reg_only";
defparam \inst1|data_addr[19] .register_cascade_mode = "off";
defparam \inst1|data_addr[19] .sum_lutc_input = "datac";
defparam \inst1|data_addr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \inst1|ram_rd_addr[19] (
// Equation(s):
// \inst1|ram_rd_addr [19] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [19])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [19] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [19]),
	.datab(\inst1|data_addr [19]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[19] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[19] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[19] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[19] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[19] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \inst1|ram_wr_addr[19] (
// Equation(s):
// \inst1|ram_wr_addr [19] = DFFEAS((\inst1|state [3] & (\inst1|Equal9~0_combout  & (\inst1|data_addr [19] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data_addr [19]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[19] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[19] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[19] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[19] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[19] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \inst|haddr_r[19] (
// Equation(s):
// \inst|haddr_r [19] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [19])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [19])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [19]),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[19] .lut_mask = "afa0";
defparam \inst|haddr_r[19] .operation_mode = "normal";
defparam \inst|haddr_r[19] .output_mode = "reg_only";
defparam \inst|haddr_r[19] .register_cascade_mode = "off";
defparam \inst|haddr_r[19] .sum_lutc_input = "datac";
defparam \inst|haddr_r[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \inst|addr[10]~3 (
// Equation(s):
// \inst|addr[10]~3_combout  = (((\inst|state [1]) # (\inst|haddr_r [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|state [1]),
	.datad(\inst|haddr_r [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[10]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[10]~3 .lut_mask = "fff0";
defparam \inst|addr[10]~3 .operation_mode = "normal";
defparam \inst|addr[10]~3 .output_mode = "comb_only";
defparam \inst|addr[10]~3 .register_cascade_mode = "off";
defparam \inst|addr[10]~3 .sum_lutc_input = "datac";
defparam \inst|addr[10]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \inst|addr[10]~5 (
// Equation(s):
// \inst|addr[10]~5_combout  = (\inst|addr~4_combout  & (\inst|Equal1~0_combout  & ((\inst|addr[10]~3_combout )))) # (!\inst|addr~4_combout  & ((\inst|command [0]) # ((\inst|Equal1~0_combout  & \inst|addr[10]~3_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|command [0]),
	.datad(\inst|addr[10]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[10]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[10]~5 .lut_mask = "dc50";
defparam \inst|addr[10]~5 .operation_mode = "normal";
defparam \inst|addr[10]~5 .output_mode = "comb_only";
defparam \inst|addr[10]~5 .register_cascade_mode = "off";
defparam \inst|addr[10]~5 .sum_lutc_input = "datac";
defparam \inst|addr[10]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \inst|addr[9]~6 (
// Equation(s):
// \inst|addr[9]~6_combout  = ((!\inst|state [4] & (\inst|state [2] & \inst|state [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(\inst|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~6 .lut_mask = "3000";
defparam \inst|addr[9]~6 .operation_mode = "normal";
defparam \inst|addr[9]~6 .output_mode = "comb_only";
defparam \inst|addr[9]~6 .register_cascade_mode = "off";
defparam \inst|addr[9]~6 .sum_lutc_input = "datac";
defparam \inst|addr[9]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \inst1|data_addr[18] (
// Equation(s):
// \inst1|data_addr [18] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [2], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[18] .lut_mask = "0000";
defparam \inst1|data_addr[18] .operation_mode = "normal";
defparam \inst1|data_addr[18] .output_mode = "reg_only";
defparam \inst1|data_addr[18] .register_cascade_mode = "off";
defparam \inst1|data_addr[18] .sum_lutc_input = "datac";
defparam \inst1|data_addr[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \inst1|ram_rd_addr[18] (
// Equation(s):
// \inst1|ram_rd_addr [18] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [18])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [18] & (\inst1|Equal12~3_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [18]),
	.datab(\inst1|Equal12~3_combout ),
	.datac(\inst1|Equal25~2_combout ),
	.datad(\inst1|data_addr [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[18] .lut_mask = "f808";
defparam \inst1|ram_rd_addr[18] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[18] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[18] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[18] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \inst1|ram_wr_addr[18] (
// Equation(s):
// \inst1|ram_wr_addr [18] = DFFEAS((\inst1|data_addr [18] & (\inst1|state [3] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [18]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[18] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[18] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[18] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[18] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[18] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \inst|haddr_r[18] (
// Equation(s):
// \inst|haddr_r [18] = DFFEAS((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [18])) # (!\inst1|ram_rd_enable~regout  & (((\inst1|ram_wr_addr [18])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [18]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_wr_addr [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[18] .lut_mask = "bb88";
defparam \inst|haddr_r[18] .operation_mode = "normal";
defparam \inst|haddr_r[18] .output_mode = "reg_only";
defparam \inst|haddr_r[18] .register_cascade_mode = "off";
defparam \inst|haddr_r[18] .sum_lutc_input = "datac";
defparam \inst|haddr_r[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \inst|addr[9]~7 (
// Equation(s):
// \inst|addr[9]~7_combout  = ((\inst|state [4] & (!\inst|state [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [4]),
	.datac(\inst|state [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~7 .lut_mask = "0c0c";
defparam \inst|addr[9]~7 .operation_mode = "normal";
defparam \inst|addr[9]~7 .output_mode = "comb_only";
defparam \inst|addr[9]~7 .register_cascade_mode = "off";
defparam \inst|addr[9]~7 .sum_lutc_input = "datac";
defparam \inst|addr[9]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \inst|addr[9]~8 (
// Equation(s):
// \inst|addr[9]~8_combout  = (\inst|state [1] & (\inst|addr[9]~6_combout )) # (!\inst|state [1] & (((\inst|haddr_r [18] & \inst|addr[9]~7_combout ))))

	.clk(gnd),
	.dataa(\inst|addr[9]~6_combout ),
	.datab(\inst|haddr_r [18]),
	.datac(\inst|state [1]),
	.datad(\inst|addr[9]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~8 .lut_mask = "aca0";
defparam \inst|addr[9]~8 .operation_mode = "normal";
defparam \inst|addr[9]~8 .output_mode = "comb_only";
defparam \inst|addr[9]~8 .register_cascade_mode = "off";
defparam \inst|addr[9]~8 .sum_lutc_input = "datac";
defparam \inst|addr[9]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \inst|addr[9]~9 (
// Equation(s):
// \inst|addr[9]~9_combout  = (!\inst|state [0] & (((\inst|addr[9]~8_combout ))))

	.clk(gnd),
	.dataa(\inst|state [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|addr[9]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[9]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[9]~9 .lut_mask = "5500";
defparam \inst|addr[9]~9 .operation_mode = "normal";
defparam \inst|addr[9]~9 .output_mode = "comb_only";
defparam \inst|addr[9]~9 .register_cascade_mode = "off";
defparam \inst|addr[9]~9 .sum_lutc_input = "datac";
defparam \inst|addr[9]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \inst1|data_addr[9]~8 (
// Equation(s):
// \inst1|data_addr[9]~8_combout  = (\inst1|state [0] & (\inst1|state [1] & (!\inst1|state [2] & \inst1|data_addr[23]~6_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [2]),
	.datad(\inst1|data_addr[23]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[9]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[9]~8 .lut_mask = "0800";
defparam \inst1|data_addr[9]~8 .operation_mode = "normal";
defparam \inst1|data_addr[9]~8 .output_mode = "comb_only";
defparam \inst1|data_addr[9]~8 .register_cascade_mode = "off";
defparam \inst1|data_addr[9]~8 .sum_lutc_input = "datac";
defparam \inst1|data_addr[9]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \inst1|data_addr[8] (
// Equation(s):
// \inst1|data_addr [8] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[8] .lut_mask = "0000";
defparam \inst1|data_addr[8] .operation_mode = "normal";
defparam \inst1|data_addr[8] .output_mode = "reg_only";
defparam \inst1|data_addr[8] .register_cascade_mode = "off";
defparam \inst1|data_addr[8] .sum_lutc_input = "datac";
defparam \inst1|data_addr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \inst1|ram_wr_addr[8] (
// Equation(s):
// \inst1|ram_wr_addr [8] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [8] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [8]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[8] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[8] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[8] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[8] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[8] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \inst1|ram_rd_addr[8] (
// Equation(s):
// \inst1|ram_rd_addr [8] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [8])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [8] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [8]),
	.datab(\inst1|nbus|addr_out [8]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[8] .lut_mask = "aac0";
defparam \inst1|ram_rd_addr[8] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[8] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[8] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[8] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \inst|haddr_r[8] (
// Equation(s):
// \inst|haddr_r [8] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [8]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [8]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_addr [8]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_rd_addr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[8] .lut_mask = "fc0c";
defparam \inst|haddr_r[8] .operation_mode = "normal";
defparam \inst|haddr_r[8] .output_mode = "reg_only";
defparam \inst|haddr_r[8] .register_cascade_mode = "off";
defparam \inst|haddr_r[8] .sum_lutc_input = "datac";
defparam \inst|haddr_r[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \inst1|data_addr[17] (
// Equation(s):
// \inst1|data_addr [17] = DFFEAS((((\inst1|slave_spi|byte_data_recv [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[17] .lut_mask = "ff00";
defparam \inst1|data_addr[17] .operation_mode = "normal";
defparam \inst1|data_addr[17] .output_mode = "reg_only";
defparam \inst1|data_addr[17] .register_cascade_mode = "off";
defparam \inst1|data_addr[17] .sum_lutc_input = "datac";
defparam \inst1|data_addr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \inst1|ram_wr_addr[17] (
// Equation(s):
// \inst1|ram_wr_addr [17] = DFFEAS((\inst1|data_addr [17] & (\inst1|Equal12~2_combout  & (\inst1|Equal9~0_combout  & \inst1|state [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [17]),
	.datab(\inst1|Equal12~2_combout ),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[17] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[17] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[17] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[17] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[17] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \inst1|ram_rd_addr[17] (
// Equation(s):
// \inst1|ram_rd_addr [17] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [17])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [17] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [17]),
	.datab(\inst1|nbus|addr_out [17]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[17] .lut_mask = "aac0";
defparam \inst1|ram_rd_addr[17] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[17] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[17] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[17] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \inst|haddr_r[17] (
// Equation(s):
// \inst|haddr_r [17] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [17])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [17])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [17]),
	.datab(\inst1|ram_rd_addr [17]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[17] .lut_mask = "caca";
defparam \inst|haddr_r[17] .operation_mode = "normal";
defparam \inst|haddr_r[17] .output_mode = "reg_only";
defparam \inst|haddr_r[17] .register_cascade_mode = "off";
defparam \inst|haddr_r[17] .sum_lutc_input = "datac";
defparam \inst|haddr_r[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \inst|addr[8]~10 (
// Equation(s):
// \inst|addr[8]~10_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & (\inst|haddr_r [8])) # (!\inst|state [1] & ((\inst|haddr_r [17])))))

	.clk(gnd),
	.dataa(\inst|haddr_r [8]),
	.datab(\inst|haddr_r [17]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[8]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[8]~10 .lut_mask = "ac00";
defparam \inst|addr[8]~10 .operation_mode = "normal";
defparam \inst|addr[8]~10 .output_mode = "comb_only";
defparam \inst|addr[8]~10 .register_cascade_mode = "off";
defparam \inst|addr[8]~10 .sum_lutc_input = "datac";
defparam \inst|addr[8]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \inst|addr[8]~11 (
// Equation(s):
// \inst|addr[8]~11_combout  = (\inst|addr~4_combout  & (((\inst|addr[8]~10_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(vcc),
	.datac(\inst|addr[8]~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[8]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[8]~11 .lut_mask = "a0a0";
defparam \inst|addr[8]~11 .operation_mode = "normal";
defparam \inst|addr[8]~11 .output_mode = "comb_only";
defparam \inst|addr[8]~11 .register_cascade_mode = "off";
defparam \inst|addr[8]~11 .sum_lutc_input = "datac";
defparam \inst|addr[8]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \inst1|data_addr[16] (
// Equation(s):
// \inst1|data_addr [16] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[16] .lut_mask = "0000";
defparam \inst1|data_addr[16] .operation_mode = "normal";
defparam \inst1|data_addr[16] .output_mode = "reg_only";
defparam \inst1|data_addr[16] .register_cascade_mode = "off";
defparam \inst1|data_addr[16] .sum_lutc_input = "datac";
defparam \inst1|data_addr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \inst1|ram_rd_addr[16] (
// Equation(s):
// \inst1|ram_rd_addr [16] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [16])) # (!\inst1|Equal25~2_combout  & (((\inst1|Equal12~3_combout  & \inst1|nbus|addr_out [16])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [16]),
	.datab(\inst1|Equal12~3_combout ),
	.datac(\inst1|nbus|addr_out [16]),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[16] .lut_mask = "aac0";
defparam \inst1|ram_rd_addr[16] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[16] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[16] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[16] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \inst1|ram_wr_addr[16] (
// Equation(s):
// \inst1|ram_wr_addr [16] = DFFEAS((\inst1|Equal9~0_combout  & (\inst1|state [3] & (\inst1|data_addr [16] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal9~0_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|data_addr [16]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[16] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[16] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[16] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[16] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[16] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \inst|haddr_r[16] (
// Equation(s):
// \inst|haddr_r [16] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [16])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [16])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [16]),
	.datab(\inst1|ram_wr_addr [16]),
	.datac(vcc),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[16] .lut_mask = "aacc";
defparam \inst|haddr_r[16] .operation_mode = "normal";
defparam \inst|haddr_r[16] .output_mode = "reg_only";
defparam \inst|haddr_r[16] .register_cascade_mode = "off";
defparam \inst|haddr_r[16] .sum_lutc_input = "datac";
defparam \inst|haddr_r[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \inst1|data_addr[4]~9 (
// Equation(s):
// \inst1|data_addr[4]~9_combout  = (!\inst1|state [0] & (!\inst1|state [1] & (\inst1|state [2] & \inst1|data_addr[23]~6_combout )))

	.clk(gnd),
	.dataa(\inst1|state [0]),
	.datab(\inst1|state [1]),
	.datac(\inst1|state [2]),
	.datad(\inst1|data_addr[23]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|data_addr[4]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[4]~9 .lut_mask = "1000";
defparam \inst1|data_addr[4]~9 .operation_mode = "normal";
defparam \inst1|data_addr[4]~9 .output_mode = "comb_only";
defparam \inst1|data_addr[4]~9 .register_cascade_mode = "off";
defparam \inst1|data_addr[4]~9 .sum_lutc_input = "datac";
defparam \inst1|data_addr[4]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \inst1|data_addr[7] (
// Equation(s):
// \inst1|data_addr [7] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , \inst1|slave_spi|byte_data_recv [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[7] .lut_mask = "0000";
defparam \inst1|data_addr[7] .operation_mode = "normal";
defparam \inst1|data_addr[7] .output_mode = "reg_only";
defparam \inst1|data_addr[7] .register_cascade_mode = "off";
defparam \inst1|data_addr[7] .sum_lutc_input = "datac";
defparam \inst1|data_addr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \inst1|ram_rd_addr[7] (
// Equation(s):
// \inst1|ram_rd_addr [7] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [7])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [7] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [7]),
	.datab(\inst1|data_addr [7]),
	.datac(\inst1|Equal25~2_combout ),
	.datad(\inst1|Equal12~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[7] .lut_mask = "cac0";
defparam \inst1|ram_rd_addr[7] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[7] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[7] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[7] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \inst1|ram_wr_addr[7] (
// Equation(s):
// \inst1|ram_wr_addr [7] = DFFEAS((\inst1|data_addr [7] & (\inst1|state [3] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [7]),
	.datab(\inst1|state [3]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[7] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[7] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[7] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[7] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[7] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \inst|haddr_r[7] (
// Equation(s):
// \inst|haddr_r [7] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [7])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [7])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [7]),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[7] .lut_mask = "afa0";
defparam \inst|haddr_r[7] .operation_mode = "normal";
defparam \inst|haddr_r[7] .output_mode = "reg_only";
defparam \inst|haddr_r[7] .register_cascade_mode = "off";
defparam \inst|haddr_r[7] .sum_lutc_input = "datac";
defparam \inst|haddr_r[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \inst|addr[7]~12 (
// Equation(s):
// \inst|addr[7]~12_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [7]))) # (!\inst|state [1] & (\inst|haddr_r [16]))))

	.clk(gnd),
	.dataa(\inst|haddr_r [16]),
	.datab(\inst|haddr_r [7]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[7]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[7]~12 .lut_mask = "ca00";
defparam \inst|addr[7]~12 .operation_mode = "normal";
defparam \inst|addr[7]~12 .output_mode = "comb_only";
defparam \inst|addr[7]~12 .register_cascade_mode = "off";
defparam \inst|addr[7]~12 .sum_lutc_input = "datac";
defparam \inst|addr[7]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \inst|addr[7]~13 (
// Equation(s):
// \inst|addr[7]~13_combout  = (\inst|addr~4_combout  & (((\inst|addr[7]~12_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(vcc),
	.datac(\inst|addr[7]~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[7]~13 .lut_mask = "a0a0";
defparam \inst|addr[7]~13 .operation_mode = "normal";
defparam \inst|addr[7]~13 .output_mode = "comb_only";
defparam \inst|addr[7]~13 .register_cascade_mode = "off";
defparam \inst|addr[7]~13 .sum_lutc_input = "datac";
defparam \inst|addr[7]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \inst1|data_addr[6] (
// Equation(s):
// \inst1|data_addr [6] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , \inst1|slave_spi|byte_data_recv [6], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[6] .lut_mask = "0000";
defparam \inst1|data_addr[6] .operation_mode = "normal";
defparam \inst1|data_addr[6] .output_mode = "reg_only";
defparam \inst1|data_addr[6] .register_cascade_mode = "off";
defparam \inst1|data_addr[6] .sum_lutc_input = "datac";
defparam \inst1|data_addr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \inst1|ram_rd_addr[6] (
// Equation(s):
// \inst1|ram_rd_addr [6] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [6])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [6] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [6]),
	.datab(\inst1|nbus|addr_out [6]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[6] .lut_mask = "aac0";
defparam \inst1|ram_rd_addr[6] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[6] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[6] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[6] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \inst1|ram_wr_addr[6] (
// Equation(s):
// \inst1|ram_wr_addr [6] = DFFEAS((\inst1|state [3] & (\inst1|Equal12~2_combout  & (\inst1|Equal9~0_combout  & \inst1|data_addr [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal12~2_combout ),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|data_addr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[6] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[6] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[6] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[6] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[6] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \inst|haddr_r[6] (
// Equation(s):
// \inst|haddr_r [6] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [6])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [6])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [6]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[6] .lut_mask = "cfc0";
defparam \inst|haddr_r[6] .operation_mode = "normal";
defparam \inst|haddr_r[6] .output_mode = "reg_only";
defparam \inst|haddr_r[6] .register_cascade_mode = "off";
defparam \inst|haddr_r[6] .sum_lutc_input = "datac";
defparam \inst|haddr_r[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \inst1|data_addr[15] (
// Equation(s):
// \inst1|data_addr [15] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , \inst1|slave_spi|byte_data_recv [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[15] .lut_mask = "0000";
defparam \inst1|data_addr[15] .operation_mode = "normal";
defparam \inst1|data_addr[15] .output_mode = "reg_only";
defparam \inst1|data_addr[15] .register_cascade_mode = "off";
defparam \inst1|data_addr[15] .sum_lutc_input = "datac";
defparam \inst1|data_addr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \inst1|ram_rd_addr[15] (
// Equation(s):
// \inst1|ram_rd_addr [15] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [15])))) # (!\inst1|Equal25~2_combout  & (\inst1|Equal12~3_combout  & ((\inst1|nbus|addr_out [15])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal12~3_combout ),
	.datab(\inst1|data_addr [15]),
	.datac(\inst1|Equal25~2_combout ),
	.datad(\inst1|nbus|addr_out [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[15] .lut_mask = "cac0";
defparam \inst1|ram_rd_addr[15] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[15] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[15] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[15] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \inst1|ram_wr_addr[15] (
// Equation(s):
// \inst1|ram_wr_addr [15] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [15] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [15]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[15] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[15] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[15] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[15] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[15] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \inst|haddr_r[15] (
// Equation(s):
// \inst|haddr_r [15] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [15])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [15])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [15]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[15] .lut_mask = "cfc0";
defparam \inst|haddr_r[15] .operation_mode = "normal";
defparam \inst|haddr_r[15] .output_mode = "reg_only";
defparam \inst|haddr_r[15] .register_cascade_mode = "off";
defparam \inst|haddr_r[15] .sum_lutc_input = "datac";
defparam \inst|haddr_r[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \inst|addr[6]~14 (
// Equation(s):
// \inst|addr[6]~14_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & (\inst|haddr_r [6])) # (!\inst|state [1] & ((\inst|haddr_r [15])))))

	.clk(gnd),
	.dataa(\inst|haddr_r [6]),
	.datab(\inst|haddr_r [15]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[6]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[6]~14 .lut_mask = "ac00";
defparam \inst|addr[6]~14 .operation_mode = "normal";
defparam \inst|addr[6]~14 .output_mode = "comb_only";
defparam \inst|addr[6]~14 .register_cascade_mode = "off";
defparam \inst|addr[6]~14 .sum_lutc_input = "datac";
defparam \inst|addr[6]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \inst|addr[6]~15 (
// Equation(s):
// \inst|addr[6]~15_combout  = (\inst|addr~4_combout  & (((\inst|addr[6]~14_combout ))))

	.clk(gnd),
	.dataa(\inst|addr~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|addr[6]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[6]~15 .lut_mask = "aa00";
defparam \inst|addr[6]~15 .operation_mode = "normal";
defparam \inst|addr[6]~15 .output_mode = "comb_only";
defparam \inst|addr[6]~15 .register_cascade_mode = "off";
defparam \inst|addr[6]~15 .sum_lutc_input = "datac";
defparam \inst|addr[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \inst1|data_addr[5] (
// Equation(s):
// \inst1|data_addr [5] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , \inst1|slave_spi|byte_data_recv [5], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[5] .lut_mask = "0000";
defparam \inst1|data_addr[5] .operation_mode = "normal";
defparam \inst1|data_addr[5] .output_mode = "reg_only";
defparam \inst1|data_addr[5] .register_cascade_mode = "off";
defparam \inst1|data_addr[5] .sum_lutc_input = "datac";
defparam \inst1|data_addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \inst1|ram_wr_addr[5] (
// Equation(s):
// \inst1|ram_wr_addr [5] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [5] & (\inst1|Equal12~2_combout  & \inst1|Equal9~0_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [5]),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[5] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[5] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[5] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[5] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[5] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \inst1|ram_rd_addr[5] (
// Equation(s):
// \inst1|ram_rd_addr [5] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [5])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [5] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [5]),
	.datab(\inst1|data_addr [5]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[5] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[5] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[5] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[5] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[5] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \inst|haddr_r[5] (
// Equation(s):
// \inst|haddr_r [5] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [5])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [5])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [5]),
	.datab(\inst1|ram_rd_addr [5]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[5] .lut_mask = "caca";
defparam \inst|haddr_r[5] .operation_mode = "normal";
defparam \inst|haddr_r[5] .output_mode = "reg_only";
defparam \inst|haddr_r[5] .register_cascade_mode = "off";
defparam \inst|haddr_r[5] .sum_lutc_input = "datac";
defparam \inst|haddr_r[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \inst|addr[5]~16 (
// Equation(s):
// \inst|addr[5]~16_combout  = (\inst|Equal0~0_combout  & ((\inst|addr[9]~6_combout ) # ((\inst|haddr_r [5] & \inst|addr[9]~7_combout ))))

	.clk(gnd),
	.dataa(\inst|addr[9]~6_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|haddr_r [5]),
	.datad(\inst|addr[9]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[5]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[5]~16 .lut_mask = "c888";
defparam \inst|addr[5]~16 .operation_mode = "normal";
defparam \inst|addr[5]~16 .output_mode = "comb_only";
defparam \inst|addr[5]~16 .register_cascade_mode = "off";
defparam \inst|addr[5]~16 .sum_lutc_input = "datac";
defparam \inst|addr[5]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \inst1|data_addr[14] (
// Equation(s):
// \inst1|data_addr [14] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , \inst1|slave_spi|byte_data_recv [6], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[14] .lut_mask = "0000";
defparam \inst1|data_addr[14] .operation_mode = "normal";
defparam \inst1|data_addr[14] .output_mode = "reg_only";
defparam \inst1|data_addr[14] .register_cascade_mode = "off";
defparam \inst1|data_addr[14] .sum_lutc_input = "datac";
defparam \inst1|data_addr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \inst1|ram_rd_addr[14] (
// Equation(s):
// \inst1|ram_rd_addr [14] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [14])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [14] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [14]),
	.datab(\inst1|data_addr [14]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[14] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[14] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[14] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[14] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[14] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \inst1|ram_wr_addr[14] (
// Equation(s):
// \inst1|ram_wr_addr [14] = DFFEAS((\inst1|Equal9~0_combout  & (\inst1|state [3] & (\inst1|data_addr [14] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal9~0_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|data_addr [14]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[14] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[14] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[14] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[14] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[14] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \inst|haddr_r[14] (
// Equation(s):
// \inst|haddr_r [14] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [14])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [14])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [14]),
	.datac(\inst1|ram_wr_addr [14]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[14] .lut_mask = "ccf0";
defparam \inst|haddr_r[14] .operation_mode = "normal";
defparam \inst|haddr_r[14] .output_mode = "reg_only";
defparam \inst|haddr_r[14] .register_cascade_mode = "off";
defparam \inst|haddr_r[14] .sum_lutc_input = "datac";
defparam \inst|haddr_r[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \inst|addr[5]~17 (
// Equation(s):
// \inst|addr[5]~17_combout  = (\inst|addr~4_combout  & ((\inst|addr[5]~16_combout ) # ((\inst|haddr_r [14] & \inst|addr[12]~0_combout ))))

	.clk(gnd),
	.dataa(\inst|addr[5]~16_combout ),
	.datab(\inst|addr~4_combout ),
	.datac(\inst|haddr_r [14]),
	.datad(\inst|addr[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[5]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[5]~17 .lut_mask = "c888";
defparam \inst|addr[5]~17 .operation_mode = "normal";
defparam \inst|addr[5]~17 .output_mode = "comb_only";
defparam \inst|addr[5]~17 .register_cascade_mode = "off";
defparam \inst|addr[5]~17 .sum_lutc_input = "datac";
defparam \inst|addr[5]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \inst1|data_addr[4] (
// Equation(s):
// \inst1|data_addr [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , \inst1|slave_spi|byte_data_recv [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[4] .lut_mask = "0000";
defparam \inst1|data_addr[4] .operation_mode = "normal";
defparam \inst1|data_addr[4] .output_mode = "reg_only";
defparam \inst1|data_addr[4] .register_cascade_mode = "off";
defparam \inst1|data_addr[4] .sum_lutc_input = "datac";
defparam \inst1|data_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \inst1|ram_rd_addr[4] (
// Equation(s):
// \inst1|ram_rd_addr [4] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [4])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [4] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [4]),
	.datab(\inst1|nbus|addr_out [4]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[4] .lut_mask = "aac0";
defparam \inst1|ram_rd_addr[4] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[4] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[4] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[4] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \inst1|ram_wr_addr[4] (
// Equation(s):
// \inst1|ram_wr_addr [4] = DFFEAS((\inst1|data_addr [4] & (\inst1|Equal12~2_combout  & (\inst1|Equal9~0_combout  & \inst1|state [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [4]),
	.datab(\inst1|Equal12~2_combout ),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[4] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[4] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[4] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[4] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[4] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \inst|haddr_r[4] (
// Equation(s):
// \inst|haddr_r [4] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [4])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [4])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [4]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[4] .lut_mask = "cfc0";
defparam \inst|haddr_r[4] .operation_mode = "normal";
defparam \inst|haddr_r[4] .output_mode = "reg_only";
defparam \inst|haddr_r[4] .register_cascade_mode = "off";
defparam \inst|haddr_r[4] .sum_lutc_input = "datac";
defparam \inst|haddr_r[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \inst|addr[4]~18 (
// Equation(s):
// \inst|addr[4]~18_combout  = (\inst|Equal0~0_combout  & ((\inst|addr[9]~6_combout ) # ((\inst|addr[9]~7_combout  & \inst|haddr_r [4]))))

	.clk(gnd),
	.dataa(\inst|addr[9]~7_combout ),
	.datab(\inst|haddr_r [4]),
	.datac(\inst|addr[9]~6_combout ),
	.datad(\inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[4]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[4]~18 .lut_mask = "f800";
defparam \inst|addr[4]~18 .operation_mode = "normal";
defparam \inst|addr[4]~18 .output_mode = "comb_only";
defparam \inst|addr[4]~18 .register_cascade_mode = "off";
defparam \inst|addr[4]~18 .sum_lutc_input = "datac";
defparam \inst|addr[4]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \inst1|data_addr[13] (
// Equation(s):
// \inst1|data_addr [13] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , \inst1|slave_spi|byte_data_recv [5], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[13] .lut_mask = "0000";
defparam \inst1|data_addr[13] .operation_mode = "normal";
defparam \inst1|data_addr[13] .output_mode = "reg_only";
defparam \inst1|data_addr[13] .register_cascade_mode = "off";
defparam \inst1|data_addr[13] .sum_lutc_input = "datac";
defparam \inst1|data_addr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \inst1|ram_rd_addr[13] (
// Equation(s):
// \inst1|ram_rd_addr [13] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [13])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [13] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [13]),
	.datab(\inst1|data_addr [13]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[13] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[13] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[13] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[13] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[13] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \inst1|ram_wr_addr[13] (
// Equation(s):
// \inst1|ram_wr_addr [13] = DFFEAS((\inst1|state [3] & (\inst1|Equal9~0_combout  & (\inst1|data_addr [13] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data_addr [13]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[13] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[13] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[13] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[13] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[13] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \inst|haddr_r[13] (
// Equation(s):
// \inst|haddr_r [13] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [13])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [13])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [13]),
	.datac(\inst1|ram_wr_addr [13]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[13] .lut_mask = "ccf0";
defparam \inst|haddr_r[13] .operation_mode = "normal";
defparam \inst|haddr_r[13] .output_mode = "reg_only";
defparam \inst|haddr_r[13] .register_cascade_mode = "off";
defparam \inst|haddr_r[13] .sum_lutc_input = "datac";
defparam \inst|haddr_r[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \inst|addr[4]~19 (
// Equation(s):
// \inst|addr[4]~19_combout  = (\inst|addr~4_combout  & ((\inst|addr[4]~18_combout ) # ((\inst|haddr_r [13] & \inst|addr[12]~0_combout ))))

	.clk(gnd),
	.dataa(\inst|addr[4]~18_combout ),
	.datab(\inst|addr~4_combout ),
	.datac(\inst|haddr_r [13]),
	.datad(\inst|addr[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[4]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[4]~19 .lut_mask = "c888";
defparam \inst|addr[4]~19 .operation_mode = "normal";
defparam \inst|addr[4]~19 .output_mode = "comb_only";
defparam \inst|addr[4]~19 .register_cascade_mode = "off";
defparam \inst|addr[4]~19 .sum_lutc_input = "datac";
defparam \inst|addr[4]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \inst1|data_addr[3] (
// Equation(s):
// \inst1|data_addr [3] = DFFEAS((((\inst1|slave_spi|byte_data_recv [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[3] .lut_mask = "ff00";
defparam \inst1|data_addr[3] .operation_mode = "normal";
defparam \inst1|data_addr[3] .output_mode = "reg_only";
defparam \inst1|data_addr[3] .register_cascade_mode = "off";
defparam \inst1|data_addr[3] .sum_lutc_input = "datac";
defparam \inst1|data_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \inst1|ram_wr_addr[3] (
// Equation(s):
// \inst1|ram_wr_addr [3] = DFFEAS((\inst1|data_addr [3] & (\inst1|Equal9~0_combout  & (\inst1|state [3] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[3] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[3] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[3] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[3] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[3] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \inst1|ram_rd_addr[3] (
// Equation(s):
// \inst1|ram_rd_addr [3] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [3])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [3] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [3]),
	.datab(\inst1|data_addr [3]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[3] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[3] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[3] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[3] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[3] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \inst|haddr_r[3] (
// Equation(s):
// \inst|haddr_r [3] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [3])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [3])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [3]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_rd_addr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[3] .lut_mask = "ee22";
defparam \inst|haddr_r[3] .operation_mode = "normal";
defparam \inst|haddr_r[3] .output_mode = "reg_only";
defparam \inst|haddr_r[3] .register_cascade_mode = "off";
defparam \inst|haddr_r[3] .sum_lutc_input = "datac";
defparam \inst|haddr_r[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \inst1|data_addr[12] (
// Equation(s):
// \inst1|data_addr [12] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , \inst1|slave_spi|byte_data_recv [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[12] .lut_mask = "0000";
defparam \inst1|data_addr[12] .operation_mode = "normal";
defparam \inst1|data_addr[12] .output_mode = "reg_only";
defparam \inst1|data_addr[12] .register_cascade_mode = "off";
defparam \inst1|data_addr[12] .sum_lutc_input = "datac";
defparam \inst1|data_addr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \inst1|ram_wr_addr[12] (
// Equation(s):
// \inst1|ram_wr_addr [12] = DFFEAS((\inst1|state [3] & (\inst1|Equal9~0_combout  & (\inst1|data_addr [12] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data_addr [12]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[12] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[12] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[12] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[12] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[12] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxii_lcell \inst1|ram_rd_addr[12] (
// Equation(s):
// \inst1|ram_rd_addr [12] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [12])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [12] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal25~2_combout ),
	.datab(\inst1|data_addr [12]),
	.datac(\inst1|nbus|addr_out [12]),
	.datad(\inst1|Equal12~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[12] .lut_mask = "d888";
defparam \inst1|ram_rd_addr[12] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[12] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[12] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[12] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \inst|haddr_r[12] (
// Equation(s):
// \inst|haddr_r [12] = DFFEAS(((\inst1|ram_rd_enable~regout  & ((\inst1|ram_rd_addr [12]))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [12]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [12]),
	.datab(\inst1|ram_rd_addr [12]),
	.datac(vcc),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[12] .lut_mask = "ccaa";
defparam \inst|haddr_r[12] .operation_mode = "normal";
defparam \inst|haddr_r[12] .output_mode = "reg_only";
defparam \inst|haddr_r[12] .register_cascade_mode = "off";
defparam \inst|haddr_r[12] .sum_lutc_input = "datac";
defparam \inst|haddr_r[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \inst|addr[3]~20 (
// Equation(s):
// \inst|addr[3]~20_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & (\inst|haddr_r [3])) # (!\inst|state [1] & ((\inst|haddr_r [12])))))

	.clk(gnd),
	.dataa(\inst|state [1]),
	.datab(\inst|haddr_r [3]),
	.datac(\inst|haddr_r [12]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[3]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[3]~20 .lut_mask = "d800";
defparam \inst|addr[3]~20 .operation_mode = "normal";
defparam \inst|addr[3]~20 .output_mode = "comb_only";
defparam \inst|addr[3]~20 .register_cascade_mode = "off";
defparam \inst|addr[3]~20 .sum_lutc_input = "datac";
defparam \inst|addr[3]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \inst|addr[3]~21 (
// Equation(s):
// \inst|addr[3]~21_combout  = (((\inst|addr[3]~20_combout  & \inst|addr~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr[3]~20_combout ),
	.datad(\inst|addr~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[3]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[3]~21 .lut_mask = "f000";
defparam \inst|addr[3]~21 .operation_mode = "normal";
defparam \inst|addr[3]~21 .output_mode = "comb_only";
defparam \inst|addr[3]~21 .register_cascade_mode = "off";
defparam \inst|addr[3]~21 .sum_lutc_input = "datac";
defparam \inst|addr[3]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \inst1|data_addr[11] (
// Equation(s):
// \inst1|data_addr [11] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , \inst1|slave_spi|byte_data_recv [3], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[11] .lut_mask = "0000";
defparam \inst1|data_addr[11] .operation_mode = "normal";
defparam \inst1|data_addr[11] .output_mode = "reg_only";
defparam \inst1|data_addr[11] .register_cascade_mode = "off";
defparam \inst1|data_addr[11] .sum_lutc_input = "datac";
defparam \inst1|data_addr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \inst1|ram_rd_addr[11] (
// Equation(s):
// \inst1|ram_rd_addr [11] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [11])))) # (!\inst1|Equal25~2_combout  & (\inst1|Equal12~3_combout  & (\inst1|nbus|addr_out [11]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal25~2_combout ),
	.datab(\inst1|Equal12~3_combout ),
	.datac(\inst1|nbus|addr_out [11]),
	.datad(\inst1|data_addr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[11] .lut_mask = "ea40";
defparam \inst1|ram_rd_addr[11] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[11] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[11] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[11] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \inst1|ram_wr_addr[11] (
// Equation(s):
// \inst1|ram_wr_addr [11] = DFFEAS((\inst1|data_addr [11] & (\inst1|Equal9~0_combout  & (\inst1|state [3] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [11]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|state [3]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[11] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[11] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[11] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[11] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[11] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \inst|haddr_r[11] (
// Equation(s):
// \inst|haddr_r [11] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [11])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [11])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [11]),
	.datab(vcc),
	.datac(\inst1|ram_wr_addr [11]),
	.datad(\inst1|ram_rd_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[11] .lut_mask = "aaf0";
defparam \inst|haddr_r[11] .operation_mode = "normal";
defparam \inst|haddr_r[11] .output_mode = "reg_only";
defparam \inst|haddr_r[11] .register_cascade_mode = "off";
defparam \inst|haddr_r[11] .sum_lutc_input = "datac";
defparam \inst|haddr_r[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \inst1|data_addr[2] (
// Equation(s):
// \inst1|data_addr [2] = DFFEAS((((\inst1|slave_spi|byte_data_recv [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[2] .lut_mask = "ff00";
defparam \inst1|data_addr[2] .operation_mode = "normal";
defparam \inst1|data_addr[2] .output_mode = "reg_only";
defparam \inst1|data_addr[2] .register_cascade_mode = "off";
defparam \inst1|data_addr[2] .sum_lutc_input = "datac";
defparam \inst1|data_addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \inst1|ram_rd_addr[2] (
// Equation(s):
// \inst1|ram_rd_addr [2] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [2])))) # (!\inst1|Equal25~2_combout  & (\inst1|Equal12~3_combout  & ((\inst1|nbus|addr_out [2])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal12~3_combout ),
	.datab(\inst1|data_addr [2]),
	.datac(\inst1|nbus|addr_out [2]),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[2] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[2] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[2] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[2] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[2] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \inst1|ram_wr_addr[2] (
// Equation(s):
// \inst1|ram_wr_addr [2] = DFFEAS((\inst1|state [3] & (\inst1|Equal12~2_combout  & (\inst1|Equal9~0_combout  & \inst1|data_addr [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal12~2_combout ),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|data_addr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[2] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[2] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[2] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[2] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[2] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \inst|haddr_r[2] (
// Equation(s):
// \inst|haddr_r [2] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [2])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [2])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [2]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[2] .lut_mask = "cfc0";
defparam \inst|haddr_r[2] .operation_mode = "normal";
defparam \inst|haddr_r[2] .output_mode = "reg_only";
defparam \inst|haddr_r[2] .register_cascade_mode = "off";
defparam \inst|haddr_r[2] .sum_lutc_input = "datac";
defparam \inst|haddr_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \inst|addr[2]~22 (
// Equation(s):
// \inst|addr[2]~22_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [2]))) # (!\inst|state [1] & (\inst|haddr_r [11]))))

	.clk(gnd),
	.dataa(\inst|haddr_r [11]),
	.datab(\inst|haddr_r [2]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[2]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[2]~22 .lut_mask = "ca00";
defparam \inst|addr[2]~22 .operation_mode = "normal";
defparam \inst|addr[2]~22 .output_mode = "comb_only";
defparam \inst|addr[2]~22 .register_cascade_mode = "off";
defparam \inst|addr[2]~22 .sum_lutc_input = "datac";
defparam \inst|addr[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \inst|addr[2]~23 (
// Equation(s):
// \inst|addr[2]~23_combout  = (((\inst|addr[2]~22_combout  & \inst|addr~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr[2]~22_combout ),
	.datad(\inst|addr~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[2]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[2]~23 .lut_mask = "f000";
defparam \inst|addr[2]~23 .operation_mode = "normal";
defparam \inst|addr[2]~23 .output_mode = "comb_only";
defparam \inst|addr[2]~23 .register_cascade_mode = "off";
defparam \inst|addr[2]~23 .sum_lutc_input = "datac";
defparam \inst|addr[2]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \inst1|data_addr[10] (
// Equation(s):
// \inst1|data_addr [10] = DFFEAS((((\inst1|slave_spi|byte_data_recv [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[10] .lut_mask = "ff00";
defparam \inst1|data_addr[10] .operation_mode = "normal";
defparam \inst1|data_addr[10] .output_mode = "reg_only";
defparam \inst1|data_addr[10] .register_cascade_mode = "off";
defparam \inst1|data_addr[10] .sum_lutc_input = "datac";
defparam \inst1|data_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \inst1|ram_rd_addr[10] (
// Equation(s):
// \inst1|ram_rd_addr [10] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [10])) # (!\inst1|Equal25~2_combout  & (((\inst1|Equal12~3_combout  & \inst1|nbus|addr_out [10])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [10]),
	.datab(\inst1|Equal12~3_combout ),
	.datac(\inst1|Equal25~2_combout ),
	.datad(\inst1|nbus|addr_out [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[10] .lut_mask = "aca0";
defparam \inst1|ram_rd_addr[10] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[10] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[10] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[10] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \inst1|ram_wr_addr[10] (
// Equation(s):
// \inst1|ram_wr_addr [10] = DFFEAS((\inst1|state [3] & (\inst1|Equal9~0_combout  & (\inst1|data_addr [10] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data_addr [10]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[10] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[10] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[10] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[10] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[10] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \inst|haddr_r[10] (
// Equation(s):
// \inst|haddr_r [10] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [10])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [10])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [10]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[10] .lut_mask = "cfc0";
defparam \inst|haddr_r[10] .operation_mode = "normal";
defparam \inst|haddr_r[10] .output_mode = "reg_only";
defparam \inst|haddr_r[10] .register_cascade_mode = "off";
defparam \inst|haddr_r[10] .sum_lutc_input = "datac";
defparam \inst|haddr_r[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \inst1|data_addr[1] (
// Equation(s):
// \inst1|data_addr [1] = DFFEAS((((\inst1|slave_spi|byte_data_recv [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[1] .lut_mask = "ff00";
defparam \inst1|data_addr[1] .operation_mode = "normal";
defparam \inst1|data_addr[1] .output_mode = "reg_only";
defparam \inst1|data_addr[1] .register_cascade_mode = "off";
defparam \inst1|data_addr[1] .sum_lutc_input = "datac";
defparam \inst1|data_addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \inst1|ram_rd_addr[1] (
// Equation(s):
// \inst1|ram_rd_addr [1] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [1])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [1] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [1]),
	.datab(\inst1|data_addr [1]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[1] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[1] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[1] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[1] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[1] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \inst1|ram_wr_addr[1] (
// Equation(s):
// \inst1|ram_wr_addr [1] = DFFEAS((\inst1|state [3] & (\inst1|Equal9~0_combout  & (\inst1|data_addr [1] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data_addr [1]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[1] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[1] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[1] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[1] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[1] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \inst|haddr_r[1] (
// Equation(s):
// \inst|haddr_r [1] = DFFEAS((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [1])) # (!\inst1|ram_rd_enable~regout  & (((\inst1|ram_wr_addr [1])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [1]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_wr_addr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[1] .lut_mask = "bb88";
defparam \inst|haddr_r[1] .operation_mode = "normal";
defparam \inst|haddr_r[1] .output_mode = "reg_only";
defparam \inst|haddr_r[1] .register_cascade_mode = "off";
defparam \inst|haddr_r[1] .sum_lutc_input = "datac";
defparam \inst|haddr_r[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \inst|addr[1]~24 (
// Equation(s):
// \inst|addr[1]~24_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & ((\inst|haddr_r [1]))) # (!\inst|state [1] & (\inst|haddr_r [10]))))

	.clk(gnd),
	.dataa(\inst|haddr_r [10]),
	.datab(\inst|haddr_r [1]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[1]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[1]~24 .lut_mask = "ca00";
defparam \inst|addr[1]~24 .operation_mode = "normal";
defparam \inst|addr[1]~24 .output_mode = "comb_only";
defparam \inst|addr[1]~24 .register_cascade_mode = "off";
defparam \inst|addr[1]~24 .sum_lutc_input = "datac";
defparam \inst|addr[1]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \inst|addr[1]~25 (
// Equation(s):
// \inst|addr[1]~25_combout  = ((\inst|addr[1]~24_combout  & ((\inst|addr~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|addr[1]~24_combout ),
	.datac(vcc),
	.datad(\inst|addr~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[1]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[1]~25 .lut_mask = "cc00";
defparam \inst|addr[1]~25 .operation_mode = "normal";
defparam \inst|addr[1]~25 .output_mode = "comb_only";
defparam \inst|addr[1]~25 .register_cascade_mode = "off";
defparam \inst|addr[1]~25 .sum_lutc_input = "datac";
defparam \inst|addr[1]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \inst1|data_addr[0] (
// Equation(s):
// \inst1|data_addr [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[4]~9_combout , \inst1|slave_spi|byte_data_recv [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[4]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[0] .lut_mask = "0000";
defparam \inst1|data_addr[0] .operation_mode = "normal";
defparam \inst1|data_addr[0] .output_mode = "reg_only";
defparam \inst1|data_addr[0] .register_cascade_mode = "off";
defparam \inst1|data_addr[0] .sum_lutc_input = "datac";
defparam \inst1|data_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \inst1|ram_wr_addr[0] (
// Equation(s):
// \inst1|ram_wr_addr [0] = DFFEAS((((\inst1|data_addr [0]) # (!\inst1|Equal12~2_combout )) # (!\inst1|Equal9~0_combout )) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|data_addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[0] .lut_mask = "ff7f";
defparam \inst1|ram_wr_addr[0] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[0] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[0] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[0] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxii_lcell \inst1|nbus|addr_out[0] (
// Equation(s):
// \inst1|nbus|addr_out [0] = DFFEAS((\inst1|nbus|Equal5~0_combout  & ((\inst1|nbus|addr_out[11]~6_combout  & ((\inst1|nbus|addr_out [0]))) # (!\inst1|nbus|addr_out[11]~6_combout  & (\N64_AD~15 )))) # (!\inst1|nbus|Equal5~0_combout  & (((\inst1|nbus|addr_out 
// [0])))), GLOBAL(\MCO_clk~combout ), VCC, , , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|Equal5~0_combout ),
	.datab(\inst1|nbus|addr_out[11]~6_combout ),
	.datac(\N64_AD~15 ),
	.datad(\inst1|nbus|addr_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[0] .lut_mask = "fd20";
defparam \inst1|nbus|addr_out[0] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[0] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[0] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[0] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \inst1|ram_rd_addr[0] (
// Equation(s):
// \inst1|ram_rd_addr [0] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [0])))) # (!\inst1|Equal25~2_combout  & ((\inst1|nbus|addr_out [0]) # ((!\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [0]),
	.datab(\inst1|data_addr [0]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[0] .lut_mask = "ccaf";
defparam \inst1|ram_rd_addr[0] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[0] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[0] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[0] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \inst|haddr_r[0] (
// Equation(s):
// \inst|haddr_r [0] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [0])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [0])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [0]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_rd_addr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[0] .lut_mask = "ee22";
defparam \inst|haddr_r[0] .operation_mode = "normal";
defparam \inst|haddr_r[0] .output_mode = "reg_only";
defparam \inst|haddr_r[0] .register_cascade_mode = "off";
defparam \inst|haddr_r[0] .sum_lutc_input = "datac";
defparam \inst|haddr_r[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \inst1|data_addr[9] (
// Equation(s):
// \inst1|data_addr [9] = DFFEAS((((\inst1|slave_spi|byte_data_recv [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[9]~8_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|slave_spi|byte_data_recv [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|data_addr[9]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[9] .lut_mask = "ff00";
defparam \inst1|data_addr[9] .operation_mode = "normal";
defparam \inst1|data_addr[9] .output_mode = "reg_only";
defparam \inst1|data_addr[9] .register_cascade_mode = "off";
defparam \inst1|data_addr[9] .sum_lutc_input = "datac";
defparam \inst1|data_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \inst1|ram_wr_addr[9] (
// Equation(s):
// \inst1|ram_wr_addr [9] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [9] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [9]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[9] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[9] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[9] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[9] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[9] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \inst1|ram_rd_addr[9] (
// Equation(s):
// \inst1|ram_rd_addr [9] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [9])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [9] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [9]),
	.datab(\inst1|nbus|addr_out [9]),
	.datac(\inst1|Equal25~2_combout ),
	.datad(\inst1|Equal12~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[9] .lut_mask = "aca0";
defparam \inst1|ram_rd_addr[9] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[9] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[9] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[9] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \inst|haddr_r[9] (
// Equation(s):
// \inst|haddr_r [9] = DFFEAS((\inst1|ram_rd_enable~regout  & (((\inst1|ram_rd_addr [9])))) # (!\inst1|ram_rd_enable~regout  & (\inst1|ram_wr_addr [9])), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_addr [9]),
	.datab(\inst1|ram_rd_enable~regout ),
	.datac(vcc),
	.datad(\inst1|ram_rd_addr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[9] .lut_mask = "ee22";
defparam \inst|haddr_r[9] .operation_mode = "normal";
defparam \inst|haddr_r[9] .output_mode = "reg_only";
defparam \inst|haddr_r[9] .register_cascade_mode = "off";
defparam \inst|haddr_r[9] .sum_lutc_input = "datac";
defparam \inst|haddr_r[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \inst|addr[0]~26 (
// Equation(s):
// \inst|addr[0]~26_combout  = (\inst|Equal1~0_combout  & ((\inst|state [1] & (\inst|haddr_r [0])) # (!\inst|state [1] & ((\inst|haddr_r [9])))))

	.clk(gnd),
	.dataa(\inst|haddr_r [0]),
	.datab(\inst|haddr_r [9]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[0]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[0]~26 .lut_mask = "ac00";
defparam \inst|addr[0]~26 .operation_mode = "normal";
defparam \inst|addr[0]~26 .output_mode = "comb_only";
defparam \inst|addr[0]~26 .register_cascade_mode = "off";
defparam \inst|addr[0]~26 .sum_lutc_input = "datac";
defparam \inst|addr[0]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \inst|addr[0]~27 (
// Equation(s):
// \inst|addr[0]~27_combout  = (((\inst|addr[0]~26_combout  & \inst|addr~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|addr[0]~26_combout ),
	.datad(\inst|addr~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|addr[0]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|addr[0]~27 .lut_mask = "f000";
defparam \inst|addr[0]~27 .operation_mode = "normal";
defparam \inst|addr[0]~27 .output_mode = "comb_only";
defparam \inst|addr[0]~27 .register_cascade_mode = "off";
defparam \inst|addr[0]~27 .sum_lutc_input = "datac";
defparam \inst|addr[0]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \inst1|data_addr[23] (
// Equation(s):
// \inst1|data_addr [23] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[23] .lut_mask = "0000";
defparam \inst1|data_addr[23] .operation_mode = "normal";
defparam \inst1|data_addr[23] .output_mode = "reg_only";
defparam \inst1|data_addr[23] .register_cascade_mode = "off";
defparam \inst1|data_addr[23] .sum_lutc_input = "datac";
defparam \inst1|data_addr[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \inst1|nbus|Add0~110 (
// Equation(s):
// \inst1|nbus|Add0~110_combout  = (\inst1|nbus|addr_out [22] $ ((\inst1|nbus|Add0~2 )))
// \inst1|nbus|Add0~112  = CARRY(((!\inst1|nbus|Add0~2 ) # (!\inst1|nbus|addr_out [22])))
// \inst1|nbus|Add0~112COUT1_132  = CARRY(((!\inst1|nbus|Add0~2 ) # (!\inst1|nbus|addr_out [22])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|nbus|addr_out [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|nbus|Add0~112 ),
	.cout1(\inst1|nbus|Add0~112COUT1_132 ));
// synopsys translate_off
defparam \inst1|nbus|Add0~110 .cin_used = "true";
defparam \inst1|nbus|Add0~110 .lut_mask = "3c3f";
defparam \inst1|nbus|Add0~110 .operation_mode = "arithmetic";
defparam \inst1|nbus|Add0~110 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~110 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~110 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \inst1|nbus|addr_out[22] (
// Equation(s):
// \inst1|nbus|addr_out [22] = DFFEAS((\inst1|nbus|state [0] & ((\inst1|nbus|state [1] & (\inst1|nbus|Add0~110_combout )) # (!\inst1|nbus|state [1] & ((\N64_AD~9 ))))) # (!\inst1|nbus|state [0] & (((\inst1|nbus|Add0~110_combout )))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [0]),
	.datab(\inst1|nbus|state [1]),
	.datac(\inst1|nbus|Add0~110_combout ),
	.datad(\N64_AD~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[22] .lut_mask = "f2d0";
defparam \inst1|nbus|addr_out[22] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[22] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[22] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[22] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \inst1|nbus|Add0~105 (
// Equation(s):
// \inst1|nbus|Add0~105_combout  = (((!\inst1|nbus|Add0~2  & \inst1|nbus|Add0~112 ) # (\inst1|nbus|Add0~2  & \inst1|nbus|Add0~112COUT1_132 ) $ (!\inst1|nbus|addr_out [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|nbus|addr_out [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|nbus|Add0~2 ),
	.cin0(\inst1|nbus|Add0~112 ),
	.cin1(\inst1|nbus|Add0~112COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|nbus|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|Add0~105 .cin0_used = "true";
defparam \inst1|nbus|Add0~105 .cin1_used = "true";
defparam \inst1|nbus|Add0~105 .cin_used = "true";
defparam \inst1|nbus|Add0~105 .lut_mask = "f00f";
defparam \inst1|nbus|Add0~105 .operation_mode = "normal";
defparam \inst1|nbus|Add0~105 .output_mode = "comb_only";
defparam \inst1|nbus|Add0~105 .register_cascade_mode = "off";
defparam \inst1|nbus|Add0~105 .sum_lutc_input = "cin";
defparam \inst1|nbus|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \inst1|nbus|addr_out[23] (
// Equation(s):
// \inst1|nbus|addr_out [23] = DFFEAS((\inst1|nbus|state [1] & (((\inst1|nbus|Add0~105_combout )))) # (!\inst1|nbus|state [1] & ((\inst1|nbus|state [0] & (\N64_AD~8 )) # (!\inst1|nbus|state [0] & ((\inst1|nbus|Add0~105_combout ))))), GLOBAL(\MCO_clk~combout 
// ), VCC, , \inst1|nbus|addr_out[29]~5 , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|state [1]),
	.datab(\N64_AD~8 ),
	.datac(\inst1|nbus|Add0~105_combout ),
	.datad(\inst1|nbus|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|nbus|addr_out[29]~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|nbus|addr_out [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|nbus|addr_out[23] .lut_mask = "e4f0";
defparam \inst1|nbus|addr_out[23] .operation_mode = "normal";
defparam \inst1|nbus|addr_out[23] .output_mode = "reg_only";
defparam \inst1|nbus|addr_out[23] .register_cascade_mode = "off";
defparam \inst1|nbus|addr_out[23] .sum_lutc_input = "datac";
defparam \inst1|nbus|addr_out[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \inst1|ram_rd_addr[23] (
// Equation(s):
// \inst1|ram_rd_addr [23] = DFFEAS((\inst1|Equal25~2_combout  & (\inst1|data_addr [23])) # (!\inst1|Equal25~2_combout  & (((\inst1|nbus|addr_out [23] & \inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|data_addr [23]),
	.datab(\inst1|nbus|addr_out [23]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[23] .lut_mask = "aac0";
defparam \inst1|ram_rd_addr[23] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[23] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[23] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[23] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \inst1|ram_wr_addr[23] (
// Equation(s):
// \inst1|ram_wr_addr [23] = DFFEAS((\inst1|state [3] & (\inst1|data_addr [23] & (\inst1|Equal12~2_combout  & \inst1|Equal9~0_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data_addr [23]),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[23] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[23] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[23] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[23] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[23] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \inst|haddr_r[23] (
// Equation(s):
// \inst|haddr_r [23] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [23])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [23])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rd_addr [23]),
	.datab(vcc),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[23] .lut_mask = "afa0";
defparam \inst|haddr_r[23] .operation_mode = "normal";
defparam \inst|haddr_r[23] .output_mode = "reg_only";
defparam \inst|haddr_r[23] .register_cascade_mode = "off";
defparam \inst|haddr_r[23] .sum_lutc_input = "datac";
defparam \inst|haddr_r[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \inst|bank_addr[1]~0 (
// Equation(s):
// \inst|bank_addr[1]~0_combout  = (\inst|state [4] & (\inst|haddr_r [23] & (!\inst|state [0] & !\inst|state [2])))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|haddr_r [23]),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bank_addr[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|bank_addr[1]~0 .lut_mask = "0008";
defparam \inst|bank_addr[1]~0 .operation_mode = "normal";
defparam \inst|bank_addr[1]~0 .output_mode = "comb_only";
defparam \inst|bank_addr[1]~0 .register_cascade_mode = "off";
defparam \inst|bank_addr[1]~0 .sum_lutc_input = "datac";
defparam \inst|bank_addr[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \inst1|data_addr[22] (
// Equation(s):
// \inst1|data_addr [22] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|data_addr[23]~7_combout , \inst1|slave_spi|byte_data_recv [6], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|slave_spi|byte_data_recv [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|data_addr[23]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|data_addr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|data_addr[22] .lut_mask = "0000";
defparam \inst1|data_addr[22] .operation_mode = "normal";
defparam \inst1|data_addr[22] .output_mode = "reg_only";
defparam \inst1|data_addr[22] .register_cascade_mode = "off";
defparam \inst1|data_addr[22] .sum_lutc_input = "datac";
defparam \inst1|data_addr[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \inst1|ram_rd_addr[22] (
// Equation(s):
// \inst1|ram_rd_addr [22] = DFFEAS((\inst1|Equal25~2_combout  & (((\inst1|data_addr [22])))) # (!\inst1|Equal25~2_combout  & (\inst1|nbus|addr_out [22] & ((\inst1|Equal12~3_combout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|Selector99~3_combout , , , , 
// )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|nbus|addr_out [22]),
	.datab(\inst1|data_addr [22]),
	.datac(\inst1|Equal12~3_combout ),
	.datad(\inst1|Equal25~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|Selector99~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_rd_addr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_rd_addr[22] .lut_mask = "cca0";
defparam \inst1|ram_rd_addr[22] .operation_mode = "normal";
defparam \inst1|ram_rd_addr[22] .output_mode = "reg_only";
defparam \inst1|ram_rd_addr[22] .register_cascade_mode = "off";
defparam \inst1|ram_rd_addr[22] .sum_lutc_input = "datac";
defparam \inst1|ram_rd_addr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \inst1|ram_wr_addr[22] (
// Equation(s):
// \inst1|ram_wr_addr [22] = DFFEAS((\inst1|state [3] & (\inst1|Equal9~0_combout  & (\inst1|data_addr [22] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data_addr [22]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_addr [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_addr[22] .lut_mask = "8000";
defparam \inst1|ram_wr_addr[22] .operation_mode = "normal";
defparam \inst1|ram_wr_addr[22] .output_mode = "reg_only";
defparam \inst1|ram_wr_addr[22] .register_cascade_mode = "off";
defparam \inst1|ram_wr_addr[22] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_addr[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \inst|haddr_r[22] (
// Equation(s):
// \inst|haddr_r [22] = DFFEAS(((\inst1|ram_rd_enable~regout  & (\inst1|ram_rd_addr [22])) # (!\inst1|ram_rd_enable~regout  & ((\inst1|ram_wr_addr [22])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|haddr_r[9]~0_combout , , , !\inst1|ram_rst~regout , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rd_addr [22]),
	.datac(\inst1|ram_rd_enable~regout ),
	.datad(\inst1|ram_wr_addr [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\inst1|ram_rst~regout ),
	.sload(gnd),
	.ena(\inst|haddr_r[9]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|haddr_r [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|haddr_r[22] .lut_mask = "cfc0";
defparam \inst|haddr_r[22] .operation_mode = "normal";
defparam \inst|haddr_r[22] .output_mode = "reg_only";
defparam \inst|haddr_r[22] .register_cascade_mode = "off";
defparam \inst|haddr_r[22] .sum_lutc_input = "datac";
defparam \inst|haddr_r[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \inst|bank_addr[0]~1 (
// Equation(s):
// \inst|bank_addr[0]~1_combout  = (\inst|state [4] & (\inst|haddr_r [22] & (!\inst|state [0] & !\inst|state [2])))

	.clk(gnd),
	.dataa(\inst|state [4]),
	.datab(\inst|haddr_r [22]),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|bank_addr[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|bank_addr[0]~1 .lut_mask = "0008";
defparam \inst|bank_addr[0]~1 .operation_mode = "normal";
defparam \inst|bank_addr[0]~1 .output_mode = "comb_only";
defparam \inst|bank_addr[0]~1 .register_cascade_mode = "off";
defparam \inst|bank_addr[0]~1 .sum_lutc_input = "datac";
defparam \inst|bank_addr[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \inst1|ram_wr_data[15] (
// Equation(s):
// \inst1|ram_wr_data [15] = DFFEAS(((\inst1|data [15]) # ((!\inst1|Equal12~2_combout ) # (!\inst1|Equal9~0_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [15]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[15] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[15] .operation_mode = "normal";
defparam \inst1|ram_wr_data[15] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[15] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[15] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \inst|wr_data_r~1 (
// Equation(s):
// \inst|wr_data_r~1_combout  = (((\inst1|ram_wr_enable~regout ) # (!\inst1|ram_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|wr_data_r~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r~1 .lut_mask = "ff0f";
defparam \inst|wr_data_r~1 .operation_mode = "normal";
defparam \inst|wr_data_r~1 .output_mode = "comb_only";
defparam \inst|wr_data_r~1 .register_cascade_mode = "off";
defparam \inst|wr_data_r~1 .sum_lutc_input = "datac";
defparam \inst|wr_data_r~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \inst|wr_data_r[15] (
// Equation(s):
// \inst|wr_data_r [15] = DFFEAS((((\inst1|ram_wr_data [15] & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_wr_data [15]),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[15] .lut_mask = "f000";
defparam \inst|wr_data_r[15] .operation_mode = "normal";
defparam \inst|wr_data_r[15] .output_mode = "reg_only";
defparam \inst|wr_data_r[15] .register_cascade_mode = "off";
defparam \inst|wr_data_r[15] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = ((\inst|state [3] & (\inst|state [1] & \inst|Equal1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|state [3]),
	.datac(\inst|state [1]),
	.datad(\inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = "c000";
defparam \inst|Equal1~1 .operation_mode = "normal";
defparam \inst|Equal1~1 .output_mode = "comb_only";
defparam \inst|Equal1~1 .register_cascade_mode = "off";
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
defparam \inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \inst1|ram_wr_data[14] (
// Equation(s):
// \inst1|ram_wr_data [14] = DFFEAS(((\inst1|data [14]) # ((!\inst1|Equal12~2_combout ) # (!\inst1|Equal9~0_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [14]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[14] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[14] .operation_mode = "normal";
defparam \inst1|ram_wr_data[14] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[14] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[14] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \inst|wr_data_r[14] (
// Equation(s):
// \inst|wr_data_r [14] = DFFEAS((\inst1|ram_wr_data [14] & (((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_data [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[14] .lut_mask = "aa00";
defparam \inst|wr_data_r[14] .operation_mode = "normal";
defparam \inst|wr_data_r[14] .output_mode = "reg_only";
defparam \inst|wr_data_r[14] .register_cascade_mode = "off";
defparam \inst|wr_data_r[14] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \inst1|ram_wr_data[13] (
// Equation(s):
// \inst1|ram_wr_data [13] = DFFEAS((\inst1|state [3] & (\inst1|data [13] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [13]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[13] .lut_mask = "8000";
defparam \inst1|ram_wr_data[13] .operation_mode = "normal";
defparam \inst1|ram_wr_data[13] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[13] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[13] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \inst|wr_data_r[13] (
// Equation(s):
// \inst|wr_data_r [13] = DFFEAS((\inst1|ram_rst~regout  & (((\inst1|ram_wr_data [13])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|ram_wr_data [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[13] .lut_mask = "aa00";
defparam \inst|wr_data_r[13] .operation_mode = "normal";
defparam \inst|wr_data_r[13] .output_mode = "reg_only";
defparam \inst|wr_data_r[13] .register_cascade_mode = "off";
defparam \inst|wr_data_r[13] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \inst1|ram_wr_data[12] (
// Equation(s):
// \inst1|ram_wr_data [12] = DFFEAS(((\inst1|data [12]) # ((!\inst1|Equal9~0_combout ) # (!\inst1|Equal12~2_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [12]),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[12] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[12] .operation_mode = "normal";
defparam \inst1|ram_wr_data[12] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[12] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[12] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \inst|wr_data_r[12] (
// Equation(s):
// \inst|wr_data_r [12] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [12]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[12] .lut_mask = "f000";
defparam \inst|wr_data_r[12] .operation_mode = "normal";
defparam \inst|wr_data_r[12] .output_mode = "reg_only";
defparam \inst|wr_data_r[12] .register_cascade_mode = "off";
defparam \inst|wr_data_r[12] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \inst1|ram_wr_data[11] (
// Equation(s):
// \inst1|ram_wr_data [11] = DFFEAS(((\inst1|data [11]) # ((!\inst1|Equal9~0_combout ) # (!\inst1|Equal12~2_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [11]),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[11] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[11] .operation_mode = "normal";
defparam \inst1|ram_wr_data[11] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[11] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[11] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \inst|wr_data_r[11] (
// Equation(s):
// \inst|wr_data_r [11] = DFFEAS((\inst1|ram_wr_data [11] & (((\inst1|ram_rst~regout )))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_wr_data [11]),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[11] .lut_mask = "a0a0";
defparam \inst|wr_data_r[11] .operation_mode = "normal";
defparam \inst|wr_data_r[11] .output_mode = "reg_only";
defparam \inst|wr_data_r[11] .register_cascade_mode = "off";
defparam \inst|wr_data_r[11] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \inst1|ram_wr_data[10] (
// Equation(s):
// \inst1|ram_wr_data [10] = DFFEAS((((\inst1|data [10]) # (!\inst1|Equal9~0_combout )) # (!\inst1|state [3])) # (!\inst1|Equal12~2_combout ), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal12~2_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|data [10]),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[10] .lut_mask = "f7ff";
defparam \inst1|ram_wr_data[10] .operation_mode = "normal";
defparam \inst1|ram_wr_data[10] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[10] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[10] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \inst|wr_data_r[10] (
// Equation(s):
// \inst|wr_data_r [10] = DFFEAS(((\inst1|ram_wr_data [10] & (\inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_data [10]),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[10] .lut_mask = "c0c0";
defparam \inst|wr_data_r[10] .operation_mode = "normal";
defparam \inst|wr_data_r[10] .output_mode = "reg_only";
defparam \inst|wr_data_r[10] .register_cascade_mode = "off";
defparam \inst|wr_data_r[10] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \inst1|ram_wr_data[9] (
// Equation(s):
// \inst1|ram_wr_data [9] = DFFEAS((((\inst1|data [9]) # (!\inst1|Equal9~0_combout )) # (!\inst1|state [3])) # (!\inst1|Equal12~2_combout ), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal12~2_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|data [9]),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[9] .lut_mask = "f7ff";
defparam \inst1|ram_wr_data[9] .operation_mode = "normal";
defparam \inst1|ram_wr_data[9] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[9] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[9] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \inst|wr_data_r[9] (
// Equation(s):
// \inst|wr_data_r [9] = DFFEAS((\inst1|ram_rst~regout  & (((\inst1|ram_wr_data [9])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|ram_rst~regout ),
	.datab(vcc),
	.datac(\inst1|ram_wr_data [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[9] .lut_mask = "a0a0";
defparam \inst|wr_data_r[9] .operation_mode = "normal";
defparam \inst|wr_data_r[9] .output_mode = "reg_only";
defparam \inst|wr_data_r[9] .register_cascade_mode = "off";
defparam \inst|wr_data_r[9] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \inst1|ram_wr_data[8] (
// Equation(s):
// \inst1|ram_wr_data [8] = DFFEAS((\inst1|state [3] & (\inst1|data [8] & (\inst1|Equal12~2_combout  & \inst1|Equal9~0_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [8]),
	.datac(\inst1|Equal12~2_combout ),
	.datad(\inst1|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[8] .lut_mask = "8000";
defparam \inst1|ram_wr_data[8] .operation_mode = "normal";
defparam \inst1|ram_wr_data[8] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[8] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[8] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxii_lcell \inst|wr_data_r[8] (
// Equation(s):
// \inst|wr_data_r [8] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [8]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[8] .lut_mask = "f000";
defparam \inst|wr_data_r[8] .operation_mode = "normal";
defparam \inst|wr_data_r[8] .output_mode = "reg_only";
defparam \inst|wr_data_r[8] .register_cascade_mode = "off";
defparam \inst|wr_data_r[8] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \inst1|ram_wr_data[7] (
// Equation(s):
// \inst1|ram_wr_data [7] = DFFEAS(((\inst1|data [7]) # ((!\inst1|Equal12~2_combout ) # (!\inst1|Equal9~0_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [7]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[7] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[7] .operation_mode = "normal";
defparam \inst1|ram_wr_data[7] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[7] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[7] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \inst|wr_data_r[7] (
// Equation(s):
// \inst|wr_data_r [7] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [7]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[7] .lut_mask = "f000";
defparam \inst|wr_data_r[7] .operation_mode = "normal";
defparam \inst|wr_data_r[7] .output_mode = "reg_only";
defparam \inst|wr_data_r[7] .register_cascade_mode = "off";
defparam \inst|wr_data_r[7] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \inst1|ram_wr_data[6] (
// Equation(s):
// \inst1|ram_wr_data [6] = DFFEAS((\inst1|Equal9~0_combout  & (\inst1|state [3] & (\inst1|data [6] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal9~0_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|data [6]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[6] .lut_mask = "8000";
defparam \inst1|ram_wr_data[6] .operation_mode = "normal";
defparam \inst1|ram_wr_data[6] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[6] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[6] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \inst|wr_data_r[6] (
// Equation(s):
// \inst|wr_data_r [6] = DFFEAS((((\inst1|ram_wr_data [6] & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_wr_data [6]),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[6] .lut_mask = "f000";
defparam \inst|wr_data_r[6] .operation_mode = "normal";
defparam \inst|wr_data_r[6] .output_mode = "reg_only";
defparam \inst|wr_data_r[6] .register_cascade_mode = "off";
defparam \inst|wr_data_r[6] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \inst1|ram_wr_data[5] (
// Equation(s):
// \inst1|ram_wr_data [5] = DFFEAS(((\inst1|data [5]) # ((!\inst1|Equal12~2_combout ) # (!\inst1|Equal9~0_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [5]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[5] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[5] .operation_mode = "normal";
defparam \inst1|ram_wr_data[5] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[5] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[5] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \inst|wr_data_r[5] (
// Equation(s):
// \inst|wr_data_r [5] = DFFEAS(((\inst1|ram_rst~regout  & ((\inst1|ram_wr_data [5])))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_rst~regout ),
	.datac(vcc),
	.datad(\inst1|ram_wr_data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[5] .lut_mask = "cc00";
defparam \inst|wr_data_r[5] .operation_mode = "normal";
defparam \inst|wr_data_r[5] .output_mode = "reg_only";
defparam \inst|wr_data_r[5] .register_cascade_mode = "off";
defparam \inst|wr_data_r[5] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \inst1|ram_wr_data[4] (
// Equation(s):
// \inst1|ram_wr_data [4] = DFFEAS((\inst1|Equal9~0_combout  & (\inst1|state [3] & (\inst1|data [4] & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|Equal9~0_combout ),
	.datab(\inst1|state [3]),
	.datac(\inst1|data [4]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[4] .lut_mask = "8000";
defparam \inst1|ram_wr_data[4] .operation_mode = "normal";
defparam \inst1|ram_wr_data[4] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[4] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[4] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \inst|wr_data_r[4] (
// Equation(s):
// \inst|wr_data_r [4] = DFFEAS((((\inst1|ram_wr_data [4] & \inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_wr_data [4]),
	.datad(\inst1|ram_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[4] .lut_mask = "f000";
defparam \inst|wr_data_r[4] .operation_mode = "normal";
defparam \inst|wr_data_r[4] .output_mode = "reg_only";
defparam \inst|wr_data_r[4] .register_cascade_mode = "off";
defparam \inst|wr_data_r[4] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \inst1|ram_wr_data[3] (
// Equation(s):
// \inst1|ram_wr_data [3] = DFFEAS(((\inst1|data [3]) # ((!\inst1|Equal12~2_combout ) # (!\inst1|Equal9~0_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [3]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[3] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[3] .operation_mode = "normal";
defparam \inst1|ram_wr_data[3] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[3] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[3] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \inst|wr_data_r[3] (
// Equation(s):
// \inst|wr_data_r [3] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [3]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[3] .lut_mask = "f000";
defparam \inst|wr_data_r[3] .operation_mode = "normal";
defparam \inst|wr_data_r[3] .output_mode = "reg_only";
defparam \inst|wr_data_r[3] .register_cascade_mode = "off";
defparam \inst|wr_data_r[3] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \inst1|ram_wr_data[2] (
// Equation(s):
// \inst1|ram_wr_data [2] = DFFEAS(((\inst1|data [2]) # ((!\inst1|Equal12~2_combout ) # (!\inst1|Equal9~0_combout ))) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [2]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[2] .lut_mask = "dfff";
defparam \inst1|ram_wr_data[2] .operation_mode = "normal";
defparam \inst1|ram_wr_data[2] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[2] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[2] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \inst|wr_data_r[2] (
// Equation(s):
// \inst|wr_data_r [2] = DFFEAS(((\inst1|ram_wr_data [2] & (\inst1|ram_rst~regout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(\inst1|ram_wr_data [2]),
	.datac(\inst1|ram_rst~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[2] .lut_mask = "c0c0";
defparam \inst|wr_data_r[2] .operation_mode = "normal";
defparam \inst|wr_data_r[2] .output_mode = "reg_only";
defparam \inst|wr_data_r[2] .register_cascade_mode = "off";
defparam \inst|wr_data_r[2] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \inst1|ram_wr_data[1] (
// Equation(s):
// \inst1|ram_wr_data [1] = DFFEAS((\inst1|state [3] & (\inst1|data [1] & (\inst1|Equal9~0_combout  & \inst1|Equal12~2_combout ))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|data [1]),
	.datac(\inst1|Equal9~0_combout ),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[1] .lut_mask = "8000";
defparam \inst1|ram_wr_data[1] .operation_mode = "normal";
defparam \inst1|ram_wr_data[1] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[1] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[1] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \inst|wr_data_r[1] (
// Equation(s):
// \inst|wr_data_r [1] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[1] .lut_mask = "f000";
defparam \inst|wr_data_r[1] .operation_mode = "normal";
defparam \inst|wr_data_r[1] .output_mode = "reg_only";
defparam \inst|wr_data_r[1] .register_cascade_mode = "off";
defparam \inst|wr_data_r[1] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \inst1|ram_wr_data[0] (
// Equation(s):
// \inst1|ram_wr_data [0] = DFFEAS((((\inst1|data [0]) # (!\inst1|Equal12~2_combout )) # (!\inst1|Equal9~0_combout )) # (!\inst1|state [3]), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|ram_wr_data[1]~5_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(\inst1|state [3]),
	.datab(\inst1|Equal9~0_combout ),
	.datac(\inst1|data [0]),
	.datad(\inst1|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram_wr_data[1]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ram_wr_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ram_wr_data[0] .lut_mask = "f7ff";
defparam \inst1|ram_wr_data[0] .operation_mode = "normal";
defparam \inst1|ram_wr_data[0] .output_mode = "reg_only";
defparam \inst1|ram_wr_data[0] .register_cascade_mode = "off";
defparam \inst1|ram_wr_data[0] .sum_lutc_input = "datac";
defparam \inst1|ram_wr_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \inst|wr_data_r[0] (
// Equation(s):
// \inst|wr_data_r [0] = DFFEAS((((\inst1|ram_rst~regout  & \inst1|ram_wr_data [0]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst|wr_data_r~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|ram_rst~regout ),
	.datad(\inst1|ram_wr_data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|wr_data_r~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|wr_data_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|wr_data_r[0] .lut_mask = "f000";
defparam \inst|wr_data_r[0] .operation_mode = "normal";
defparam \inst|wr_data_r[0] .output_mode = "reg_only";
defparam \inst|wr_data_r[0] .register_cascade_mode = "off";
defparam \inst|wr_data_r[0] .sum_lutc_input = "datac";
defparam \inst|wr_data_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \inst1|N64_data[15]~1 (
// Equation(s):
// \inst1|N64_data[15]~1_combout  = (!\inst1|state [2] & (!\inst1|state [1] & (\inst1|N64_data[15]~0_combout  & \inst1|Equal6~0_combout )))

	.clk(gnd),
	.dataa(\inst1|state [2]),
	.datab(\inst1|state [1]),
	.datac(\inst1|N64_data[15]~0_combout ),
	.datad(\inst1|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|N64_data[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[15]~1 .lut_mask = "1000";
defparam \inst1|N64_data[15]~1 .operation_mode = "normal";
defparam \inst1|N64_data[15]~1 .output_mode = "comb_only";
defparam \inst1|N64_data[15]~1 .register_cascade_mode = "off";
defparam \inst1|N64_data[15]~1 .sum_lutc_input = "datac";
defparam \inst1|N64_data[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \inst1|N64_data[15] (
// Equation(s):
// \inst1|N64_data [15] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [15], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[15] .lut_mask = "0000";
defparam \inst1|N64_data[15] .operation_mode = "normal";
defparam \inst1|N64_data[15] .output_mode = "reg_only";
defparam \inst1|N64_data[15] .register_cascade_mode = "off";
defparam \inst1|N64_data[15] .sum_lutc_input = "datac";
defparam \inst1|N64_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \inst1|N64_data[14] (
// Equation(s):
// \inst1|N64_data [14] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [14], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[14] .lut_mask = "0000";
defparam \inst1|N64_data[14] .operation_mode = "normal";
defparam \inst1|N64_data[14] .output_mode = "reg_only";
defparam \inst1|N64_data[14] .register_cascade_mode = "off";
defparam \inst1|N64_data[14] .sum_lutc_input = "datac";
defparam \inst1|N64_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \inst1|N64_data[13] (
// Equation(s):
// \inst1|N64_data [13] = DFFEAS((((\inst|rd_data_r [13]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[13] .lut_mask = "ff00";
defparam \inst1|N64_data[13] .operation_mode = "normal";
defparam \inst1|N64_data[13] .output_mode = "reg_only";
defparam \inst1|N64_data[13] .register_cascade_mode = "off";
defparam \inst1|N64_data[13] .sum_lutc_input = "datac";
defparam \inst1|N64_data[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \inst1|N64_data[12] (
// Equation(s):
// \inst1|N64_data [12] = DFFEAS((((\inst|rd_data_r [12]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[12] .lut_mask = "ff00";
defparam \inst1|N64_data[12] .operation_mode = "normal";
defparam \inst1|N64_data[12] .output_mode = "reg_only";
defparam \inst1|N64_data[12] .register_cascade_mode = "off";
defparam \inst1|N64_data[12] .sum_lutc_input = "datac";
defparam \inst1|N64_data[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \inst1|N64_data[11] (
// Equation(s):
// \inst1|N64_data [11] = DFFEAS((((\inst|rd_data_r [11]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[11] .lut_mask = "ff00";
defparam \inst1|N64_data[11] .operation_mode = "normal";
defparam \inst1|N64_data[11] .output_mode = "reg_only";
defparam \inst1|N64_data[11] .register_cascade_mode = "off";
defparam \inst1|N64_data[11] .sum_lutc_input = "datac";
defparam \inst1|N64_data[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \inst1|N64_data[10] (
// Equation(s):
// \inst1|N64_data [10] = DFFEAS((((\inst|rd_data_r [10]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[10] .lut_mask = "ff00";
defparam \inst1|N64_data[10] .operation_mode = "normal";
defparam \inst1|N64_data[10] .output_mode = "reg_only";
defparam \inst1|N64_data[10] .register_cascade_mode = "off";
defparam \inst1|N64_data[10] .sum_lutc_input = "datac";
defparam \inst1|N64_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \inst1|N64_data[9] (
// Equation(s):
// \inst1|N64_data [9] = DFFEAS((((\inst|rd_data_r [9]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[9] .lut_mask = "ff00";
defparam \inst1|N64_data[9] .operation_mode = "normal";
defparam \inst1|N64_data[9] .output_mode = "reg_only";
defparam \inst1|N64_data[9] .register_cascade_mode = "off";
defparam \inst1|N64_data[9] .sum_lutc_input = "datac";
defparam \inst1|N64_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \inst1|N64_data[8] (
// Equation(s):
// \inst1|N64_data [8] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [8], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[8] .lut_mask = "0000";
defparam \inst1|N64_data[8] .operation_mode = "normal";
defparam \inst1|N64_data[8] .output_mode = "reg_only";
defparam \inst1|N64_data[8] .register_cascade_mode = "off";
defparam \inst1|N64_data[8] .sum_lutc_input = "datac";
defparam \inst1|N64_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \inst1|N64_data[7] (
// Equation(s):
// \inst1|N64_data [7] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [7], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[7] .lut_mask = "0000";
defparam \inst1|N64_data[7] .operation_mode = "normal";
defparam \inst1|N64_data[7] .output_mode = "reg_only";
defparam \inst1|N64_data[7] .register_cascade_mode = "off";
defparam \inst1|N64_data[7] .sum_lutc_input = "datac";
defparam \inst1|N64_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \inst1|N64_data[6] (
// Equation(s):
// \inst1|N64_data [6] = DFFEAS((((\inst|rd_data_r [6]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[6] .lut_mask = "ff00";
defparam \inst1|N64_data[6] .operation_mode = "normal";
defparam \inst1|N64_data[6] .output_mode = "reg_only";
defparam \inst1|N64_data[6] .register_cascade_mode = "off";
defparam \inst1|N64_data[6] .sum_lutc_input = "datac";
defparam \inst1|N64_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \inst1|N64_data[5] (
// Equation(s):
// \inst1|N64_data [5] = DFFEAS((((\inst|rd_data_r [5]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[5] .lut_mask = "ff00";
defparam \inst1|N64_data[5] .operation_mode = "normal";
defparam \inst1|N64_data[5] .output_mode = "reg_only";
defparam \inst1|N64_data[5] .register_cascade_mode = "off";
defparam \inst1|N64_data[5] .sum_lutc_input = "datac";
defparam \inst1|N64_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \inst1|N64_data[4] (
// Equation(s):
// \inst1|N64_data [4] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [4], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[4] .lut_mask = "0000";
defparam \inst1|N64_data[4] .operation_mode = "normal";
defparam \inst1|N64_data[4] .output_mode = "reg_only";
defparam \inst1|N64_data[4] .register_cascade_mode = "off";
defparam \inst1|N64_data[4] .sum_lutc_input = "datac";
defparam \inst1|N64_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \inst1|N64_data[3] (
// Equation(s):
// \inst1|N64_data [3] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [3], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[3] .lut_mask = "0000";
defparam \inst1|N64_data[3] .operation_mode = "normal";
defparam \inst1|N64_data[3] .output_mode = "reg_only";
defparam \inst1|N64_data[3] .register_cascade_mode = "off";
defparam \inst1|N64_data[3] .sum_lutc_input = "datac";
defparam \inst1|N64_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \inst1|N64_data[2] (
// Equation(s):
// \inst1|N64_data [2] = DFFEAS((((\inst|rd_data_r [2]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[2] .lut_mask = "ff00";
defparam \inst1|N64_data[2] .operation_mode = "normal";
defparam \inst1|N64_data[2] .output_mode = "reg_only";
defparam \inst1|N64_data[2] .register_cascade_mode = "off";
defparam \inst1|N64_data[2] .sum_lutc_input = "datac";
defparam \inst1|N64_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \inst1|N64_data[1] (
// Equation(s):
// \inst1|N64_data [1] = DFFEAS((((\inst|rd_data_r [1]))), GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , , , , )

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|rd_data_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[1] .lut_mask = "ff00";
defparam \inst1|N64_data[1] .operation_mode = "normal";
defparam \inst1|N64_data[1] .output_mode = "reg_only";
defparam \inst1|N64_data[1] .register_cascade_mode = "off";
defparam \inst1|N64_data[1] .sum_lutc_input = "datac";
defparam \inst1|N64_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \inst1|N64_data[0] (
// Equation(s):
// \inst1|N64_data [0] = DFFEAS(GND, GLOBAL(\MCO_clk~combout ), VCC, , \inst1|N64_data[15]~1_combout , \inst|rd_data_r [0], , , VCC)

	.clk(\MCO_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|rd_data_r [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|N64_data[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|N64_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|N64_data[0] .lut_mask = "0000";
defparam \inst1|N64_data[0] .operation_mode = "normal";
defparam \inst1|N64_data[0] .output_mode = "reg_only";
defparam \inst1|N64_data[0] .register_cascade_mode = "off";
defparam \inst1|N64_data[0] .sum_lutc_input = "datac";
defparam \inst1|N64_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \MISO~I (
	.datain(\inst1|slave_spi|byte_data_sent [7]),
	.oe(vcc),
	.combout(),
	.padio(MISO));
// synopsys translate_off
defparam \MISO~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \N64_WRITE~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(N64_WRITE));
// synopsys translate_off
defparam \N64_WRITE~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_clk_enable~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(RAM_clk_enable));
// synopsys translate_off
defparam \RAM_clk_enable~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_cs~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(RAM_cs));
// synopsys translate_off
defparam \RAM_cs~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_ras~I (
	.datain(\inst|command [5]),
	.oe(vcc),
	.combout(),
	.padio(RAM_ras));
// synopsys translate_off
defparam \RAM_ras~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_cas~I (
	.datain(\inst|command [4]),
	.oe(vcc),
	.combout(),
	.padio(RAM_cas));
// synopsys translate_off
defparam \RAM_cas~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_we~I (
	.datain(\inst|command [3]),
	.oe(vcc),
	.combout(),
	.padio(RAM_we));
// synopsys translate_off
defparam \RAM_we~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_mask_low~I (
	.datain(!\inst|state [4]),
	.oe(vcc),
	.combout(),
	.padio(RAM_mask_low));
// synopsys translate_off
defparam \RAM_mask_low~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_mask_high~I (
	.datain(!\inst|state [4]),
	.oe(vcc),
	.combout(),
	.padio(RAM_mask_high));
// synopsys translate_off
defparam \RAM_mask_high~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_clk~I (
	.datain(\MCO_clk~combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_clk));
// synopsys translate_off
defparam \RAM_clk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\inst1|led_out~regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[12]~I (
	.datain(\inst|addr[12]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[12]));
// synopsys translate_off
defparam \RAM_addr[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[11]~I (
	.datain(\inst|addr[11]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[11]));
// synopsys translate_off
defparam \RAM_addr[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[10]~I (
	.datain(\inst|addr[10]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[10]));
// synopsys translate_off
defparam \RAM_addr[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[9]~I (
	.datain(\inst|addr[9]~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[9]));
// synopsys translate_off
defparam \RAM_addr[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[8]~I (
	.datain(\inst|addr[8]~11_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[8]));
// synopsys translate_off
defparam \RAM_addr[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[7]~I (
	.datain(\inst|addr[7]~13_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[7]));
// synopsys translate_off
defparam \RAM_addr[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[6]~I (
	.datain(\inst|addr[6]~15_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[6]));
// synopsys translate_off
defparam \RAM_addr[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[5]~I (
	.datain(\inst|addr[5]~17_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[5]));
// synopsys translate_off
defparam \RAM_addr[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[4]~I (
	.datain(\inst|addr[4]~19_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[4]));
// synopsys translate_off
defparam \RAM_addr[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[3]~I (
	.datain(\inst|addr[3]~21_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[3]));
// synopsys translate_off
defparam \RAM_addr[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[2]~I (
	.datain(\inst|addr[2]~23_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[2]));
// synopsys translate_off
defparam \RAM_addr[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[1]~I (
	.datain(\inst|addr[1]~25_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[1]));
// synopsys translate_off
defparam \RAM_addr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_addr[0]~I (
	.datain(\inst|addr[0]~27_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_addr[0]));
// synopsys translate_off
defparam \RAM_addr[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_bank[1]~I (
	.datain(\inst|bank_addr[1]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_bank[1]));
// synopsys translate_off
defparam \RAM_bank[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RAM_bank[0]~I (
	.datain(\inst|bank_addr[0]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(RAM_bank[0]));
// synopsys translate_off
defparam \RAM_bank[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
