<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Contiki 2.5: XgSmscRegs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 2.5</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">XgSmscRegs</div>  </div>
</div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8135de81634bb00d6e0a46508c5e869b"></a><!-- doxytag: member="xgSmscRegs::NIC_BSR" ref="ga8135de81634bb00d6e0a46508c5e869b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga8135de81634bb00d6e0a46508c5e869b">NIC_BSR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0E)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank select register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f18f62b88738ffc3ba9b9e2e23c013f"></a><!-- doxytag: member="xgSmscRegs::NIC_TCR" ref="ga2f18f62b88738ffc3ba9b9e2e23c013f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Transmit control register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad98d4800549ae386c83c3dbd184c1d87">TCR_SWFDUP</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab7f29a063a80d1d605cc99e1bf447733">TCR_EPH_LOOP</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga04fc038813dba6218c3c5c2621240aca">TCR_STP_SQET</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaa4cb5e890f38e345e5b8a5f3203b59a2">TCR_FDUPLX</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gac896de7e5759d9338cbf5bf91072e447">TCR_MON_CSN</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga457efb83f6d31ef287c266dd471c319f">TCR_NOCRC</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga6574dc67437c4d998cc53d20fb7aa610">TCR_PAD_EN</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaac3a3f01eba958eb02111056171c5450">TCR_FORCOL</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga1fd87fc34f735108b13c567ddd4969f9">TCR_LOOP</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga70cbe788dc6cdec70f11aecb39299f05">TCR_TXENA</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2755754af23960784053117f8f63d7aa"></a><!-- doxytag: member="xgSmscRegs::NIC_EPHSR" ref="ga2755754af23960784053117f8f63d7aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga2755754af23960784053117f8f63d7aa">NIC_EPHSR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - EPH status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga399984b5595ada9ad1447a0d21d41bcf"></a><!-- doxytag: member="xgSmscRegs::NIC_RCR" ref="ga399984b5595ada9ad1447a0d21d41bcf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Receive control register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5b7615518c6a0e104734d0dd37e83695">RCR_SOFT_RST</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaacacd6a7ccc08eee439bd2d6dd8cfd53">RCR_FILT_CAR</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga2681c3c9817cc3bb7d4b50333df3cef6">RCR_ABORT_ENB</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga0d4854c4af8dd791ee56c5423687efa5">RCR_STRIP_CRC</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gabee844d20800e872c0dfa9711f862584">RCR_RXEN</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga0e2d0c841bc74ea3276219f5849ac826">RCR_ALMUL</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5d43411caaad62a9ed1efb13662ba6ce">RCR_PRMS</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad3c5c9321be2d9145a8b5c9bb5eea0ef">RCR_RX_ABORT</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fd0f3a04213e35becf86575393c00c1"></a><!-- doxytag: member="xgSmscRegs::NIC_ECR" ref="ga7fd0f3a04213e35becf86575393c00c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga7fd0f3a04213e35becf86575393c00c1">NIC_ECR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x06)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Counter register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5bb3cd862c59f37e1c6190968fefb8d"></a><!-- doxytag: member="xgSmscRegs::NIC_MIR" ref="gab5bb3cd862c59f37e1c6190968fefb8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab5bb3cd862c59f37e1c6190968fefb8d">NIC_MIR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Memory information register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81be8ef9d21112ab8690685951aa2a34"></a><!-- doxytag: member="xgSmscRegs::NIC_RPCR" ref="ga81be8ef9d21112ab8690685951aa2a34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 - Receive / PHY control register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaf71c398b0a6c86c106189e55daadb062">RPCR_SPEED</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga0722f753ddbec20ca99a92724b2b9fa7">RPCR_DPLX</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gac0ea63143075f4d522b84aaf9cb67dc3">RPCR_ANEG</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga3d0cf2af5eb92d0253c87a30bbb2a2d3">RPCR_LEDA_PAT</a>&#160;&#160;&#160;0x0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga4d4498f598fcf2ecc7e0108da4a118ab">RPCR_LEDB_PAT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga129bb85bb8ee50f0e9e2c302a2219eb5"></a><!-- doxytag: member="xgSmscRegs::NIC_CR" ref="ga129bb85bb8ee50f0e9e2c302a2219eb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Configuration register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga1b22dd51c705b8edd39cfdfe22be1123">CR_EPH_EN</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15d73743b53a0018a1290dc7eb7c1873"></a><!-- doxytag: member="xgSmscRegs::NIC_BAR" ref="ga15d73743b53a0018a1290dc7eb7c1873" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga15d73743b53a0018a1290dc7eb7c1873">NIC_BAR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Base address register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga408a68732b34c97ec940a86b5c67f949"></a><!-- doxytag: member="xgSmscRegs::NIC_IAR" ref="ga408a68732b34c97ec940a86b5c67f949" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga408a68732b34c97ec940a86b5c67f949">NIC_IAR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Individual address register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeffec84b4e5a61338170fa71d0dc626b"></a><!-- doxytag: member="xgSmscRegs::NIC_GPR" ref="gaeffec84b4e5a61338170fa71d0dc626b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaeffec84b4e5a61338170fa71d0dc626b">NIC_GPR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - General purpose register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1a720c011c366dc6349fcc801cd0c15"></a><!-- doxytag: member="xgSmscRegs::NIC_CTR" ref="gaa1a720c011c366dc6349fcc801cd0c15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 - Control register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gae9120857423f059672591d9a7624dc0b">CTR_RCV_BAD</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaa19d7fa501b8009cef51f0f0d1b77fce">CTR_AUTO_RELEASE</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6d667cd46973f4d4c1ee7b29d8b4df3"></a><!-- doxytag: member="xgSmscRegs::NIC_MMUCR" ref="gad6d667cd46973f4d4c1ee7b29d8b4df3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad6d667cd46973f4d4c1ee7b29d8b4df3">NIC_MMUCR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - MMU command register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gae92f9283cd02a4e221b861b4b93ec5ef">NIC_PNR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="#gae92f9283cd02a4e221b861b4b93ec5ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga005f70c46238a75fb4497d1532903fb6">NIC_ARR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x03)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="#ga005f70c46238a75fb4497d1532903fb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7775df5add4c9ca1caba74d66c64b304"></a><!-- doxytag: member="xgSmscRegs::NIC_FIFO" ref="ga7775df5add4c9ca1caba74d66c64b304" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga7775df5add4c9ca1caba74d66c64b304">NIC_FIFO</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x04)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - FIFO ports register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5da2b164ba29f7dd1aae6162d9a26bb2"></a><!-- doxytag: member="xgSmscRegs::NIC_PTR" ref="ga5da2b164ba29f7dd1aae6162d9a26bb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5da2b164ba29f7dd1aae6162d9a26bb2">NIC_PTR</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x06)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Pointer register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada865c4c75b3ec544959aaa75cceefd6"></a><!-- doxytag: member="xgSmscRegs::NIC_DATA" ref="gada865c4c75b3ec544959aaa75cceefd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gada865c4c75b3ec544959aaa75cceefd6">NIC_DATA</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Data register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba01f04fa8b7f39fcfe4aee08c1aaebd"></a><!-- doxytag: member="xgSmscRegs::NIC_IST" ref="gaba01f04fa8b7f39fcfe4aee08c1aaebd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaba01f04fa8b7f39fcfe4aee08c1aaebd">NIC_IST</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6af0da5014638723f8c5f25630d4db2c"></a><!-- doxytag: member="xgSmscRegs::NIC_ACK" ref="ga6af0da5014638723f8c5f25630d4db2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga6af0da5014638723f8c5f25630d4db2c">NIC_ACK</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7b5851f3b4745ff0407bb65aca93aee"></a><!-- doxytag: member="xgSmscRegs::NIC_MSK" ref="gab7b5851f3b4745ff0407bb65aca93aee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab7b5851f3b4745ff0407bb65aca93aee">NIC_MSK</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0D)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 2 - Interrupt mask register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gafed78059c6e39a007cf4940696e9cd7b">INT_MD</a>&#160;&#160;&#160;0x80</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gac36dc116017eeca132be6ea89e711be4">INT_ERCV</a>&#160;&#160;&#160;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5609a349fbbf3035048dd649fd336e81">INT_EPH</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gadf5fe3fff6994e148bbede95a038d28e">INT_RX_OVRN</a>&#160;&#160;&#160;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad116a81950d7ea71fe42994897f83fa3">INT_ALLOC</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga2dcfc8f35d610b530622a55fa8ce61b3">INT_TX_EMPTY</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gae4b980b956c3a627cbc50deaa33efb0d">INT_TX</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga60623409b6ea6f576aac8e6df84a6339">INT_RCV</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49a6ee2376a1db33c93bdbcd7f7e01b5"></a><!-- doxytag: member="xgSmscRegs::NIC_MT" ref="ga49a6ee2376a1db33c93bdbcd7f7e01b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga49a6ee2376a1db33c93bdbcd7f7e01b5">NIC_MT</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x00)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Multicast table register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f0485ea74d10b95b8a8df3781ca42e8"></a><!-- doxytag: member="xgSmscRegs::NIC_MGMT" ref="ga6f0485ea74d10b95b8a8df3781ca42e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x08)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Management interface register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga84c7bcd640bb5046a1a3f46410ea6fe1">MGMT_MDOE</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga023244558171000e35a8419e20612b23">MGMT_MCLK</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga04cdfae01489969eb9b60c79dd79fec0">MGMT_MDI</a>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab297d570e3440b034825f3516a60337c">MGMT_MDO</a>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf9342af59df5b2931daf925430cba4b"></a><!-- doxytag: member="xgSmscRegs::NIC_REV" ref="gadf9342af59df5b2931daf925430cba4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gadf9342af59df5b2931daf925430cba4b">NIC_REV</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0A)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Revision register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf651b09fdffad406e5ee700f984b658b"></a><!-- doxytag: member="xgSmscRegs::NIC_ERCV" ref="gaf651b09fdffad406e5ee700f984b658b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaf651b09fdffad406e5ee700f984b658b">NIC_ERCV</a>&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x0C)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 3 - Early RCV register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e16b5340e5ceebcb894a949f424b4a2"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYCR" ref="ga0e16b5340e5ceebcb894a949f424b4a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY control register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga713a44f91049947e287ebffab15ce6ea">PHYCR_RST</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga7750be08aa05029b4f18f2c073c4ce49">PHYCR_LPBK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga62c0ca710691ae862993e9a889b5b38d">PHYCR_SPEED</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga48e70a5eda5ae872513c95c000b1cf6f">PHYCR_ANEG_EN</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gafee141243e28bbed8220d2255ab2ed2c">PHYCR_PDN</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaabb47a174cca60f20cb65c659c8cb253">PHYCR_MII_DIS</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga1fc39d0ac23f1ee5e80ee31b2ba51451">PHYCR_ANEG_RST</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5a8696371cf1548b8ad33947d5b507b5">PHYCR_DPLX</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga8cedf47054f36c30138106162b244507">PHYCR_COLST</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82b4eb50a2ef27ff5c187029afc6b7e0"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYSR" ref="ga82b4eb50a2ef27ff5c187029afc6b7e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY status register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga0d898b82e58499a5617cfb40f6434e68">PHYSR_CAP_T4</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga162d4ef8651ae7b998af716946891a10">PHYSR_CAP_TXF</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gafa519a840cac7411c45b82715855deab">PHYSR_CAP_TXH</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga4607f3c8eda8ccc4f6ca29970ca9071c">PHYSR_CAP_TF</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad93a192293cbfedd3f6ad08bc7cc87e3">PHYSR_CAP_TH</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab2b4183de906fb85e1952498a04b73ae">PHYSR_CAP_SUPR</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga4dbd0d4820c2e33b078ac042a16386bd">PHYSR_ANEG_ACK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga4d151bf73827c45e0edd1c67d2f8457e">PHYSR_REM_FLT</a>&#160;&#160;&#160;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaeb190ad756001fa6186f95900d4b9c6e">PHYSR_CAP_ANEG</a>&#160;&#160;&#160;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gafb681d9222c90cb468f9317ac2315ce3">PHYSR_LINK</a>&#160;&#160;&#160;0x0004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gadf264e5480c2d09b4a928b14078c2ce9">PHYSR_JAB</a>&#160;&#160;&#160;0x0002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga869918c57188e6b029daa2077485c869">PHYSR_EXREG</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40133b9f2c61490c7673f5004f119226"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYID1" ref="ga40133b9f2c61490c7673f5004f119226" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga40133b9f2c61490c7673f5004f119226">NIC_PHYID1</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY identifier register 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5519be6a902fd2de6fb8845ecef5379f"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYID2" ref="ga5519be6a902fd2de6fb8845ecef5379f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5519be6a902fd2de6fb8845ecef5379f">NIC_PHYID2</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY identifier register 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5a35766021d212be1fb12a3ae14d71e"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYANAD" ref="gaf5a35766021d212be1fb12a3ae14d71e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY auto-negotiation advertisement register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga8980cb38c298678e12bbd3d92548b312">PHYANAD_NP</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1">PHYANAD_ACK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga98901ca0258f5309f941902c8b94bb07">PHYANAD_RF</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga6792568c31027d7eec52c7f98ab5fd90">PHYANAD_T4</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad7f6da725b9304a6e2e34f01437cdb19">PHYANAD_TX_FDX</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gacd257a4f5db610284162ef9471105e9e">PHYANAD_TX_HDX</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga2925eb0f6d2845a8597d76a946faa08e">PHYANAD_10FDX</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gac987aa73deede581d8602663f038686b">PHYANAD_10_HDX</a>&#160;&#160;&#160;0x0020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga705982b5572eea018821b75c4e81e70e">PHYANAD_CSMA</a>&#160;&#160;&#160;0x0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2335a7215b7909ed282d1a38c89b3b6"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYANRC" ref="gaf2335a7215b7909ed282d1a38c89b3b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaf2335a7215b7909ed282d1a38c89b3b6">NIC_PHYANRC</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY auto-negotiation remote end capability register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga670a4eb85216342039bec8e89a78b103"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYCFR1" ref="ga670a4eb85216342039bec8e89a78b103" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga670a4eb85216342039bec8e89a78b103">NIC_PHYCFR1</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY configuration register 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b5a9dc4d54337d977e2d99393ac9f38"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYCFR2" ref="ga5b5a9dc4d54337d977e2d99393ac9f38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5b5a9dc4d54337d977e2d99393ac9f38">NIC_PHYCFR2</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY configuration register 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5eb4295cf3a09aa500ec1741ad680590"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYSOR" ref="ga5eb4295cf3a09aa500ec1741ad680590" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY status output register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga5898072d970a00924411494ecd32d203">PHYSOR_SSD</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gafcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gaa4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a>&#160;&#160;&#160;0x0040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2c4c4ce183d87828b990d8a59f5dbe4"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYMSK" ref="gad2c4c4ce183d87828b990d8a59f5dbe4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY mask register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gacc6833bf30f3dc2fff7c727b34ca9944">PHYMSK_MINT</a>&#160;&#160;&#160;0x8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gafadc2d878d418d9f83de10611dac414f">PHYMSK_MLNKFAIL</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga323362724c91613604dff50ee88f2c01">PHYMSK_MLOSSSYN</a>&#160;&#160;&#160;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga28da20eecd91ef4b591930b748f09fc1">PHYMSK_MCWRD</a>&#160;&#160;&#160;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga8c26a1d2acb3ef5181713d53e2c7872e">PHYMSK_MSSD</a>&#160;&#160;&#160;0x0800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga85c941970088757c06911ffa9f9777de">PHYMSK_MESD</a>&#160;&#160;&#160;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gacd9b798788f08b6433dd0c1ef71e011d">PHYMSK_MRPOL</a>&#160;&#160;&#160;0x0200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#ga8018e9c36c55373835d942ec9590ac5a">PHYMSK_MJAB</a>&#160;&#160;&#160;0x0100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gab6a301a7a7cb0fa3b40d437caf893560">PHYMSK_MSPDDT</a>&#160;&#160;&#160;0x0080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01748.html#gabc0f6a565dfcb77c14fd753385568c8a">PHYMSK_MDPLDT</a>&#160;&#160;&#160;0x0040</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga1b22dd51c705b8edd39cfdfe22be1123"></a><!-- doxytag: member="lanc111.c::CR_EPH_EN" ref="ga1b22dd51c705b8edd39cfdfe22be1123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_EPH_EN&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga129bb85bb8ee50f0e9e2c302a2219eb5">NIC_CR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00241">241</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa19d7fa501b8009cef51f0f0d1b77fce"></a><!-- doxytag: member="lanc111.c::CTR_AUTO_RELEASE" ref="gaa19d7fa501b8009cef51f0f0d1b77fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTR_AUTO_RELEASE&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a> bit mask, transmit packets automatically released. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00264">264</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae9120857423f059672591d9a7624dc0b"></a><!-- doxytag: member="lanc111.c::CTR_RCV_BAD" ref="gae9120857423f059672591d9a7624dc0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CTR_RCV_BAD&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaa1a720c011c366dc6349fcc801cd0c15">NIC_CTR</a> bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00263">263</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad116a81950d7ea71fe42994897f83fa3"></a><!-- doxytag: member="lanc111.c::INT_ALLOC" ref="gad116a81950d7ea71fe42994897f83fa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ALLOC&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit allocation interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00338">338</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5609a349fbbf3035048dd649fd336e81"></a><!-- doxytag: member="lanc111.c::INT_EPH" ref="ga5609a349fbbf3035048dd649fd336e81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_EPH&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ethernet protocol interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00336">336</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac36dc116017eeca132be6ea89e711be4"></a><!-- doxytag: member="lanc111.c::INT_ERCV" ref="gac36dc116017eeca132be6ea89e711be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ERCV&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Early receive interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00335">335</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafed78059c6e39a007cf4940696e9cd7b"></a><!-- doxytag: member="lanc111.c::INT_MD" ref="gafed78059c6e39a007cf4940696e9cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_MD&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PHY state change interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00334">334</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga60623409b6ea6f576aac8e6df84a6339"></a><!-- doxytag: member="lanc111.c::INT_RCV" ref="ga60623409b6ea6f576aac8e6df84a6339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RCV&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00341">341</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadf5fe3fff6994e148bbede95a038d28e"></a><!-- doxytag: member="lanc111.c::INT_RX_OVRN" ref="gadf5fe3fff6994e148bbede95a038d28e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RX_OVRN&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive overrun interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00337">337</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae4b980b956c3a627cbc50deaa33efb0d"></a><!-- doxytag: member="lanc111.c::INT_TX" ref="gae4b980b956c3a627cbc50deaa33efb0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_TX&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit complete interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00340">340</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dcfc8f35d610b530622a55fa8ce61b3"></a><!-- doxytag: member="lanc111.c::INT_TX_EMPTY" ref="ga2dcfc8f35d610b530622a55fa8ce61b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_TX_EMPTY&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter empty interrupt bit mask. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00339">339</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga023244558171000e35a8419e20612b23"></a><!-- doxytag: member="lanc111.c::MGMT_MCLK" ref="ga023244558171000e35a8419e20612b23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MCLK&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, drives MDCLK pin. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00354">354</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga04cdfae01489969eb9b60c79dd79fec0"></a><!-- doxytag: member="lanc111.c::MGMT_MDI" ref="ga04cdfae01489969eb9b60c79dd79fec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDI&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, reflects MDI pin status. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00355">355</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab297d570e3440b034825f3516a60337c"></a><!-- doxytag: member="lanc111.c::MGMT_MDO" ref="gab297d570e3440b034825f3516a60337c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDO&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, drives MDO pin. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00356">356</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga84c7bcd640bb5046a1a3f46410ea6fe1"></a><!-- doxytag: member="lanc111.c::MGMT_MDOE" ref="ga84c7bcd640bb5046a1a3f46410ea6fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGMT_MDOE&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga6f0485ea74d10b95b8a8df3781ca42e8">NIC_MGMT</a> bit mask, enables MDO pin. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00353">353</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga005f70c46238a75fb4497d1532903fb6"></a><!-- doxytag: member="lanc111.c::NIC_ARR" ref="ga005f70c46238a75fb4497d1532903fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_ARR&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bank 2 - Allocation result register. </p>
<p>This byte register is updated upon a MMU_ALO command. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00294">294</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae92f9283cd02a4e221b861b4b93ec5ef"></a><!-- doxytag: member="lanc111.c::NIC_PNR" ref="gae92f9283cd02a4e221b861b4b93ec5ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_PNR&#160;&#160;&#160;(LANC111_BASE_ADDR + 0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bank 2 - Packet number register. </p>
<p>This byte register specifies the accessible transmit packet number. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00287">287</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac987aa73deede581d8602663f038686b"></a><!-- doxytag: member="lanc111.c::PHYANAD_10_HDX" ref="gac987aa73deede581d8602663f038686b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_10_HDX&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 10BASE-T half duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00425">425</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2925eb0f6d2845a8597d76a946faa08e"></a><!-- doxytag: member="lanc111.c::PHYANAD_10FDX" ref="ga2925eb0f6d2845a8597d76a946faa08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_10FDX&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 10BASE-T full duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00424">424</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1"></a><!-- doxytag: member="lanc111.c::PHYANAD_ACK" ref="gaa0e8a2bfc72a9ed4cd88fa2822dcd6c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_ACK&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, acknowledged. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00419">419</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga705982b5572eea018821b75c4e81e70e"></a><!-- doxytag: member="lanc111.c::PHYANAD_CSMA" ref="ga705982b5572eea018821b75c4e81e70e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_CSMA&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 802.3 CSMA capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00426">426</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8980cb38c298678e12bbd3d92548b312"></a><!-- doxytag: member="lanc111.c::PHYANAD_NP" ref="ga8980cb38c298678e12bbd3d92548b312" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_NP&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, exchanging next page information. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00418">418</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga98901ca0258f5309f941902c8b94bb07"></a><!-- doxytag: member="lanc111.c::PHYANAD_RF" ref="ga98901ca0258f5309f941902c8b94bb07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_RF&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, remote fault. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00420">420</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6792568c31027d7eec52c7f98ab5fd90"></a><!-- doxytag: member="lanc111.c::PHYANAD_T4" ref="ga6792568c31027d7eec52c7f98ab5fd90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_T4&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-T4 capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00421">421</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad7f6da725b9304a6e2e34f01437cdb19"></a><!-- doxytag: member="lanc111.c::PHYANAD_TX_FDX" ref="gad7f6da725b9304a6e2e34f01437cdb19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_TX_FDX&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX full duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00422">422</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacd257a4f5db610284162ef9471105e9e"></a><!-- doxytag: member="lanc111.c::PHYANAD_TX_HDX" ref="gacd257a4f5db610284162ef9471105e9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYANAD_TX_HDX&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gaf5a35766021d212be1fb12a3ae14d71e">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX half duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00423">423</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e70a5eda5ae872513c95c000b1cf6f"></a><!-- doxytag: member="lanc111.c::PHYCR_ANEG_EN" ref="ga48e70a5eda5ae872513c95c000b1cf6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_ANEG_EN&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00376">376</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fc39d0ac23f1ee5e80ee31b2ba51451"></a><!-- doxytag: member="lanc111.c::PHYCR_ANEG_RST" ref="ga1fc39d0ac23f1ee5e80ee31b2ba51451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_ANEG_RST&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00379">379</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cedf47054f36c30138106162b244507"></a><!-- doxytag: member="lanc111.c::PHYCR_COLST" ref="ga8cedf47054f36c30138106162b244507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_COLST&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00381">381</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a8696371cf1548b8ad33947d5b507b5"></a><!-- doxytag: member="lanc111.c::PHYCR_DPLX" ref="ga5a8696371cf1548b8ad33947d5b507b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_DPLX&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00380">380</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga7750be08aa05029b4f18f2c073c4ce49"></a><!-- doxytag: member="lanc111.c::PHYCR_LPBK" ref="ga7750be08aa05029b4f18f2c073c4ce49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_LPBK&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00374">374</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaabb47a174cca60f20cb65c659c8cb253"></a><!-- doxytag: member="lanc111.c::PHYCR_MII_DIS" ref="gaabb47a174cca60f20cb65c659c8cb253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_MII_DIS&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00378">378</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafee141243e28bbed8220d2255ab2ed2c"></a><!-- doxytag: member="lanc111.c::PHYCR_PDN" ref="gafee141243e28bbed8220d2255ab2ed2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_PDN&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00377">377</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga713a44f91049947e287ebffab15ce6ea"></a><!-- doxytag: member="lanc111.c::PHYCR_RST" ref="ga713a44f91049947e287ebffab15ce6ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_RST&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, resets PHY. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00373">373</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga62c0ca710691ae862993e9a889b5b38d"></a><!-- doxytag: member="lanc111.c::PHYCR_SPEED" ref="ga62c0ca710691ae862993e9a889b5b38d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYCR_SPEED&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga0e16b5340e5ceebcb894a949f424b4a2">NIC_PHYCR</a> bit mask, . </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00375">375</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga28da20eecd91ef4b591930b748f09fc1"></a><!-- doxytag: member="lanc111.c::PHYMSK_MCWRD" ref="ga28da20eecd91ef4b591930b748f09fc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MCWRD&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#ga4a4594bd8924ae10ae16cbd042235075">PHYSOR_CWRD</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00467">467</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabc0f6a565dfcb77c14fd753385568c8a"></a><!-- doxytag: member="lanc111.c::PHYMSK_MDPLDT" ref="gabc0f6a565dfcb77c14fd753385568c8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MDPLDT&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#gaa4fdf64703693c8a37cd57a0dc99fe18">PHYSOR_DPLXDET</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00473">473</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga85c941970088757c06911ffa9f9777de"></a><!-- doxytag: member="lanc111.c::PHYMSK_MESD" ref="ga85c941970088757c06911ffa9f9777de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MESD&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#ga22bfca789b3da40a164d73fbdaa35fc5">PHYSOR_ESD</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00469">469</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacc6833bf30f3dc2fff7c727b34ca9944"></a><!-- doxytag: member="lanc111.c::PHYMSK_MINT" ref="gacc6833bf30f3dc2fff7c727b34ca9944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MINT&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#ga9fe41768b9393a0531c780689cf2ed8a">PHYSOR_INT</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00464">464</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8018e9c36c55373835d942ec9590ac5a"></a><!-- doxytag: member="lanc111.c::PHYMSK_MJAB" ref="ga8018e9c36c55373835d942ec9590ac5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MJAB&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#gaafe340a410a70cd12b44779e9e6ab4ab">PHYSOR_JAB</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00471">471</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafadc2d878d418d9f83de10611dac414f"></a><!-- doxytag: member="lanc111.c::PHYMSK_MLNKFAIL" ref="gafadc2d878d418d9f83de10611dac414f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MLNKFAIL&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#ga5dcfa30dacab67b0664bd7af28c09c9f">PHYSOR_LNKFAIL</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00465">465</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga323362724c91613604dff50ee88f2c01"></a><!-- doxytag: member="lanc111.c::PHYMSK_MLOSSSYN" ref="ga323362724c91613604dff50ee88f2c01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MLOSSSYN&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#ga6de59f0df7e09f55f70523f5365567c6">PHYSOR_LOSSSYNC</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00466">466</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacd9b798788f08b6433dd0c1ef71e011d"></a><!-- doxytag: member="lanc111.c::PHYMSK_MRPOL" ref="gacd9b798788f08b6433dd0c1ef71e011d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MRPOL&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#gab2dee1993f85528779f1befcb84fc8b5">PHYSOR_RPOL</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00470">470</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab6a301a7a7cb0fa3b40d437caf893560"></a><!-- doxytag: member="lanc111.c::PHYMSK_MSPDDT" ref="gab6a301a7a7cb0fa3b40d437caf893560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MSPDDT&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#gafcbbd19dd44dcfc8dac4f9424cf02f17">PHYSOR_SPDDET</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00472">472</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c26a1d2acb3ef5181713d53e2c7872e"></a><!-- doxytag: member="lanc111.c::PHYMSK_MSSD" ref="ga8c26a1d2acb3ef5181713d53e2c7872e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYMSK_MSSD&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#gad2c4c4ce183d87828b990d8a59f5dbe4">NIC_PHYMSK</a> bit mask, enables <a class="el" href="a01748.html#ga5898072d970a00924411494ecd32d203">PHYSOR_SSD</a> interrupt. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00468">468</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a4594bd8924ae10ae16cbd042235075"></a><!-- doxytag: member="lanc111.c::PHYSOR_CWRD" ref="ga4a4594bd8924ae10ae16cbd042235075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_CWRD&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, code word error detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00451">451</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4fdf64703693c8a37cd57a0dc99fe18"></a><!-- doxytag: member="lanc111.c::PHYSOR_DPLXDET" ref="gaa4fdf64703693c8a37cd57a0dc99fe18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_DPLXDET&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, duplex detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00457">457</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga22bfca789b3da40a164d73fbdaa35fc5"></a><!-- doxytag: member="lanc111.c::PHYSOR_ESD" ref="ga22bfca789b3da40a164d73fbdaa35fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_ESD&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, end of stream error detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00453">453</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fe41768b9393a0531c780689cf2ed8a"></a><!-- doxytag: member="lanc111.c::PHYSOR_INT" ref="ga9fe41768b9393a0531c780689cf2ed8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_INT&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, interrupt bits changed. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00448">448</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaafe340a410a70cd12b44779e9e6ab4ab"></a><!-- doxytag: member="lanc111.c::PHYSOR_JAB" ref="gaafe340a410a70cd12b44779e9e6ab4ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_JAB&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, jabber detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00455">455</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5dcfa30dacab67b0664bd7af28c09c9f"></a><!-- doxytag: member="lanc111.c::PHYSOR_LNKFAIL" ref="ga5dcfa30dacab67b0664bd7af28c09c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_LNKFAIL&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, link failure detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00449">449</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6de59f0df7e09f55f70523f5365567c6"></a><!-- doxytag: member="lanc111.c::PHYSOR_LOSSSYNC" ref="ga6de59f0df7e09f55f70523f5365567c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_LOSSSYNC&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, descrambler sync lost detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00450">450</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab2dee1993f85528779f1befcb84fc8b5"></a><!-- doxytag: member="lanc111.c::PHYSOR_RPOL" ref="gab2dee1993f85528779f1befcb84fc8b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_RPOL&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, reverse polarity detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00454">454</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafcbbd19dd44dcfc8dac4f9424cf02f17"></a><!-- doxytag: member="lanc111.c::PHYSOR_SPDDET" ref="gafcbbd19dd44dcfc8dac4f9424cf02f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_SPDDET&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, 100/10 speed detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00456">456</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5898072d970a00924411494ecd32d203"></a><!-- doxytag: member="lanc111.c::PHYSOR_SSD" ref="ga5898072d970a00924411494ecd32d203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSOR_SSD&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga5eb4295cf3a09aa500ec1741ad680590">NIC_PHYSOR</a> bit mask, start of stream error detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00452">452</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dbd0d4820c2e33b078ac042a16386bd"></a><!-- doxytag: member="lanc111.c::PHYSR_ANEG_ACK" ref="ga4dbd0d4820c2e33b078ac042a16386bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_ANEG_ACK&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, auto-negotiation completed. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00395">395</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb190ad756001fa6186f95900d4b9c6e"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_ANEG" ref="gaeb190ad756001fa6186f95900d4b9c6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_ANEG&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates auto-negotiation capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00397">397</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab2b4183de906fb85e1952498a04b73ae"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_SUPR" ref="gab2b4183de906fb85e1952498a04b73ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_SUPR&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates preamble suppression capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00394">394</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d898b82e58499a5617cfb40f6434e68"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_T4" ref="ga0d898b82e58499a5617cfb40f6434e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_T4&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-T4 capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00389">389</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4607f3c8eda8ccc4f6ca29970ca9071c"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TF" ref="ga4607f3c8eda8ccc4f6ca29970ca9071c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TF&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 10BASE-T full duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00392">392</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad93a192293cbfedd3f6ad08bc7cc87e3"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TH" ref="gad93a192293cbfedd3f6ad08bc7cc87e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TH&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 10BASE-T half duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00393">393</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga162d4ef8651ae7b998af716946891a10"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TXF" ref="ga162d4ef8651ae7b998af716946891a10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TXF&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-TX full duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00390">390</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafa519a840cac7411c45b82715855deab"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TXH" ref="gafa519a840cac7411c45b82715855deab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_CAP_TXH&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, indicates 100BASE-TX half duplex capability. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00391">391</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga869918c57188e6b029daa2077485c869"></a><!-- doxytag: member="lanc111.c::PHYSR_EXREG" ref="ga869918c57188e6b029daa2077485c869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_EXREG&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, extended capabilities available. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00400">400</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadf264e5480c2d09b4a928b14078c2ce9"></a><!-- doxytag: member="lanc111.c::PHYSR_JAB" ref="gadf264e5480c2d09b4a928b14078c2ce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_JAB&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, jabber collision detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00399">399</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafb681d9222c90cb468f9317ac2315ce3"></a><!-- doxytag: member="lanc111.c::PHYSR_LINK" ref="gafb681d9222c90cb468f9317ac2315ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_LINK&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, valid link status. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00398">398</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d151bf73827c45e0edd1c67d2f8457e"></a><!-- doxytag: member="lanc111.c::PHYSR_REM_FLT" ref="ga4d151bf73827c45e0edd1c67d2f8457e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHYSR_REM_FLT&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga82b4eb50a2ef27ff5c187029afc6b7e0">NIC_PHYSR</a> bit mask, remote fault detected. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00396">396</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2681c3c9817cc3bb7d4b50333df3cef6"></a><!-- doxytag: member="lanc111.c::RCR_ABORT_ENB" ref="ga2681c3c9817cc3bb7d4b50333df3cef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_ABORT_ENB&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables receive abort on collision. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00208">208</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e2d0c841bc74ea3276219f5849ac826"></a><!-- doxytag: member="lanc111.c::RCR_ALMUL" ref="ga0e2d0c841bc74ea3276219f5849ac826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_ALMUL&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, multicast frames accepted when set. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00211">211</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaacacd6a7ccc08eee439bd2d6dd8cfd53"></a><!-- doxytag: member="lanc111.c::RCR_FILT_CAR" ref="gaacacd6a7ccc08eee439bd2d6dd8cfd53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_FILT_CAR&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables carrier filter. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00207">207</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d43411caaad62a9ed1efb13662ba6ce"></a><!-- doxytag: member="lanc111.c::RCR_PRMS" ref="ga5d43411caaad62a9ed1efb13662ba6ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_PRMS&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables promiscuous mode. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00212">212</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad3c5c9321be2d9145a8b5c9bb5eea0ef"></a><!-- doxytag: member="lanc111.c::RCR_RX_ABORT" ref="gad3c5c9321be2d9145a8b5c9bb5eea0ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_RX_ABORT&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, set when receive was aborted. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00213">213</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabee844d20800e872c0dfa9711f862584"></a><!-- doxytag: member="lanc111.c::RCR_RXEN" ref="gabee844d20800e872c0dfa9711f862584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_RXEN&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, enables receiver. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00210">210</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b7615518c6a0e104734d0dd37e83695"></a><!-- doxytag: member="lanc111.c::RCR_SOFT_RST" ref="ga5b7615518c6a0e104734d0dd37e83695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_SOFT_RST&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, activates software reset. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00206">206</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d4854c4af8dd791ee56c5423687efa5"></a><!-- doxytag: member="lanc111.c::RCR_STRIP_CRC" ref="ga0d4854c4af8dd791ee56c5423687efa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCR_STRIP_CRC&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga399984b5595ada9ad1447a0d21d41bcf">NIC_RCR</a> bit mask, strips CRC. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00209">209</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac0ea63143075f4d522b84aaf9cb67dc3"></a><!-- doxytag: member="lanc111.c::RPCR_ANEG" ref="gac0ea63143075f4d522b84aaf9cb67dc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_ANEG&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, sets PHY in auto-negotiation mode. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00232">232</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0722f753ddbec20ca99a92724b2b9fa7"></a><!-- doxytag: member="lanc111.c::RPCR_DPLX" ref="ga0722f753ddbec20ca99a92724b2b9fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_DPLX&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, PHY operates at full duplex mode. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00231">231</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d0cf2af5eb92d0253c87a30bbb2a2d3"></a><!-- doxytag: member="lanc111.c::RPCR_LEDA_PAT" ref="ga3d0cf2af5eb92d0253c87a30bbb2a2d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_LEDA_PAT&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask for LEDA mode. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00233">233</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d4498f598fcf2ecc7e0108da4a118ab"></a><!-- doxytag: member="lanc111.c::RPCR_LEDB_PAT" ref="ga4d4498f598fcf2ecc7e0108da4a118ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_LEDB_PAT&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask for LEDB mode. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00234">234</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf71c398b0a6c86c106189e55daadb062"></a><!-- doxytag: member="lanc111.c::RPCR_SPEED" ref="gaf71c398b0a6c86c106189e55daadb062" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RPCR_SPEED&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga81be8ef9d21112ab8690685951aa2a34">NIC_RPCR</a> bit mask, PHY operates at 100 Mbps. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00230">230</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab7f29a063a80d1d605cc99e1bf447733"></a><!-- doxytag: member="lanc111.c::TCR_EPH_LOOP" ref="gab7f29a063a80d1d605cc99e1bf447733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_EPH_LOOP&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables internal loopback. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00185">185</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4cb5e890f38e345e5b8a5f3203b59a2"></a><!-- doxytag: member="lanc111.c::TCR_FDUPLX" ref="gaa4cb5e890f38e345e5b8a5f3203b59a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FDUPLX&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables receiving own frames. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00187">187</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaac3a3f01eba958eb02111056171c5450"></a><!-- doxytag: member="lanc111.c::TCR_FORCOL" ref="gaac3a3f01eba958eb02111056171c5450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_FORCOL&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, forces collision. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00191">191</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fd87fc34f735108b13c567ddd4969f9"></a><!-- doxytag: member="lanc111.c::TCR_LOOP" ref="ga1fd87fc34f735108b13c567ddd4969f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_LOOP&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables PHY loopback. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00192">192</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac896de7e5759d9338cbf5bf91072e447"></a><!-- doxytag: member="lanc111.c::TCR_MON_CSN" ref="gac896de7e5759d9338cbf5bf91072e447" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_MON_CSN&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables carrier monitoring. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00188">188</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga457efb83f6d31ef287c266dd471c319f"></a><!-- doxytag: member="lanc111.c::TCR_NOCRC" ref="ga457efb83f6d31ef287c266dd471c319f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_NOCRC&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, disables CRC transmission. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00189">189</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6574dc67437c4d998cc53d20fb7aa610"></a><!-- doxytag: member="lanc111.c::TCR_PAD_EN" ref="ga6574dc67437c4d998cc53d20fb7aa610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_PAD_EN&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables automatic padding. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00190">190</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga04fc038813dba6218c3c5c2621240aca"></a><!-- doxytag: member="lanc111.c::TCR_STP_SQET" ref="ga04fc038813dba6218c3c5c2621240aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_STP_SQET&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables transmission stop on SQET error. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00186">186</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad98d4800549ae386c83c3dbd184c1d87"></a><!-- doxytag: member="lanc111.c::TCR_SWFDUP" ref="gad98d4800549ae386c83c3dbd184c1d87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_SWFDUP&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables full duplex. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00184">184</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga70cbe788dc6cdec70f11aecb39299f05"></a><!-- doxytag: member="lanc111.c::TCR_TXENA" ref="ga70cbe788dc6cdec70f11aecb39299f05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCR_TXENA&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="a01748.html#ga2f18f62b88738ffc3ba9b9e2e23c013f">NIC_TCR</a> bit mask, enables transmitter. </p>

<p>Definition at line <a class="el" href="a00676_source.html#l00193">193</a> of file <a class="el" href="a00676_source.html">lanc111.c</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 20:13:20 for Contiki 2.5 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
