{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729189654867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729189654868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:27:34 2024 " "Processing started: Thu Oct 17 15:27:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729189654868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729189654868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729189654868 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729189654966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729189655112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729189655112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655166 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1729189655512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729189655527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655528 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729189655528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA " "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729189655528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729189655528 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729189655528 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|out_key~2  from: datab  to: combout " "Cell: inst16\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729189655529 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729189655529 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729189655530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729189655531 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729189655531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729189655538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729189655560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729189655560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.523 " "Worst-case setup slack is -6.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.523            -100.650 CLK  " "   -6.523            -100.650 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.398            -100.285 RESET  " "   -6.398            -100.285 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.448             -55.612 CLOCK_FPGA  " "   -4.448             -55.612 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.110 " "Worst-case hold slack is 0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 RESET  " "    0.110               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLK  " "    0.263               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 CLOCK_FPGA  " "    0.313               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.041 " "Worst-case recovery slack is -6.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.041             -84.720 CLK  " "   -6.041             -84.720 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.916             -82.640 RESET  " "   -5.916             -82.640 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698             -13.710 CLOCK_FPGA  " "   -1.698             -13.710 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.046 " "Worst-case removal slack is -0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.046 CLOCK_FPGA  " "   -0.046              -0.046 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.639               0.000 RESET  " "    4.639               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.774               0.000 CLK  " "    4.774               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.253 CLK  " "   -3.000             -26.253 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.253 RESET  " "   -3.000             -26.253 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 CLOCK_FPGA  " "   -3.000             -26.130 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189655585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189655585 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729189655686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729189655704 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729189655974 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|out_key~2  from: datab  to: combout " "Cell: inst16\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729189656016 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729189656016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729189656017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729189656082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729189656082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.764 " "Worst-case setup slack is -5.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.764             -89.500 CLK  " "   -5.764             -89.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661             -89.447 RESET  " "   -5.661             -89.447 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.012             -49.897 CLOCK_FPGA  " "   -4.012             -49.897 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 RESET  " "    0.086               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 CLK  " "    0.219               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 CLOCK_FPGA  " "    0.279               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.301 " "Worst-case recovery slack is -5.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301             -74.581 CLK  " "   -5.301             -74.581 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.198             -72.901 RESET  " "   -5.198             -72.901 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.472             -11.478 CLOCK_FPGA  " "   -1.472             -11.478 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.075 " "Worst-case removal slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 CLOCK_FPGA  " "    0.075               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.200               0.000 RESET  " "    4.200               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.307               0.000 CLK  " "    4.307               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.209 CLK  " "   -3.000             -26.209 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.209 RESET  " "   -3.000             -26.209 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 CLOCK_FPGA  " "   -3.000             -26.130 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656138 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729189656261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|out_key~2  from: datab  to: combout " "Cell: inst16\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729189656321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729189656321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729189656322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729189656324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729189656324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.163 " "Worst-case setup slack is -3.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163             -42.647 CLK  " "   -3.163             -42.647 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139             -42.452 RESET  " "   -3.139             -42.452 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -22.453 CLOCK_FPGA  " "   -1.926             -22.453 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.038 " "Worst-case hold slack is 0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 RESET  " "    0.038               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 CLK  " "    0.069               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLOCK_FPGA  " "    0.183               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.993 " "Worst-case recovery slack is -2.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993             -36.123 CLK  " "   -2.993             -36.123 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969             -35.619 RESET  " "   -2.969             -35.619 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020              -9.106 CLOCK_FPGA  " "   -1.020              -9.106 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.343 " "Worst-case removal slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.343 CLOCK_FPGA  " "   -0.343              -0.343 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.984               0.000 RESET  " "    1.984               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.023               0.000 CLK  " "    2.023               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.098 RESET  " "   -3.000             -25.098 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.700 CLK  " "   -3.000             -24.700 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.053 CLOCK_FPGA  " "   -3.000             -22.053 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729189656361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729189656361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729189656830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729189656831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729189656912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:27:36 2024 " "Processing ended: Thu Oct 17 15:27:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729189656912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729189656912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729189656912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729189656912 ""}
