{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651586500909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651586500909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 23:01:40 2022 " "Processing started: Tue May 03 23:01:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651586500909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651586500909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_processor1 -c data_processor1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_processor1 -c data_processor1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651586500909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651586501284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_processor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_processor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_processor1-structural " "Found design unit 1: data_processor1-structural" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651586501616 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_processor1 " "Found entity 1: data_processor1" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651586501616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651586501616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_processor1 " "Elaborating entity \"data_processor1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651586501647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "asynch_ram.vhd 2 1 " "Using design file asynch_ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asynch_ram-rtl " "Found design unit 1: asynch_ram-rtl" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651586501671 ""} { "Info" "ISGN_ENTITY_NAME" "1 asynch_ram " "Found entity 1: asynch_ram" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651586501671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651586501671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asynch_ram asynch_ram:RAM " "Elaborating entity \"asynch_ram\" for hierarchy \"asynch_ram:RAM\"" {  } { { "data_processor1.vhd" "RAM" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651586501673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block asynch_ram.vhd(21) " "VHDL Process Statement warning at asynch_ram.vhd(21): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651586501675 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block asynch_ram.vhd(22) " "VHDL Process Statement warning at asynch_ram.vhd(22): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651586501675 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block asynch_ram.vhd(23) " "VHDL Process Statement warning at asynch_ram.vhd(23): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651586501675 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block asynch_ram.vhd(17) " "VHDL Process Statement warning at asynch_ram.vhd(17): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651586501676 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m1 asynch_ram.vhd(17) " "VHDL Process Statement warning at asynch_ram.vhd(17): inferring latch(es) for signal or variable \"m1\", which holds its previous value in one or more paths through the process" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651586501676 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m2 asynch_ram.vhd(17) " "VHDL Process Statement warning at asynch_ram.vhd(17): inferring latch(es) for signal or variable \"m2\", which holds its previous value in one or more paths through the process" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651586501676 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[0\] asynch_ram.vhd(17) " "Inferred latch for \"m2\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501676 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[1\] asynch_ram.vhd(17) " "Inferred latch for \"m2\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501676 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[2\] asynch_ram.vhd(17) " "Inferred latch for \"m2\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[3\] asynch_ram.vhd(17) " "Inferred latch for \"m2\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[0\] asynch_ram.vhd(17) " "Inferred latch for \"m1\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[1\] asynch_ram.vhd(17) " "Inferred latch for \"m1\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[2\] asynch_ram.vhd(17) " "Inferred latch for \"m1\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[3\] asynch_ram.vhd(17) " "Inferred latch for \"m1\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[7\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501677 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[7\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[7\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[7\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[6\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[6\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[6\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[6\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[5\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[5\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[5\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[5\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[4\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[4\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[4\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501678 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[4\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501679 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[3\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501679 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[3\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[3\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[3\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[2\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[2\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[2\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[2\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[1\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[1\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[1\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[1\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[0\]\[0\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[0\]\[1\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[0\]\[2\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501680 "|data_processor1|asynch_ram:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] asynch_ram.vhd(17) " "Inferred latch for \"ram_block\[0\]\[3\]\" at asynch_ram.vhd(17)" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651586501681 "|data_processor1|asynch_ram:RAM"}
{ "Warning" "WSGN_SEARCH_FILE" "simple_alu.vhd 2 1 " "Using design file simple_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_alu-sample " "Found design unit 1: simple_alu-sample" {  } { { "simple_alu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/simple_alu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651586501704 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_alu " "Found entity 1: simple_alu" {  } { { "simple_alu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/simple_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651586501704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651586501704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_alu simple_alu:ALU " "Elaborating entity \"simple_alu\" for hierarchy \"simple_alu:ALU\"" {  } { { "data_processor1.vhd" "ALU" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651586501705 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asynch_ram:RAM\|data_out\[0\] " "Converted tri-state buffer \"asynch_ram:RAM\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1651586501845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asynch_ram:RAM\|data_out\[1\] " "Converted tri-state buffer \"asynch_ram:RAM\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1651586501845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asynch_ram:RAM\|data_out\[2\] " "Converted tri-state buffer \"asynch_ram:RAM\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1651586501845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asynch_ram:RAM\|data_out\[3\] " "Converted tri-state buffer \"asynch_ram:RAM\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1651586501845 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1651586501845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[2\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[1\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[0\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[3\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[5\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[6\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[4\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[7\]\[0\] " "Latch asynch_ram:RAM\|ram_block\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[2\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[1\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[0\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[3\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[5\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[6\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[4\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[7\]\[1\] " "Latch asynch_ram:RAM\|ram_block\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[2\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[1\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[0\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[3\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[5\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[6\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[4\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[7\]\[2\] " "Latch asynch_ram:RAM\|ram_block\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[2\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[1\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[0\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[3\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[5\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[6\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[4\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "asynch_ram:RAM\|ram_block\[7\]\[3\] " "Latch asynch_ram:RAM\|ram_block\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAR\[2\] " "Ports D and ENA on the latch are fed by the same signal MAR\[2\]" {  } { { "data_processor1.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/data_processor1.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1651586502065 ""}  } { { "asynch_ram.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/asynch_ram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1651586502065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1651586502190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651586502425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651586502425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651586502472 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651586502472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651586502472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651586502472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651586502487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 23:01:42 2022 " "Processing ended: Tue May 03 23:01:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651586502487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651586502487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651586502487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651586502487 ""}
