<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_flipflop.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flipflop_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_flipflop_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="D_flipflop_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_linear_feedback_shift_register_test_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_register.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_register_hold_load_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="n_bit_register_hold_load_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="n_bit_register_hold_load_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="n_bit_register_load_hold_tristate_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="n_bit_register_load_hold_tristate_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="n_bit_twisted_ring_counter_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="n_tri_buff_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_shiftreg_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_shiftreg_tb_vhd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_universal_shift_register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_universal_shift_register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_universal_shift_register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_universal_shift_register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_universal_shift_register.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_universal_shift_register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_universal_shift_register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_universal_shift_register.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_universal_shift_register_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_universal_shift_register_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_universal_shift_register_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_universal_shift_register_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_universal_shift_register_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_universal_shift_register_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="not_gate.ngr"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tri_buff_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tri_buff_tb_vhd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446655170" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-2210021573080285500" xil_pn:start_ts="1446655170">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447880259" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447880259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447888028" xil_pn:in_ck="3787808292753245814" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447888028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="D_flipflop_tb.vhd"/>
      <outfile xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shift_register_test.vhd"/>
      <outfile xil_pn:name="four_input_multiplexer.vhd"/>
      <outfile xil_pn:name="n_bit_buffer.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="n_bit_register_hold_load.vhd"/>
      <outfile xil_pn:name="n_bit_register_hold_load_tb.vhd"/>
      <outfile xil_pn:name="n_bit_register_load_hold_tristate.vhd"/>
      <outfile xil_pn:name="n_bit_register_load_hold_tristate_tb.vhd"/>
      <outfile xil_pn:name="n_bit_register_tb.vhd"/>
      <outfile xil_pn:name="n_bit_shift_register_with_parallel_load_tb.vhd"/>
      <outfile xil_pn:name="n_bit_shift_with_parallel_load.vhd"/>
      <outfile xil_pn:name="n_bit_shifter_rotator_unit.vhd"/>
      <outfile xil_pn:name="n_bit_twisted_ring_counter.vhd"/>
      <outfile xil_pn:name="n_bit_twisted_ring_counter_test_bench.vhd"/>
      <outfile xil_pn:name="n_tri_buff_tb.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_universal_shift_register.vhd"/>
      <outfile xil_pn:name="nbit_universal_shift_register_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="tri_buff.vhd"/>
      <outfile xil_pn:name="tri_buff_tb.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447888005" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8287857786420703328" xil_pn:start_ts="1447888005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447888005" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7096732773239039394" xil_pn:start_ts="1447888005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447887340" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6989175542786770407" xil_pn:start_ts="1447887340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447888028" xil_pn:in_ck="3787808292753245814" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447888028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="D_flipflop_tb.vhd"/>
      <outfile xil_pn:name="Four_Bit_Linear_Feedback_Shift_Register.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shift_register_test.vhd"/>
      <outfile xil_pn:name="four_input_multiplexer.vhd"/>
      <outfile xil_pn:name="n_bit_buffer.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="n_bit_register_hold_load.vhd"/>
      <outfile xil_pn:name="n_bit_register_hold_load_tb.vhd"/>
      <outfile xil_pn:name="n_bit_register_load_hold_tristate.vhd"/>
      <outfile xil_pn:name="n_bit_register_load_hold_tristate_tb.vhd"/>
      <outfile xil_pn:name="n_bit_register_tb.vhd"/>
      <outfile xil_pn:name="n_bit_shift_register_with_parallel_load_tb.vhd"/>
      <outfile xil_pn:name="n_bit_shift_with_parallel_load.vhd"/>
      <outfile xil_pn:name="n_bit_shifter_rotator_unit.vhd"/>
      <outfile xil_pn:name="n_bit_twisted_ring_counter.vhd"/>
      <outfile xil_pn:name="n_bit_twisted_ring_counter_test_bench.vhd"/>
      <outfile xil_pn:name="n_tri_buff_tb.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_universal_shift_register.vhd"/>
      <outfile xil_pn:name="nbit_universal_shift_register_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="tri_buff.vhd"/>
      <outfile xil_pn:name="tri_buff_tb.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447888033" xil_pn:in_ck="3787808292753245814" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="95777812695156514" xil_pn:start_ts="1447888028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="n_bit_register_hold_load_tb_beh.prj"/>
      <outfile xil_pn:name="n_bit_register_hold_load_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447888308" xil_pn:in_ck="-6288325973230622512" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8721726331362401200" xil_pn:start_ts="1447888308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="n_bit_register_hold_load_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1446652133" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446652132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
