

================================================================
== Vitis HLS Report for 'IDST7B8'
================================================================
* Date:           Mon Dec 22 13:45:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       20|       20|  66.660 ns|  66.660 ns|   20|   20|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158  |IDST7B8_Pipeline_VITIS_LOOP_21_1  |       18|       18|  59.994 ns|  59.994 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     330|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        8|    16|     1243|    1220|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     257|    -|
|Register         |        -|     -|      512|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        8|    16|     1755|    1807|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158  |IDST7B8_Pipeline_VITIS_LOOP_21_1  |        8|  16|  1243|  1220|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        8|  16|  1243|  1220|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_226_p2     |         +|   0|  0|  33|          33|           2|
    |cutoff_fu_276_p2       |         -|   0|  0|  32|           4|          32|
    |sub_i_i_i_i_fu_283_p2  |         -|   0|  0|  32|           1|          32|
    |sub_ln17_fu_244_p2     |         -|   0|  0|  32|           1|          32|
    |rndFactor_fu_258_p2    |      lshr|   0|  0|  86|           1|          32|
    |rndFactor_2_fu_268_p3  |    select|   0|  0|  29|           1|          32|
    |rndFactor_1_fu_263_p2  |       shl|   0|  0|  86|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 330|          42|         194|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    |dst_0      |  32|          2|   32|         64|
    |dst_1      |  32|          2|   32|         64|
    |dst_2      |  32|          2|   32|         64|
    |dst_3      |  32|          2|   32|         64|
    |dst_4      |  32|          2|   32|         64|
    |dst_5      |  32|          2|   32|         64|
    |dst_6      |  32|          2|   32|         64|
    |dst_7      |  32|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      | 257|         20|  257|        516|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |cutoff_reg_403                                            |  32|   0|   32|          0|
    |dst_0_reg                                                 |  32|   0|   32|          0|
    |dst_1_reg                                                 |  32|   0|   32|          0|
    |dst_2_reg                                                 |  32|   0|   32|          0|
    |dst_3_reg                                                 |  32|   0|   32|          0|
    |dst_4_reg                                                 |  32|   0|   32|          0|
    |dst_5_reg                                                 |  32|   0|   32|          0|
    |dst_6_reg                                                 |  32|   0|   32|          0|
    |dst_7_reg                                                 |  32|   0|   32|          0|
    |grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |rndFactor_2_reg_398                                       |  32|   0|   32|          0|
    |sub_i_i_i_i_reg_408                                       |  32|   0|   32|          0|
    |sub_ln17_reg_338                                          |  32|   0|   32|          0|
    |tmp_4_reg_343                                             |   1|   0|    1|          0|
    |tmp_5_reg_413                                             |  31|   0|   31|          0|
    |tmp_6_reg_418                                             |  30|   0|   30|          0|
    |tmp_7_reg_423                                             |  29|   0|   29|          0|
    |tmp_reg_328                                               |   1|   0|    1|          0|
    |trunc_ln17_reg_333                                        |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 512|   0|  512|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       IDST7B8|  return value|
|src_0_val     |   in|   32|     ap_none|     src_0_val|        scalar|
|src_1_val     |   in|   32|     ap_none|     src_1_val|        scalar|
|src_2_val     |   in|   32|     ap_none|     src_2_val|        scalar|
|src_3_val     |   in|   32|     ap_none|     src_3_val|        scalar|
|src_4_val     |   in|   32|     ap_none|     src_4_val|        scalar|
|src_5_val     |   in|   32|     ap_none|     src_5_val|        scalar|
|src_6_val     |   in|   32|     ap_none|     src_6_val|        scalar|
|src_7_val     |   in|   32|     ap_none|     src_7_val|        scalar|
|dst_0         |  out|   32|      ap_vld|         dst_0|       pointer|
|dst_0_ap_vld  |  out|    1|      ap_vld|         dst_0|       pointer|
|dst_1         |  out|   32|      ap_vld|         dst_1|       pointer|
|dst_1_ap_vld  |  out|    1|      ap_vld|         dst_1|       pointer|
|dst_2         |  out|   32|      ap_vld|         dst_2|       pointer|
|dst_2_ap_vld  |  out|    1|      ap_vld|         dst_2|       pointer|
|dst_3         |  out|   32|      ap_vld|         dst_3|       pointer|
|dst_3_ap_vld  |  out|    1|      ap_vld|         dst_3|       pointer|
|dst_4         |  out|   32|      ap_vld|         dst_4|       pointer|
|dst_4_ap_vld  |  out|    1|      ap_vld|         dst_4|       pointer|
|dst_5         |  out|   32|      ap_vld|         dst_5|       pointer|
|dst_5_ap_vld  |  out|    1|      ap_vld|         dst_5|       pointer|
|dst_6         |  out|   32|      ap_vld|         dst_6|       pointer|
|dst_6_ap_vld  |  out|    1|      ap_vld|         dst_6|       pointer|
|dst_7         |  out|   32|      ap_vld|         dst_7|       pointer|
|dst_7_ap_vld  |  out|    1|      ap_vld|         dst_7|       pointer|
|shift         |   in|   32|     ap_none|         shift|        scalar|
|skipLine2     |   in|   32|     ap_none|     skipLine2|        scalar|
|oMin          |   in|   32|     ap_none|          oMin|        scalar|
|oMax          |   in|   32|     ap_none|          oMax|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift" [src/IDST7.cpp:113]   --->   Operation 4 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i32 %shift_read" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 5 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.85ns)   --->   "%add_ln17 = add i33 %sext_ln17, i33 8589934591" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 6 'add' 'add_ln17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln17, i32 32" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i33 %add_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 8 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%sub_ln17 = sub i32 0, i32 %trunc_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 9 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 10 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax" [src/IDST7.cpp:113]   --->   Operation 11 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin" [src/IDST7.cpp:113]   --->   Operation 12 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%skipLine2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %skipLine2" [src/IDST7.cpp:113]   --->   Operation 13 'read' 'skipLine2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val" [src/IDST7.cpp:113]   --->   Operation 14 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val" [src/IDST7.cpp:113]   --->   Operation 15 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val" [src/IDST7.cpp:113]   --->   Operation 16 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val" [src/IDST7.cpp:113]   --->   Operation 17 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val" [src/IDST7.cpp:113]   --->   Operation 18 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val" [src/IDST7.cpp:113]   --->   Operation 19 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val" [src/IDST7.cpp:113]   --->   Operation 20 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val" [src/IDST7.cpp:113]   --->   Operation 21 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "%rndFactor = lshr i32 1, i32 %sub_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 22 'lshr' 'rndFactor' <Predicate = (tmp)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.06ns)   --->   "%rndFactor_1 = shl i32 1, i32 %trunc_ln17" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 23 'shl' 'rndFactor_1' <Predicate = (!tmp)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.41ns)   --->   "%rndFactor_2 = select i1 %tmp, i32 %rndFactor, i32 %rndFactor_1" [src/IDST7.cpp:17->src/IDST7.cpp:114]   --->   Operation 24 'select' 'rndFactor_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%cutoff = sub i32 8, i32 %skipLine2_read" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 25 'sub' 'cutoff' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%sub_i_i_i_i = sub i32 0, i32 %shift_read" [src/IDST7.cpp:113]   --->   Operation 26 'sub' 'sub_i_i_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %cutoff, i32 1, i32 31" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 27 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %cutoff, i32 2, i32 31" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 28 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %cutoff, i32 3, i32 31" [src/IDST7.cpp:18->src/IDST7.cpp:114]   --->   Operation 29 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.68ns)   --->   "%call_ln113 = call void @IDST7B8_Pipeline_VITIS_LOOP_21_1, i32 %dst_0, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %rndFactor_2, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_4, i32 %oMin_read, i32 %oMax_read, i29 %tmp_7, i32 %cutoff, i30 %tmp_6, i31 %tmp_5, i7 %p_ZL7idst7_8_0, i8 %p_ZL7idst7_8_1, i8 %p_ZL7idst7_8_2, i8 %p_ZL7idst7_8_3, i8 %p_ZL7idst7_8_4, i8 %p_ZL7idst7_8_5, i8 %p_ZL7idst7_8_6, i8 %p_ZL7idst7_8_7" [src/IDST7.cpp:113]   --->   Operation 30 'call' 'call_ln113' <Predicate = true> <Delay = 0.68> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 31 [1/2] (1.08ns)   --->   "%call_ln113 = call void @IDST7B8_Pipeline_VITIS_LOOP_21_1, i32 %dst_0, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %rndFactor_2, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_4, i32 %oMin_read, i32 %oMax_read, i29 %tmp_7, i32 %cutoff, i30 %tmp_6, i31 %tmp_5, i7 %p_ZL7idst7_8_0, i8 %p_ZL7idst7_8_1, i8 %p_ZL7idst7_8_2, i8 %p_ZL7idst7_8_3, i8 %p_ZL7idst7_8_4, i8 %p_ZL7idst7_8_5, i8 %p_ZL7idst7_8_6, i8 %p_ZL7idst7_8_7" [src/IDST7.cpp:113]   --->   Operation 31 'call' 'call_ln113' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [src/IDST7.cpp:115]   --->   Operation 32 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skipLine2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL7idst7_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7idst7_8_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_read     (read      ) [ 0011]
sext_ln17      (sext      ) [ 0000]
add_ln17       (add       ) [ 0000]
tmp            (bitselect ) [ 0010]
trunc_ln17     (trunc     ) [ 0010]
sub_ln17       (sub       ) [ 0010]
tmp_4          (bitselect ) [ 0011]
oMax_read      (read      ) [ 0001]
oMin_read      (read      ) [ 0001]
skipLine2_read (read      ) [ 0000]
src_7_val_read (read      ) [ 0001]
src_6_val_read (read      ) [ 0001]
src_5_val_read (read      ) [ 0001]
src_4_val_read (read      ) [ 0001]
src_3_val_read (read      ) [ 0001]
src_2_val_read (read      ) [ 0001]
src_1_val_read (read      ) [ 0001]
src_0_val_read (read      ) [ 0001]
rndFactor      (lshr      ) [ 0000]
rndFactor_1    (shl       ) [ 0000]
rndFactor_2    (select    ) [ 0001]
cutoff         (sub       ) [ 0001]
sub_i_i_i_i    (sub       ) [ 0001]
tmp_5          (partselect) [ 0001]
tmp_6          (partselect) [ 0001]
tmp_7          (partselect) [ 0001]
call_ln113     (call      ) [ 0000]
ret_ln115      (ret       ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dst_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dst_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="skipLine2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skipLine2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="oMin">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="oMax">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMax"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL7idst7_8_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL7idst7_8_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL7idst7_8_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZL7idst7_8_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZL7idst7_8_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZL7idst7_8_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZL7idst7_8_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZL7idst7_8_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7idst7_8_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDST7B8_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="shift_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="oMax_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMax_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="oMin_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMin_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="skipLine2_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skipLine2_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_7_val_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_val_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_6_val_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_val_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_5_val_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_val_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="src_4_val_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_val_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="src_3_val_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_val_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="src_2_val_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_val_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="src_1_val_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_val_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="src_0_val_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_0_val_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="0"/>
<pin id="164" dir="0" index="5" bw="32" slack="0"/>
<pin id="165" dir="0" index="6" bw="32" slack="0"/>
<pin id="166" dir="0" index="7" bw="32" slack="0"/>
<pin id="167" dir="0" index="8" bw="32" slack="0"/>
<pin id="168" dir="0" index="9" bw="32" slack="0"/>
<pin id="169" dir="0" index="10" bw="32" slack="0"/>
<pin id="170" dir="0" index="11" bw="32" slack="0"/>
<pin id="171" dir="0" index="12" bw="32" slack="0"/>
<pin id="172" dir="0" index="13" bw="32" slack="0"/>
<pin id="173" dir="0" index="14" bw="32" slack="0"/>
<pin id="174" dir="0" index="15" bw="32" slack="0"/>
<pin id="175" dir="0" index="16" bw="32" slack="0"/>
<pin id="176" dir="0" index="17" bw="32" slack="0"/>
<pin id="177" dir="0" index="18" bw="32" slack="0"/>
<pin id="178" dir="0" index="19" bw="32" slack="1"/>
<pin id="179" dir="0" index="20" bw="1" slack="1"/>
<pin id="180" dir="0" index="21" bw="32" slack="0"/>
<pin id="181" dir="0" index="22" bw="32" slack="0"/>
<pin id="182" dir="0" index="23" bw="29" slack="0"/>
<pin id="183" dir="0" index="24" bw="32" slack="0"/>
<pin id="184" dir="0" index="25" bw="30" slack="0"/>
<pin id="185" dir="0" index="26" bw="31" slack="0"/>
<pin id="186" dir="0" index="27" bw="7" slack="0"/>
<pin id="187" dir="0" index="28" bw="8" slack="0"/>
<pin id="188" dir="0" index="29" bw="8" slack="0"/>
<pin id="189" dir="0" index="30" bw="8" slack="0"/>
<pin id="190" dir="0" index="31" bw="8" slack="0"/>
<pin id="191" dir="0" index="32" bw="8" slack="0"/>
<pin id="192" dir="0" index="33" bw="8" slack="0"/>
<pin id="193" dir="0" index="34" bw="8" slack="0"/>
<pin id="194" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln17_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln17_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="33" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln17_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="33" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_ln17_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="rndFactor_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rndFactor/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="rndFactor_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rndFactor_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="rndFactor_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rndFactor_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cutoff_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cutoff/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sub_i_i_i_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_5_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="30" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="29" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="shift_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="333" class="1005" name="trunc_ln17_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sub_ln17_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_4_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="348" class="1005" name="oMax_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMax_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="oMin_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMin_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="src_7_val_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_7_val_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="src_6_val_read_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_6_val_read "/>
</bind>
</comp>

<comp id="368" class="1005" name="src_5_val_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_5_val_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="src_4_val_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_4_val_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="src_3_val_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_3_val_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="src_2_val_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_2_val_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="src_1_val_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_1_val_read "/>
</bind>
</comp>

<comp id="393" class="1005" name="src_0_val_read_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_0_val_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="rndFactor_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rndFactor_2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="cutoff_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cutoff "/>
</bind>
</comp>

<comp id="408" class="1005" name="sub_i_i_i_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_i_i "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_5_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="1"/>
<pin id="415" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_6_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="1"/>
<pin id="420" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_7_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="29" slack="1"/>
<pin id="425" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="56" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="195"><net_src comp="84" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="204"><net_src comp="152" pin="2"/><net_sink comp="158" pin=9"/></net>

<net id="205"><net_src comp="146" pin="2"/><net_sink comp="158" pin=10"/></net>

<net id="206"><net_src comp="140" pin="2"/><net_sink comp="158" pin=11"/></net>

<net id="207"><net_src comp="134" pin="2"/><net_sink comp="158" pin=12"/></net>

<net id="208"><net_src comp="128" pin="2"/><net_sink comp="158" pin=13"/></net>

<net id="209"><net_src comp="122" pin="2"/><net_sink comp="158" pin=14"/></net>

<net id="210"><net_src comp="116" pin="2"/><net_sink comp="158" pin=15"/></net>

<net id="211"><net_src comp="110" pin="2"/><net_sink comp="158" pin=16"/></net>

<net id="212"><net_src comp="98" pin="2"/><net_sink comp="158" pin=21"/></net>

<net id="213"><net_src comp="92" pin="2"/><net_sink comp="158" pin=22"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="158" pin=27"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="158" pin=28"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="158" pin=29"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="158" pin=30"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="158" pin=31"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="158" pin=32"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="158" pin=33"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="158" pin=34"/></net>

<net id="225"><net_src comp="86" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="86" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="258" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="158" pin=17"/></net>

<net id="280"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="104" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="2"/><net_sink comp="158" pin=24"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="283" pin="2"/><net_sink comp="158" pin=18"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="276" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="299"><net_src comp="289" pin="4"/><net_sink comp="158" pin=26"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="276" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="310"><net_src comp="300" pin="4"/><net_sink comp="158" pin=25"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="276" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="82" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="321"><net_src comp="311" pin="4"/><net_sink comp="158" pin=23"/></net>

<net id="325"><net_src comp="86" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="158" pin=19"/></net>

<net id="331"><net_src comp="232" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="336"><net_src comp="240" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="341"><net_src comp="244" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="346"><net_src comp="250" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="158" pin=20"/></net>

<net id="351"><net_src comp="92" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="158" pin=22"/></net>

<net id="356"><net_src comp="98" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="158" pin=21"/></net>

<net id="361"><net_src comp="110" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="158" pin=16"/></net>

<net id="366"><net_src comp="116" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="158" pin=15"/></net>

<net id="371"><net_src comp="122" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="158" pin=14"/></net>

<net id="376"><net_src comp="128" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="158" pin=13"/></net>

<net id="381"><net_src comp="134" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="158" pin=12"/></net>

<net id="386"><net_src comp="140" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="158" pin=11"/></net>

<net id="391"><net_src comp="146" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="396"><net_src comp="152" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="401"><net_src comp="268" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="158" pin=17"/></net>

<net id="406"><net_src comp="276" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="158" pin=24"/></net>

<net id="411"><net_src comp="283" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="158" pin=18"/></net>

<net id="416"><net_src comp="289" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="158" pin=26"/></net>

<net id="421"><net_src comp="300" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="158" pin=25"/></net>

<net id="426"><net_src comp="311" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="158" pin=23"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0 | {2 3 }
	Port: dst_1 | {2 3 }
	Port: dst_2 | {2 3 }
	Port: dst_3 | {2 3 }
	Port: dst_4 | {2 3 }
	Port: dst_5 | {2 3 }
	Port: dst_6 | {2 3 }
	Port: dst_7 | {2 3 }
	Port: p_ZL7idst7_8_0 | {}
	Port: p_ZL7idst7_8_1 | {}
	Port: p_ZL7idst7_8_2 | {}
	Port: p_ZL7idst7_8_3 | {}
	Port: p_ZL7idst7_8_4 | {}
	Port: p_ZL7idst7_8_5 | {}
	Port: p_ZL7idst7_8_6 | {}
	Port: p_ZL7idst7_8_7 | {}
 - Input state : 
	Port: IDST7B8 : src_0_val | {2 }
	Port: IDST7B8 : src_1_val | {2 }
	Port: IDST7B8 : src_2_val | {2 }
	Port: IDST7B8 : src_3_val | {2 }
	Port: IDST7B8 : src_4_val | {2 }
	Port: IDST7B8 : src_5_val | {2 }
	Port: IDST7B8 : src_6_val | {2 }
	Port: IDST7B8 : src_7_val | {2 }
	Port: IDST7B8 : shift | {1 }
	Port: IDST7B8 : skipLine2 | {2 }
	Port: IDST7B8 : oMin | {2 }
	Port: IDST7B8 : oMax | {2 }
	Port: IDST7B8 : p_ZL7idst7_8_0 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_1 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_2 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_3 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_4 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_5 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_6 | {2 3 }
	Port: IDST7B8 : p_ZL7idst7_8_7 | {2 3 }
  - Chain level:
	State 1
		add_ln17 : 1
		tmp : 2
		trunc_ln17 : 2
		sub_ln17 : 3
	State 2
		rndFactor_2 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		call_ln113 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |    16   |   5.76  |   1205  |   1043  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sub_ln17_fu_244               |    0    |    0    |    0    |    32   |
|    sub   |                cutoff_fu_276                |    0    |    0    |    0    |    32   |
|          |              sub_i_i_i_i_fu_283             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   lshr   |               rndFactor_fu_258              |    0    |    0    |    0    |    86   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    shl   |              rndFactor_1_fu_263             |    0    |    0    |    0    |    86   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln17_fu_226               |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  select  |              rndFactor_2_fu_268             |    0    |    0    |    0    |    29   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |            shift_read_read_fu_86            |    0    |    0    |    0    |    0    |
|          |             oMax_read_read_fu_92            |    0    |    0    |    0    |    0    |
|          |             oMin_read_read_fu_98            |    0    |    0    |    0    |    0    |
|          |          skipLine2_read_read_fu_104         |    0    |    0    |    0    |    0    |
|          |          src_7_val_read_read_fu_110         |    0    |    0    |    0    |    0    |
|   read   |          src_6_val_read_read_fu_116         |    0    |    0    |    0    |    0    |
|          |          src_5_val_read_read_fu_122         |    0    |    0    |    0    |    0    |
|          |          src_4_val_read_read_fu_128         |    0    |    0    |    0    |    0    |
|          |          src_3_val_read_read_fu_134         |    0    |    0    |    0    |    0    |
|          |          src_2_val_read_read_fu_140         |    0    |    0    |    0    |    0    |
|          |          src_1_val_read_read_fu_146         |    0    |    0    |    0    |    0    |
|          |          src_0_val_read_read_fu_152         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln17_fu_222              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_fu_232                 |    0    |    0    |    0    |    0    |
|          |                 tmp_4_fu_250                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln17_fu_240              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_5_fu_289                |    0    |    0    |    0    |    0    |
|partselect|                 tmp_6_fu_300                |    0    |    0    |    0    |    0    |
|          |                 tmp_7_fu_311                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    16   |   5.76  |   1205  |   1372  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    cutoff_reg_403    |   32   |
|   oMax_read_reg_348  |   32   |
|   oMin_read_reg_353  |   32   |
|  rndFactor_2_reg_398 |   32   |
|  shift_read_reg_322  |   32   |
|src_0_val_read_reg_393|   32   |
|src_1_val_read_reg_388|   32   |
|src_2_val_read_reg_383|   32   |
|src_3_val_read_reg_378|   32   |
|src_4_val_read_reg_373|   32   |
|src_5_val_read_reg_368|   32   |
|src_6_val_read_reg_363|   32   |
|src_7_val_read_reg_358|   32   |
|  sub_i_i_i_i_reg_408 |   32   |
|   sub_ln17_reg_338   |   32   |
|     tmp_4_reg_343    |    1   |
|     tmp_5_reg_413    |   31   |
|     tmp_6_reg_418    |   30   |
|     tmp_7_reg_423    |   29   |
|      tmp_reg_328     |    1   |
|  trunc_ln17_reg_333  |   32   |
+----------------------+--------+
|         Total        |   604  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p9  |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p10 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p11 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p12 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p13 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p14 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p15 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p16 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p17 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p18 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p21 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p22 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p23 |   2  |  29  |   58   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p24 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p25 |   2  |  30  |   60   ||    0    ||    32   |
| grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 |  p26 |   2  |  31  |   62   ||    0    ||    32   |
|---------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    Total                    |      |      |      |  1012  ||  6.736  ||    0    ||   512   |
|---------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    5   |  1205  |  1372  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   512  |
|  Register |    -   |    -   |   604  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   12   |  1809  |  1884  |
+-----------+--------+--------+--------+--------+
