VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-11925-ga544f5fea-dirty
Revision: v8.0.0-11925-ga544f5fea-dirty
Compiled: 2025-01-14T21:35:49
Compiler: GNU 9.4.0 on Linux-4.15.0-213-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
./vpr/vpr k6_frac_N10_40nm.xml stereovision0.pre-vpr.blif --pack

Using up to 1 parallel worker(s)

Architecture file: k6_frac_N10_40nm.xml
Circuit name: stereovision0.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.13 seconds (max_rss 15.2 MiB, delta_rss +1.2 MiB)

Timing analysis: ON
Circuit netlist file: stereovision0.pre-vpr.net
Circuit placement file: stereovision0.pre-vpr.place
Circuit routing file: stereovision0.pre-vpr.route
Circuit SDC file: stereovision0.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Analytical Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 16.6 MiB, delta_rss +1.3 MiB)
Circuit file: stereovision0.pre-vpr.blif
# Load circuit
# Load circuit took 0.28 seconds (max_rss 30.1 MiB, delta_rss +13.5 MiB)
Error 1: 
Type: Blif file
File: stereovision0.pre-vpr.blif
Line: 34663
Message: Failed to find matching architecture model for 'adder'
