module writeRegMux(in1 ,in2, RegDst, out);

output [4:0]out;
input [4:0] in1,in2;
input RegDst;
assign out=(RegDst)?in1:in2;

endmodule

module signExtend(in,out);
input signed [15:0] in;
output signed [31:0] out;

assign out = {{16{in[15]}},{in[15:0]}};
endmodule


module ALUSrcMux(in1,in2,ALUSrc, out);
input [31:0] in1,in2;
input ALUSrc;
output [31:0] out;
assign out= (ALUSrc)?in1:in2;

endmodule
