

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 12 10:35:43 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.758 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_7" [dfg_199.c:7]   --->   Operation 14 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_5 = trunc i16 %p_7_read" [dfg_199.c:16]   --->   Operation 16 'trunc' 'v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln18 = icmp_eq  i8 %p_read, i8 0" [dfg_199.c:18]   --->   Operation 17 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %icmp_ln18" [dfg_199.c:18]   --->   Operation 18 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i16 %p_7_read" [dfg_199.c:18]   --->   Operation 19 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.59ns)   --->   "%add_ln18 = add i33 %zext_ln18_1, i33 4294962031" [dfg_199.c:18]   --->   Operation 20 'add' 'add_ln18' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [5/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 21 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %v_5" [dfg_199.c:21]   --->   Operation 22 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i16 %p_7_read" [dfg_199.c:21]   --->   Operation 23 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%add_ln21 = add i17 %zext_ln21, i17 180" [dfg_199.c:21]   --->   Operation 24 'add' 'add_ln21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i17 %add_ln21" [dfg_199.c:20]   --->   Operation 25 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [13/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 26 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 27 [4/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 27 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [12/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 28 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 29 [3/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 29 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [11/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 30 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 31 [2/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 31 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [10/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 32 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.16>
ST_5 : Operation 33 [1/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 33 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [9/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 34 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.71>
ST_6 : Operation 35 [8/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 35 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.71>
ST_7 : Operation 36 [7/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 36 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.71>
ST_8 : Operation 37 [6/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 37 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.71>
ST_9 : Operation 38 [5/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 38 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.71>
ST_10 : Operation 39 [4/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 39 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.71>
ST_11 : Operation 40 [3/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 40 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.71>
ST_12 : Operation 41 [2/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 41 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.79>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_7"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln11 = trunc i1 %v_9" [dfg_199.c:11]   --->   Operation 48 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 49 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln20 = trunc i8 %srem_ln20" [dfg_199.c:20]   --->   Operation 50 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%or_ln21 = or i8 %trunc_ln20, i8 %p_read" [dfg_199.c:21]   --->   Operation 51 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%sext_ln21_1 = sext i8 %or_ln21" [dfg_199.c:21]   --->   Operation 52 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln21 = select i1 %trunc_ln11, i16 16456, i16 54631" [dfg_199.c:21]   --->   Operation 53 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 54 [1/1] (2.07ns) (out node of the LUT)   --->   "%result = add i16 %sext_ln21_1, i16 %select_ln21" [dfg_199.c:20]   --->   Operation 54 'add' 'result' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i16 %result" [dfg_199.c:24]   --->   Operation 55 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_7_read          (read         ) [ 00000000000000]
p_read            (read         ) [ 00111111111111]
v_5               (trunc        ) [ 00000000000000]
icmp_ln18         (icmp         ) [ 00000000000000]
zext_ln18         (zext         ) [ 00111100000000]
zext_ln18_1       (zext         ) [ 00000000000000]
add_ln18          (add          ) [ 00111100000000]
sext_ln21         (sext         ) [ 00111111111111]
zext_ln21         (zext         ) [ 00000000000000]
add_ln21          (add          ) [ 00000000000000]
zext_ln20         (zext         ) [ 00111111111111]
v_9               (urem         ) [ 00000011111111]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
trunc_ln11        (trunc        ) [ 00000000000000]
srem_ln20         (srem         ) [ 00000000000000]
trunc_ln20        (trunc        ) [ 00000000000000]
or_ln21           (or           ) [ 00000000000000]
sext_ln21_1       (sext         ) [ 00000000000000]
select_ln21       (select       ) [ 00000000000000]
result            (add          ) [ 00000000000000]
ret_ln24          (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_7_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_7_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="v_5_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_5/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icmp_ln18_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln18_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln18_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_ln18_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="33" slack="0"/>
<pin id="67" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="33" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="v_9/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln21_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln21_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln21_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="9" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln20_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln20/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln11_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="8"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/13 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln20_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="or_ln21_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="12"/>
<pin id="110" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/13 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sext_ln21_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln21_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="15" slack="0"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/13 "/>
</bind>
</comp>

<comp id="124" class="1004" name="result_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/13 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="12"/>
<pin id="132" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="zext_ln18_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="33" slack="1"/>
<pin id="137" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="140" class="1005" name="add_ln18_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="1"/>
<pin id="142" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="145" class="1005" name="sext_ln21_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="18" slack="1"/>
<pin id="147" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="150" class="1005" name="zext_ln20_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="1"/>
<pin id="152" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="155" class="1005" name="v_9_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="8"/>
<pin id="157" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="v_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="34" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="40" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="50" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="34" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="56" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="46" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="34" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="76" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="100" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="112" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="40" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="138"><net_src comp="56" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="143"><net_src comp="64" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="148"><net_src comp="76" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="153"><net_src comp="90" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="158"><net_src comp="70" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_7 | {1 }
  - Chain level:
	State 1
		zext_ln18 : 1
		add_ln18 : 1
		v_9 : 2
		sext_ln21 : 1
		add_ln21 : 1
		zext_ln20 : 2
		srem_ln20 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		trunc_ln20 : 1
		or_ln21 : 2
		sext_ln21_1 : 2
		select_ln21 : 1
		result : 3
		ret_ln24 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   urem   |      grp_fu_70      |   406   |   245   |
|----------|---------------------|---------|---------|
|   srem   |      grp_fu_94      |   226   |   137   |
|----------|---------------------|---------|---------|
|          |    add_ln18_fu_64   |    0    |    40   |
|    add   |    add_ln21_fu_84   |    0    |    23   |
|          |    result_fu_124    |    0    |    23   |
|----------|---------------------|---------|---------|
|  select  |  select_ln21_fu_116 |    0    |    16   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln18_fu_50   |    0    |    11   |
|----------|---------------------|---------|---------|
|    or    |    or_ln21_fu_107   |    0    |    8    |
|----------|---------------------|---------|---------|
|   read   | p_7_read_read_fu_34 |    0    |    0    |
|          |  p_read_read_fu_40  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      v_5_fu_46      |    0    |    0    |
|   trunc  |  trunc_ln11_fu_100  |    0    |    0    |
|          |  trunc_ln20_fu_103  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln18_fu_56   |    0    |    0    |
|   zext   |  zext_ln18_1_fu_60  |    0    |    0    |
|          |   zext_ln21_fu_80   |    0    |    0    |
|          |   zext_ln20_fu_90   |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln21_fu_76   |    0    |    0    |
|          |  sext_ln21_1_fu_112 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   632   |   503   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln18_reg_140|   33   |
|  p_read_reg_130 |    8   |
|sext_ln21_reg_145|   18   |
|   v_9_reg_155   |    1   |
|zext_ln18_reg_135|   33   |
|zext_ln20_reg_150|   18   |
+-----------------+--------+
|      Total      |   111  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_70 |  p0  |   2  |   1  |    2   ||    9    |
| grp_fu_70 |  p1  |   2  |  33  |   66   ||    9    |
| grp_fu_94 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_94 |  p1  |   2  |  18  |   36   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   122  ||  6.352  ||    36   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   632  |   503  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   743  |   539  |
+-----------+--------+--------+--------+
