// Seed: 3464069456
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply1 _id_7,
    input tri id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wire id_11
);
  logic [-1 : id_7] id_13;
  logic \id_14 ;
  ;
  assign id_1 = 1 == id_8;
  module_0 modCall_1 (
      \id_14 ,
      \id_14 ,
      id_13
  );
endmodule
