

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler      warp_limiting:2:1:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_TZDNRn
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eReCLZ"
Running: cat _ptx_eReCLZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_P55m4B
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_P55m4B --output-file  /dev/null 2> _ptx_eReCLZinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eReCLZ _ptx2_P55m4B _ptx_eReCLZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3840 (ipc= 7.7) sim_rate=1920 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 07:00:40 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(11,0,0) tid=(429,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2201,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2202,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2207,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2207,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2208,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2208,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2219,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2220,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2221,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2222,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2225,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2226,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2233,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2234,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2236,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2237,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2241,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2242,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2246,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2247,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2252,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2253,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2258,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2259,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2263,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2264,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2269,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2270,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(22,0,0) tid=(452,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2865,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2866,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2874,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2875,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2880,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2880,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2881,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2881,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2892,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2895,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2898,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2905,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2908,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2914,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2918,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2925,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2930,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2936,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2945,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 254091 (ipc=84.7) sim_rate=84697 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:00:41 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(56,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3359,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3362,0), 1 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(50,0,0) tid=(406,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3372,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3374,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3374,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3375,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3379,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3381,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3387,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3388,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3393,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3399,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3710,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3711,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3716,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3716,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3717,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3720,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3724,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3728,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3738,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3738,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3740,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3744,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3754,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3886,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4043,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4065,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8283
gpu_sim_insn = 450436
gpu_ipc =      54.3808
gpu_tot_sim_cycle = 8283
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      54.3808
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 539
	L1I_total_cache_miss_rate = 0.0582
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 52, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 64, Miss_rate = 0.372, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 58, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 58, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 298
	L1D_total_cache_miss_rate = 0.2690
	L1D_total_cache_pending_hits = 719
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0147
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 268
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2011
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8717
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 23, 23, 23, 23, 23, 23, 23, 23, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 268
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:22527	W0_Scoreboard:84203	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2144 {8:268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36448 {136:268,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 293 
averagemflatency = 261 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8282 
mrq_lat_table:269 	11 	20 	14 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	335 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	262 	21 	0 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1832      1826      3296      3640      2650      5349         0      7454      8252         0         0         0      1796         0 
dram[1]:      1141         0       862       885      2969      3332      3829         0         0         0      2950         0         0         0         0         0 
dram[2]:         0         0      1807      1843      3297      2162         0      3426      7060         0         0         0         0         0         0         0 
dram[3]:         0         0       866       878      3304      3319         0      3019         0      6529         0      5743         0         0         0         0 
dram[4]:         0         0      1813      1801      3376      3632         0      2341      3762         0         0         0         0         0         0         0 
dram[5]:         0         0       874       882      2969      3318         0      7522         0         0      7857      3359         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1297    none         260       265       267       221       193       126    none         125       126    none      none      none         268    none  
dram[1]:          0    none         260       263       233       232       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         260       264       234       221    none         171       125    none      none      none      none      none      none      none  
dram[3]:     none      none         260       279       205       264    none         263    none         125    none         126    none      none      none      none  
dram[4]:     none      none         260       268       224       267    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         261       262       208       230    none         268    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       280       293       284       268       252         0       251       252         0         0         0       268         0
dram[1]:          0         0       268       280       275       273       270         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       278       292       284         0       267       251         0         0         0         0         0         0         0
dram[3]:          0         0       268       278       268       276         0       268         0       251         0       252         0         0         0         0
dram[4]:          0         0       268       289       265       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       271       278       273       271         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10933 n_nop=10803 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02122
n_activity=863 dram_eff=0.2688
bk0: 6a 10863i bk1: 0a 10935i bk2: 28a 10861i bk3: 28a 10833i bk4: 16a 10855i bk5: 18a 10822i bk6: 6a 10898i bk7: 2a 10908i bk8: 0a 10931i bk9: 2a 10908i bk10: 2a 10907i bk11: 0a 10928i bk12: 0a 10931i bk13: 0a 10932i bk14: 2a 10917i bk15: 0a 10932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0211287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10933 n_nop=10817 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01994
n_activity=759 dram_eff=0.2872
bk0: 4a 10915i bk1: 0a 10935i bk2: 28a 10859i bk3: 28a 10837i bk4: 18a 10866i bk5: 16a 10875i bk6: 6a 10896i bk7: 0a 10931i bk8: 0a 10931i bk9: 0a 10931i bk10: 4a 10891i bk11: 0a 10931i bk12: 0a 10931i bk13: 0a 10932i bk14: 0a 10932i bk15: 0a 10936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0070429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f7e0751dfd0 :  mf: uid= 16574, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8280), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10933 n_nop=10824 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01848
n_activity=636 dram_eff=0.3176
bk0: 0a 10934i bk1: 0a 10936i bk2: 28a 10860i bk3: 28a 10832i bk4: 14a 10842i bk5: 20a 10811i bk6: 0a 10931i bk7: 4a 10901i bk8: 2a 10907i bk9: 0a 10929i bk10: 0a 10930i bk11: 0a 10931i bk12: 0a 10932i bk13: 0a 10932i bk14: 0a 10932i bk15: 0a 10934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0143602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10933 n_nop=10826 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01829
n_activity=736 dram_eff=0.2717
bk0: 0a 10933i bk1: 0a 10934i bk2: 28a 10860i bk3: 32a 10830i bk4: 16a 10869i bk5: 12a 10896i bk6: 0a 10935i bk7: 4a 10914i bk8: 0a 10933i bk9: 2a 10910i bk10: 0a 10931i bk11: 2a 10908i bk12: 0a 10931i bk13: 0a 10931i bk14: 0a 10932i bk15: 0a 10933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00457331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10933 n_nop=10828 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01811
n_activity=630 dram_eff=0.3143
bk0: 0a 10934i bk1: 0a 10936i bk2: 28a 10860i bk3: 32a 10820i bk4: 18a 10860i bk5: 14a 10862i bk6: 0a 10932i bk7: 2a 10917i bk8: 2a 10909i bk9: 0a 10930i bk10: 0a 10930i bk11: 0a 10930i bk12: 0a 10931i bk13: 0a 10933i bk14: 0a 10933i bk15: 0a 10933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0159151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10933 n_nop=10820 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01939
n_activity=733 dram_eff=0.2892
bk0: 0a 10934i bk1: 0a 10936i bk2: 28a 10859i bk3: 32a 10823i bk4: 16a 10846i bk5: 16a 10872i bk6: 0a 10932i bk7: 2a 10915i bk8: 0a 10930i bk9: 0a 10932i bk10: 2a 10910i bk11: 4a 10894i bk12: 0a 10931i bk13: 0a 10932i bk14: 0a 10933i bk15: 0a 10933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00658557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 26, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 346
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8699
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1576
icnt_total_pkts_simt_to_mem=377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9
	minimum = 6
	maximum = 34
Network latency average = 8.60983
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.78341
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00309424
	minimum = 0.00229385 (at node 2)
	maximum = 0.00845104 (at node 1)
Accepted packet rate average = 0.00309424
	minimum = 0.00229385 (at node 2)
	maximum = 0.00845104 (at node 1)
Injected flit rate average = 0.00873275
	minimum = 0.00229385 (at node 2)
	maximum = 0.0304238 (at node 15)
Accepted flit rate average= 0.00873275
	minimum = 0.00277677 (at node 18)
	maximum = 0.0270433 (at node 1)
Injected packet length average = 2.82225
Accepted packet length average = 2.82225
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.60983 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.78341 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00309424 (1 samples)
	minimum = 0.00229385 (1 samples)
	maximum = 0.00845104 (1 samples)
Accepted packet rate average = 0.00309424 (1 samples)
	minimum = 0.00229385 (1 samples)
	maximum = 0.00845104 (1 samples)
Injected flit rate average = 0.00873275 (1 samples)
	minimum = 0.00229385 (1 samples)
	maximum = 0.0304238 (1 samples)
Accepted flit rate average = 0.00873275 (1 samples)
	minimum = 0.00277677 (1 samples)
	maximum = 0.0270433 (1 samples)
Injected packet size average = 2.82225 (1 samples)
Accepted packet size average = 2.82225 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2761 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8283)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8283)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8283)
GPGPU-Sim uArch: cycles simulated: 8783  inst.: 460100 (ipc=19.3) sim_rate=115025 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:00:42 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1861,8283), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1862,8283)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1877,8283), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1878,8283)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1890,8283), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1891,8283)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1894,8283), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1895,8283)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(19,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1960,8283), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1961,8283)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1986,8283), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1987,8283)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1998,8283), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1999,8283)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2007,8283), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2008,8283)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2008,8283), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2009,8283)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2013,8283), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2014,8283)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2017,8283), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2018,8283)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2020,8283), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2021,8283)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2026,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2026,8283), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2027,8283)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2027,8283)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2027,8283), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2028,8283)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(24,0,0) tid=(398,0,0)
GPGPU-Sim uArch: cycles simulated: 10783  inst.: 651960 (ipc=80.6) sim_rate=130392 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:00:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2675,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2675,8283), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2676,8283)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2676,8283)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2680,8283), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2681,8283)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2682,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2690,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2702,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2703,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2711,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2712,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2716,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2718,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2722,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2723,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2731,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2751,8283), 2 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(59,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3342,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3346,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3347,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3352,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3353,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3353,8283), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3356,8283), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(47,0,0) tid=(384,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3365,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3369,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3370,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3372,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3374,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3374,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3377,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3383,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3584,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3675,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3679,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3688,8283), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3689,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3694,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3695,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3703,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3708,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3710,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3715,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3717,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3720,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3722,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3728,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3730,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3915,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4017,8283), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4018
gpu_sim_insn = 450228
gpu_ipc =     112.0528
gpu_tot_sim_cycle = 12301
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      73.2188
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=180132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 599
	L1I_total_cache_miss_rate = 0.0326
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 140, Miss = 36, Miss_rate = 0.257, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[1]: Access = 248, Miss = 88, Miss_rate = 0.355, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 140, Miss = 36, Miss_rate = 0.257, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[3]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[4]: Access = 148, Miss = 38, Miss_rate = 0.257, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[5]: Access = 152, Miss = 41, Miss_rate = 0.270, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[6]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 132, Miss = 34, Miss_rate = 0.258, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 132, Miss = 34, Miss_rate = 0.258, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 132, Miss = 34, Miss_rate = 0.258, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[13]: Access = 152, Miss = 40, Miss_rate = 0.263, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 92, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 583
	L1D_total_cache_miss_rate = 0.2689
	L1D_total_cache_pending_hits = 1439
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4064
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17772
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 599
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 38, 38, 38, 38, 38, 38, 38, 38, 30, 30, 30, 43, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 518
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:402	W0_Idle:42133	W0_Scoreboard:161496	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4144 {8:518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70448 {136:518,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 293 
averagemflatency = 247 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12011 
mrq_lat_table:483 	20 	30 	21 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110 	514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	664 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	507 	26 	0 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1832      1826      3296      3640      2650      5349         0      7454      8252         0         0         0      1796         0 
dram[1]:      1141         0       862       885      2969      3332      3829         0         0         0      2950         0         0         0         0         0 
dram[2]:       309         0      1807      1843      3297      2162         0      3426      7060         0         0         0         0      1496         0         0 
dram[3]:         0         0       866       878      3304      3319         0      3019         0      6529         0      5743         0         0         0         0 
dram[4]:         0         0      1813      1801      3376      3632         0      2341      3762         0         0         0         0         0         0         0 
dram[5]:         0         0       874       882      2969      3318         0      7522         0         0      7857      3359         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 571/48 = 11.895833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         2         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
chip skew: 7/3 = 2.33
average mf latency per bank:
dram[0]:       1297    none         270       275       266       270       228       126    none         125       126    none      none      none         268    none  
dram[1]:          0    none         270       263       265       267       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         260       274       267       270    none         217       125    none      none      none      none         781    none      none  
dram[3]:     none      none         260       288       270       262    none         474    none         125    none         126    none      none      none      none  
dram[4]:     none      none         260       285       274       267    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         261       271       261       276    none         408    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       280       293       284       268       252         0       251       252         0         0         0       268         0
dram[1]:          0         0       268       280       275       276       270         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       278       292       284         0       267       251         0         0         0         0       271         0         0
dram[3]:          0         0       268       278       271       283         0       268         0       251         0       252         0         0         0         0
dram[4]:          0         0       268       289       267       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       271       278       273       285         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16236 n_nop=16026 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02414
n_activity=1291 dram_eff=0.3036
bk0: 6a 16166i bk1: 0a 16238i bk2: 28a 16164i bk3: 28a 16136i bk4: 56a 16067i bk5: 58a 15991i bk6: 6a 16201i bk7: 2a 16211i bk8: 0a 16234i bk9: 2a 16211i bk10: 2a 16210i bk11: 0a 16231i bk12: 0a 16234i bk13: 0a 16235i bk14: 2a 16220i bk15: 0a 16235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0153363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16236 n_nop=16044 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02279
n_activity=1164 dram_eff=0.3179
bk0: 4a 16218i bk1: 0a 16238i bk2: 28a 16162i bk3: 28a 16140i bk4: 56a 16076i bk5: 54a 16078i bk6: 6a 16199i bk7: 0a 16234i bk8: 0a 16234i bk9: 0a 16234i bk10: 4a 16194i bk11: 0a 16234i bk12: 0a 16234i bk13: 0a 16235i bk14: 0a 16235i bk15: 0a 16239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00609756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16236 n_nop=16039 n_act=9 n_pre=1 n_req=97 n_rd=180 n_write=7 bw_util=0.02304
n_activity=1160 dram_eff=0.3224
bk0: 4a 16217i bk1: 0a 16238i bk2: 28a 16163i bk3: 28a 16135i bk4: 56a 16054i bk5: 56a 15994i bk6: 0a 16234i bk7: 4a 16204i bk8: 2a 16210i bk9: 0a 16232i bk10: 0a 16233i bk11: 0a 16234i bk12: 0a 16236i bk13: 2a 16201i bk14: 0a 16234i bk15: 0a 16236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0144124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16236 n_nop=16049 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02217
n_activity=1144 dram_eff=0.3147
bk0: 0a 16236i bk1: 0a 16237i bk2: 28a 16163i bk3: 32a 16133i bk4: 56a 16073i bk5: 52a 16057i bk6: 0a 16238i bk7: 4a 16217i bk8: 0a 16236i bk9: 2a 16213i bk10: 0a 16234i bk11: 2a 16211i bk12: 0a 16234i bk13: 0a 16234i bk14: 0a 16235i bk15: 0a 16236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00622074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16236 n_nop=16051 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02205
n_activity=1089 dram_eff=0.3287
bk0: 0a 16237i bk1: 0a 16239i bk2: 28a 16163i bk3: 32a 16123i bk4: 58a 16074i bk5: 54a 16050i bk6: 0a 16235i bk7: 2a 16220i bk8: 2a 16212i bk9: 0a 16233i bk10: 0a 16233i bk11: 0a 16233i bk12: 0a 16234i bk13: 0a 16236i bk14: 0a 16236i bk15: 0a 16236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0115176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16236 n_nop=16045 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02267
n_activity=1168 dram_eff=0.3151
bk0: 0a 16237i bk1: 0a 16239i bk2: 28a 16162i bk3: 32a 16126i bk4: 56a 16059i bk5: 54a 16060i bk6: 0a 16235i bk7: 2a 16218i bk8: 0a 16233i bk9: 0a 16235i bk10: 2a 16213i bk11: 4a 16197i bk12: 0a 16234i bk13: 0a 16235i bk14: 0a 16236i bk15: 0a 16236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00603597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 46, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 686
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7872
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3036
icnt_total_pkts_simt_to_mem=777
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.575
	minimum = 6
	maximum = 33
Network latency average = 8.35294
	minimum = 6
	maximum = 33
Slowest packet = 705
Flit latency average = 6.60161
	minimum = 6
	maximum = 33
Slowest flit = 1966
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00626809
	minimum = 0.00447984 (at node 7)
	maximum = 0.0134395 (at node 19)
Accepted packet rate average = 0.00626809
	minimum = 0.00447984 (at node 7)
	maximum = 0.0134395 (at node 19)
Injected flit rate average = 0.0171451
	minimum = 0.00447984 (at node 7)
	maximum = 0.0652066 (at node 19)
Accepted flit rate average= 0.0171451
	minimum = 0.00597312 (at node 18)
	maximum = 0.0293678 (at node 5)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7875 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Network latency average = 8.48138 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 6.69251 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00468117 (2 samples)
	minimum = 0.00338685 (2 samples)
	maximum = 0.0109453 (2 samples)
Accepted packet rate average = 0.00468117 (2 samples)
	minimum = 0.00338685 (2 samples)
	maximum = 0.0109453 (2 samples)
Injected flit rate average = 0.0129389 (2 samples)
	minimum = 0.00338685 (2 samples)
	maximum = 0.0478152 (2 samples)
Accepted flit rate average = 0.0129389 (2 samples)
	minimum = 0.00437495 (2 samples)
	maximum = 0.0282056 (2 samples)
Injected packet size average = 2.76403 (2 samples)
Accepted packet size average = 2.76403 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180132 (inst/sec)
gpgpu_simulation_rate = 2460 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12301)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12301)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12301)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12301)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 12801  inst.: 937272 (ipc=73.2) sim_rate=156212 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:00:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1140,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1140,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1140,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1140,12301), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1141,12301)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1141,12301)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1141,12301)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1141,12301)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1146,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1146,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1146,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1146,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1146,12301), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1147,12301)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1147,12301)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1147,12301)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1147,12301)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1147,12301)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1152,12301), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1153,12301)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 14301  inst.: 1102582 (ipc=101.0) sim_rate=157511 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:00:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2020,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2020,12301), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2021,12301)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2021,12301)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2026,12301), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2027,12301)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2027,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2027,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2027,12301), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2028,12301)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2028,12301)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2028,12301)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(44,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2035,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2035,12301), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2036,12301)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2036,12301)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2086,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2092,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2093,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2102,12301), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(41,0,0) tid=(501,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2472,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2478,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2481,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2485,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2486,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2494,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2495,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2499,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2519,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2524,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2526,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2527,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2536,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2538,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2778,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2928,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2929,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2944,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2947,12301), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(60,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2952,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2970,12301), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2974,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3165,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3235,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3238,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3238,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3239,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3241,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3246,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 16801  inst.: 1351965 (ipc=100.3) sim_rate=168995 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:00:46 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7503,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7737,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8026,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8256,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8306,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8395,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8513,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8961,12301), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9362,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9442,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9587,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9673,12301), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 9674
gpu_sim_insn = 456218
gpu_ipc =      47.1592
gpu_tot_sim_cycle = 21975
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      61.7466
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=169610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 619
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 411, Miss = 145, Miss_rate = 0.353, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[1]: Access = 328, Miss = 108, Miss_rate = 0.329, Pending_hits = 145, Reservation_fails = 0
	L1D_cache_core[2]: Access = 666, Miss = 245, Miss_rate = 0.368, Pending_hits = 150, Reservation_fails = 0
	L1D_cache_core[3]: Access = 228, Miss = 59, Miss_rate = 0.259, Pending_hits = 158, Reservation_fails = 0
	L1D_cache_core[4]: Access = 318, Miss = 101, Miss_rate = 0.318, Pending_hits = 127, Reservation_fails = 0
	L1D_cache_core[5]: Access = 340, Miss = 108, Miss_rate = 0.318, Pending_hits = 158, Reservation_fails = 0
	L1D_cache_core[6]: Access = 426, Miss = 150, Miss_rate = 0.352, Pending_hits = 128, Reservation_fails = 0
	L1D_cache_core[7]: Access = 291, Miss = 95, Miss_rate = 0.326, Pending_hits = 117, Reservation_fails = 0
	L1D_cache_core[8]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 146, Reservation_fails = 0
	L1D_cache_core[9]: Access = 204, Miss = 52, Miss_rate = 0.255, Pending_hits = 140, Reservation_fails = 0
	L1D_cache_core[10]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 146, Reservation_fails = 0
	L1D_cache_core[11]: Access = 302, Miss = 100, Miss_rate = 0.331, Pending_hits = 115, Reservation_fails = 0
	L1D_cache_core[12]: Access = 327, Miss = 105, Miss_rate = 0.321, Pending_hits = 145, Reservation_fails = 0
	L1D_cache_core[13]: Access = 338, Miss = 109, Miss_rate = 0.322, Pending_hits = 139, Reservation_fails = 0
	L1D_cache_core[14]: Access = 291, Miss = 94, Miss_rate = 0.323, Pending_hits = 116, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1575
	L1D_total_cache_miss_rate = 0.3223
	L1D_total_cache_pending_hits = 2039
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0045
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1047
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6595
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 528
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30228
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 619
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 75, 75, 75, 507, 75, 75, 75, 75, 75, 75, 75, 481, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 53, 53, 53, 53, 53, 53, 53, 53, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1047
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:575	W0_Idle:98442	W0_Scoreboard:288588	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8376 {8:1047,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142392 {136:1047,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 293 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 21974 
mrq_lat_table:1034 	23 	56 	43 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	929 	717 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1706 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1015 	47 	0 	0 	0 	0 	0 	1 	6 	22 	150 	405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         2         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         2         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1832      1826      3296      3640      2650      5349      2654      7454      8252      3768      5191      7272      1796      3410 
dram[1]:      1141      1288       862       885      2969      3332      3829      2257      2229      3397      2950      3394      3688      2635         0      3413 
dram[2]:       309      5335      1807      1843      3297      3998      3122      3426      7060      3054      2962      4018      6000      1496         0      1565 
dram[3]:         0         0       866       878      3304      3319      2301      3019      2597      6529      3032      5743         0      5000         0         0 
dram[4]:      2101      1879      1813      1801      3376      3632      2171      2341      3762      3741      3460      2638      8068      2922         0         0 
dram[5]:         0         0      2745       882      2969      3318      2021      7522      2197      2868      7857      3359      5413      7710         0      3493 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  5.666667  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.333333  6.000000  3.000000  2.000000      -nan  1.000000 
average row locality = 1174/119 = 9.865546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         8         3         2         1         0         0 
total reads: 244
min_bank_accesses = 0!
chip skew: 50/35 = 1.43
average mf latency per bank:
dram[0]:       1297    none         423       438       412       406       308       224       123       131       150       148       126       126       268       268
dram[1]:          0       268       435       407       352       448       310       226       140       132       167       125       124       268    none         273
dram[2]:          0       268       395       438       376       414       261       228       150       138       156       138       176       781    none         268
dram[3]:     none      none         404       450       385       364       272       302       123       147       123       147    none         176    none      none  
dram[4]:        267       268       395       455       380       423       257       231       136       162       125       133       124       268    none      none  
dram[5]:     none      none         397       426       372       407       220       255       137       133       150       172       172       125    none         268
maximum mf latency per bank:
dram[0]:        278         0       268       280       293       284       268       260       252       253       267       252       252       252       268       268
dram[1]:          0       268       268       280       275       276       277       269       282       259       280       261       251       268         0       273
dram[2]:          0       268       277       278       292       284       268       277       277       253       268       252       268       271         0       268
dram[3]:          0         0       268       278       271       283       268       277       252       251       251       252         0       268         0         0
dram[4]:        267       268       277       289       267       282       269       268       259       277       259       277       252       268         0         0
dram[5]:          0         0       277       278       273       285       268       268       269       260       277       252       265       251         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29005 n_nop=28629 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02462
n_activity=2589 dram_eff=0.2758
bk0: 6a 28932i bk1: 0a 29005i bk2: 28a 28933i bk3: 28a 28905i bk4: 64a 28820i bk5: 60a 28756i bk6: 34a 28880i bk7: 22a 28901i bk8: 18a 28861i bk9: 18a 28848i bk10: 22a 28805i bk11: 6a 28941i bk12: 2a 28981i bk13: 2a 28968i bk14: 2a 28986i bk15: 2a 28985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0115497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80258b80, atomic=0 1 entries : 0x7f7e04623d40 :  mf: uid= 46742, sid02:w23, part=1, addr=0x80258be0, load , size=32, unknown  status = IN_PARTITION_DRAM (21972), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29005 n_nop=28619 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.02475
n_activity=2801 dram_eff=0.2563
bk0: 4a 28984i bk1: 2a 28988i bk2: 28a 28929i bk3: 28a 28912i bk4: 60a 28840i bk5: 60a 28840i bk6: 38a 28827i bk7: 26a 28900i bk8: 20a 28805i bk9: 16a 28873i bk10: 18a 28818i bk11: 10a 28900i bk12: 4a 28962i bk13: 2a 28983i bk14: 0a 29000i bk15: 2a 28982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00648164
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29005 n_nop=28625 n_act=28 n_pre=13 n_req=188 n_rd=302 n_write=37 bw_util=0.02338
n_activity=2870 dram_eff=0.2362
bk0: 4a 28986i bk1: 2a 28993i bk2: 30a 28907i bk3: 28a 28907i bk4: 60a 28812i bk5: 64a 28701i bk6: 18a 28941i bk7: 32a 28820i bk8: 26a 28722i bk9: 10a 28902i bk10: 10a 28902i bk11: 10a 28917i bk12: 4a 28953i bk13: 2a 28967i bk14: 0a 29001i bk15: 2a 28989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0120324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29005 n_nop=28657 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02282
n_activity=2563 dram_eff=0.2583
bk0: 0a 29005i bk1: 0a 29007i bk2: 28a 28933i bk3: 32a 28904i bk4: 64a 28828i bk5: 58a 28816i bk6: 24a 28916i bk7: 32a 28862i bk8: 12a 28908i bk9: 12a 28905i bk10: 12a 28903i bk11: 18a 28844i bk12: 0a 29001i bk13: 4a 28951i bk14: 0a 29000i bk15: 0a 29004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00506809
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29005 n_nop=28635 n_act=20 n_pre=6 n_req=191 n_rd=306 n_write=38 bw_util=0.02372
n_activity=2673 dram_eff=0.2574
bk0: 2a 28990i bk1: 2a 28990i bk2: 30a 28904i bk3: 32a 28892i bk4: 62a 28836i bk5: 56a 28816i bk6: 28a 28887i bk7: 32a 28855i bk8: 12a 28898i bk9: 14a 28839i bk10: 12a 28868i bk11: 18a 28807i bk12: 4a 28961i bk13: 2a 28986i bk14: 0a 29002i bk15: 0a 29003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0113429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29005 n_nop=28606 n_act=19 n_pre=6 n_req=212 n_rd=324 n_write=50 bw_util=0.02579
n_activity=2922 dram_eff=0.256
bk0: 0a 29005i bk1: 0a 29007i bk2: 30a 28902i bk3: 32a 28893i bk4: 62a 28817i bk5: 64a 28760i bk6: 26a 28896i bk7: 30a 28886i bk8: 22a 28824i bk9: 30a 28750i bk10: 16a 28837i bk11: 6a 28949i bk12: 2a 28968i bk13: 2a 28979i bk14: 0a 29005i bk15: 2a 28988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00692984

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 221
L2_cache_bank[1]: Access = 128, Miss = 69, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 169, Miss = 86, Miss_rate = 0.509, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 154, Miss = 75, Miss_rate = 0.487, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 125, Miss = 70, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 134, Miss = 78, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 127, Miss = 75, Miss_rate = 0.591, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 139, Miss = 78, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1728
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5382
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=6274
icnt_total_pkts_simt_to_mem=2312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.45058
	minimum = 6
	maximum = 20
Network latency average = 7.40451
	minimum = 6
	maximum = 18
Slowest packet = 1754
Flit latency average = 6.15232
	minimum = 6
	maximum = 18
Slowest flit = 4863
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00797862
	minimum = 0.00186066 (at node 9)
	maximum = 0.022638 (at node 2)
Accepted packet rate average = 0.00797862
	minimum = 0.00186066 (at node 9)
	maximum = 0.022638 (at node 2)
Injected flit rate average = 0.0182735
	minimum = 0.00186066 (at node 9)
	maximum = 0.0383502 (at node 15)
Accepted flit rate average= 0.0182735
	minimum = 0.00930329 (at node 9)
	maximum = 0.0602646 (at node 2)
Injected packet length average = 2.29031
Accepted packet length average = 2.29031
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.34186 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29 (3 samples)
Network latency average = 8.12243 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Flit latency average = 6.51245 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00578032 (3 samples)
	minimum = 0.00287812 (3 samples)
	maximum = 0.0148429 (3 samples)
Accepted packet rate average = 0.00578032 (3 samples)
	minimum = 0.00287812 (3 samples)
	maximum = 0.0148429 (3 samples)
Injected flit rate average = 0.0147171 (3 samples)
	minimum = 0.00287812 (3 samples)
	maximum = 0.0446602 (3 samples)
Accepted flit rate average = 0.0147171 (3 samples)
	minimum = 0.00601773 (3 samples)
	maximum = 0.0388919 (3 samples)
Injected packet size average = 2.54607 (3 samples)
Accepted packet size average = 2.54607 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 169610 (inst/sec)
gpgpu_simulation_rate = 2746 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,21975)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,21975)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,21975)
GPGPU-Sim uArch: cycles simulated: 22475  inst.: 1391988 (ipc=70.2) sim_rate=154665 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:00:47 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1152,21975), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1153,21975)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1226,21975), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1227,21975)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1235,21975), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1236,21975)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1236,21975), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1237,21975)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1252,21975), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1253,21975)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1254,21975), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1255,21975)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1323,21975), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1324,21975)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1373,21975), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1374,21975)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1404,21975), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1405,21975)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1414,21975), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1415,21975)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(21,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1486,21975), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1487,21975)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1544,21975), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1545,21975)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1551,21975), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1552,21975)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1559,21975), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1560,21975)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1632,21975), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1633,21975)
GPGPU-Sim uArch: cycles simulated: 23975  inst.: 1560546 (ipc=101.8) sim_rate=156054 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:00:48 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2114,21975), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2115,21975)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2160,21975), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2161,21975)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2203,21975), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2204,21975)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2221,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2228,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2244,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2287,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2293,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2297,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2304,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2308,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2317,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2339,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2413,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2427,21975), 2 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(56,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2547,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2556,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2647,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2656,21975), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2678,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2688,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2706,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2715,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2730,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2746,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2749,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2768,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2788,21975), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(59,0,0) tid=(421,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2848,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2886,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2910,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2952,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2965,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2977,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3009,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3020,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3066,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3103,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3112,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3142,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3163,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3168,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3174,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3186,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3240,21975), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3356,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3418,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3466,21975), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3467
gpu_sim_insn = 452904
gpu_ipc =     130.6328
gpu_tot_sim_cycle = 25442
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      71.1338
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=180978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 619
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 535, Miss = 211, Miss_rate = 0.394, Pending_hits = 152, Reservation_fails = 0
	L1D_cache_core[1]: Access = 428, Miss = 153, Miss_rate = 0.357, Pending_hits = 187, Reservation_fails = 0
	L1D_cache_core[2]: Access = 782, Miss = 301, Miss_rate = 0.385, Pending_hits = 193, Reservation_fails = 0
	L1D_cache_core[3]: Access = 344, Miss = 120, Miss_rate = 0.349, Pending_hits = 200, Reservation_fails = 0
	L1D_cache_core[4]: Access = 430, Miss = 156, Miss_rate = 0.363, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[5]: Access = 460, Miss = 170, Miss_rate = 0.370, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 538, Miss = 203, Miss_rate = 0.377, Pending_hits = 171, Reservation_fails = 0
	L1D_cache_core[7]: Access = 423, Miss = 162, Miss_rate = 0.383, Pending_hits = 147, Reservation_fails = 0
	L1D_cache_core[8]: Access = 336, Miss = 113, Miss_rate = 0.336, Pending_hits = 194, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 110, Miss_rate = 0.348, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[10]: Access = 364, Miss = 143, Miss_rate = 0.393, Pending_hits = 181, Reservation_fails = 0
	L1D_cache_core[11]: Access = 434, Miss = 172, Miss_rate = 0.396, Pending_hits = 157, Reservation_fails = 0
	L1D_cache_core[12]: Access = 479, Miss = 179, Miss_rate = 0.374, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 454, Miss = 168, Miss_rate = 0.370, Pending_hits = 182, Reservation_fails = 0
	L1D_cache_core[14]: Access = 427, Miss = 160, Miss_rate = 0.375, Pending_hits = 171, Reservation_fails = 0
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2521
	L1D_total_cache_miss_rate = 0.3735
	L1D_total_cache_pending_hits = 2693
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1309
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9251
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40348
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 619
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 118, 105, 105, 118, 537, 105, 105, 105, 105, 105, 118, 118, 511, 105, 118, 88, 88, 75, 88, 88, 75, 88, 75, 68, 68, 68, 68, 68, 68, 81, 81, 60, 60, 60, 73, 60, 60, 60, 73, 60, 73, 60, 60, 60, 60, 73, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1309
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:796	W0_Idle:105010	W0_Scoreboard:358295	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10472 {8:1309,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 178024 {136:1309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 293 
averagemflatency = 183 
max_icnt2mem_latency = 52 
max_icnt2sh_latency = 25441 
mrq_lat_table:1034 	23 	56 	43 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2055 	717 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2703 	107 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1268 	56 	0 	0 	0 	0 	0 	1 	6 	22 	150 	1269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         2         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         2         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       609         0      1832      1826      3296      3640      2650      5349      2654      7454      8252      3768      5191      7272      1796      3410 
dram[1]:      1141      1288       862       885      2969      3332      3829      2257      2229      3397      2950      3394      3688      2635         0      3413 
dram[2]:       309      5335      1807      1843      3297      3998      3122      3426      7060      3054      2962      4018      6000      1496         0      1565 
dram[3]:         0         0       866       878      3304      3319      2301      3019      2597      6529      3032      5743         0      5000         0         0 
dram[4]:      2101      1879      1813      1801      3376      3632      2171      2341      3762      3741      3460      2638      8068      2922         0         0 
dram[5]:         0         0      2745       882      2969      3318      2021      7522      2197      2868      7857      3359      5413      7710         0      3493 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  5.666667  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.333333  6.000000  3.000000  2.000000      -nan  1.000000 
average row locality = 1174/119 = 9.865546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         8         3         2         1         0         0 
total reads: 244
min_bank_accesses = 0!
chip skew: 50/35 = 1.43
average mf latency per bank:
dram[0]:       1297    none         534       588       650       646       449       299       123       131       150       148       126       126       268       268
dram[1]:          0       268       595       537       527       726       438       323       140       132       167       125       124       268    none         273
dram[2]:          0       268       619       488       593       641       417       303       150       138       156       138       176     11162    none         268
dram[3]:     none      none         554       555       606       576       384       403       123       147       123       147    none         176    none      none  
dram[4]:        267       268       517       562       578       652       389       321       136       162       125       133       124       268    none      none  
dram[5]:     none      none         518       532       583       619       328       366       137       133       150       172       172       125    none         268
maximum mf latency per bank:
dram[0]:        278         0       268       280       293       284       268       260       252       253       267       252       252       252       268       268
dram[1]:          0       268       268       280       275       276       277       269       282       259       280       261       251       268         0       273
dram[2]:          0       268       277       278       292       284       268       277       277       253       268       252       268       271         0       268
dram[3]:          0         0       268       278       271       283       268       277       252       251       251       252         0       268         0         0
dram[4]:        267       268       277       289       267       282       269       268       259       277       259       277       252       268         0         0
dram[5]:          0         0       277       278       273       285       268       268       269       260       277       252       265       251         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33581 n_nop=33205 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02126
n_activity=2589 dram_eff=0.2758
bk0: 6a 33508i bk1: 0a 33581i bk2: 28a 33509i bk3: 28a 33481i bk4: 64a 33396i bk5: 60a 33332i bk6: 34a 33456i bk7: 22a 33477i bk8: 18a 33437i bk9: 18a 33424i bk10: 22a 33381i bk11: 6a 33517i bk12: 2a 33557i bk13: 2a 33544i bk14: 2a 33562i bk15: 2a 33561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00997588
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33581 n_nop=33195 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.02138
n_activity=2809 dram_eff=0.2556
bk0: 4a 33560i bk1: 2a 33564i bk2: 28a 33505i bk3: 28a 33488i bk4: 60a 33416i bk5: 60a 33416i bk6: 38a 33403i bk7: 26a 33476i bk8: 20a 33381i bk9: 16a 33449i bk10: 18a 33394i bk11: 10a 33476i bk12: 4a 33538i bk13: 2a 33559i bk14: 0a 33576i bk15: 2a 33558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0055984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33581 n_nop=33201 n_act=28 n_pre=13 n_req=188 n_rd=302 n_write=37 bw_util=0.02019
n_activity=2870 dram_eff=0.2362
bk0: 4a 33562i bk1: 2a 33569i bk2: 30a 33483i bk3: 28a 33483i bk4: 60a 33388i bk5: 64a 33277i bk6: 18a 33517i bk7: 32a 33396i bk8: 26a 33298i bk9: 10a 33478i bk10: 10a 33478i bk11: 10a 33493i bk12: 4a 33529i bk13: 2a 33543i bk14: 0a 33577i bk15: 2a 33565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0103928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33581 n_nop=33233 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.01971
n_activity=2563 dram_eff=0.2583
bk0: 0a 33581i bk1: 0a 33583i bk2: 28a 33509i bk3: 32a 33480i bk4: 64a 33404i bk5: 58a 33392i bk6: 24a 33492i bk7: 32a 33438i bk8: 12a 33484i bk9: 12a 33481i bk10: 12a 33479i bk11: 18a 33420i bk12: 0a 33577i bk13: 4a 33527i bk14: 0a 33576i bk15: 0a 33580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00437748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33581 n_nop=33211 n_act=20 n_pre=6 n_req=191 n_rd=306 n_write=38 bw_util=0.02049
n_activity=2673 dram_eff=0.2574
bk0: 2a 33566i bk1: 2a 33566i bk2: 30a 33480i bk3: 32a 33468i bk4: 62a 33412i bk5: 56a 33392i bk6: 28a 33463i bk7: 32a 33431i bk8: 12a 33474i bk9: 14a 33415i bk10: 12a 33444i bk11: 18a 33383i bk12: 4a 33537i bk13: 2a 33562i bk14: 0a 33578i bk15: 0a 33579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00979721
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33581 n_nop=33182 n_act=19 n_pre=6 n_req=212 n_rd=324 n_write=50 bw_util=0.02227
n_activity=2922 dram_eff=0.256
bk0: 0a 33581i bk1: 0a 33583i bk2: 30a 33478i bk3: 32a 33469i bk4: 62a 33393i bk5: 64a 33336i bk6: 26a 33472i bk7: 30a 33462i bk8: 22a 33400i bk9: 30a 33326i bk10: 16a 33413i bk11: 6a 33525i bk12: 2a 33544i bk13: 2a 33555i bk14: 0a 33581i bk15: 2a 33564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00598553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 88, Miss_rate = 0.319, Pending_hits = 7, Reservation_fails = 221
L2_cache_bank[1]: Access = 204, Miss = 69, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 244, Miss = 86, Miss_rate = 0.352, Pending_hits = 4, Reservation_fails = 108
L2_cache_bank[3]: Access = 217, Miss = 73, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 231, Miss = 76, Miss_rate = 0.329, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 204, Miss = 70, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 201, Miss = 78, Miss_rate = 0.388, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 201, Miss = 75, Miss_rate = 0.373, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 210, Miss = 78, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 79, Miss_rate = 0.387, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 83, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2854
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3259
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=8448
icnt_total_pkts_simt_to_mem=4302
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.14831
	minimum = 6
	maximum = 49
Network latency average = 8.05684
	minimum = 6
	maximum = 49
Slowest packet = 4727
Flit latency average = 7.21974
	minimum = 6
	maximum = 48
Slowest flit = 10997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240575
	minimum = 0.0149986 (at node 1)
	maximum = 0.0819152 (at node 20)
Accepted packet rate average = 0.0240575
	minimum = 0.0149986 (at node 1)
	maximum = 0.0819152 (at node 20)
Injected flit rate average = 0.0444829
	minimum = 0.0253822 (at node 1)
	maximum = 0.103836 (at node 20)
Accepted flit rate average= 0.0444829
	minimum = 0.0328815 (at node 22)
	maximum = 0.15835 (at node 20)
Injected packet length average = 1.84902
Accepted packet length average = 1.84902
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.29347 (4 samples)
	minimum = 6 (4 samples)
	maximum = 34 (4 samples)
Network latency average = 8.10603 (4 samples)
	minimum = 6 (4 samples)
	maximum = 33.5 (4 samples)
Flit latency average = 6.68927 (4 samples)
	minimum = 6 (4 samples)
	maximum = 33.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0103496 (4 samples)
	minimum = 0.00590823 (4 samples)
	maximum = 0.0316109 (4 samples)
Accepted packet rate average = 0.0103496 (4 samples)
	minimum = 0.00590823 (4 samples)
	maximum = 0.0316109 (4 samples)
Injected flit rate average = 0.0221586 (4 samples)
	minimum = 0.00850413 (4 samples)
	maximum = 0.0594542 (4 samples)
Accepted flit rate average = 0.0221586 (4 samples)
	minimum = 0.0127337 (4 samples)
	maximum = 0.0687565 (4 samples)
Injected packet size average = 2.141 (4 samples)
Accepted packet size average = 2.141 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 180978 (inst/sec)
gpgpu_simulation_rate = 2544 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,25442)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,25442)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,25442)
GPGPU-Sim uArch: cycles simulated: 25942  inst.: 1840360 (ipc=61.1) sim_rate=167305 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:00:49 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(9,0,0) tid=(367,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1140,25442), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1141,25442)
GPGPU-Sim uArch: cycles simulated: 27942  inst.: 1957872 (ipc=59.2) sim_rate=163156 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:00:50 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(39,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 29942  inst.: 2041292 (ipc=51.4) sim_rate=157022 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:00:51 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6506,25442), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6507,25442)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6700,25442), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6701,25442)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6781,25442), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6782,25442)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6833,25442), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6834,25442)
GPGPU-Sim uArch: cycles simulated: 32442  inst.: 2068492 (ipc=37.0) sim_rate=147749 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:00:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7194,25442), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7195,25442)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7273,25442), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7274,25442)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7334,25442), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7335,25442)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7376,25442), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7377,25442)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7685,25442), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7686,25442)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8062,25442), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8063,25442)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8505,25442), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8506,25442)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8602,25442), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8603,25442)
GPGPU-Sim uArch: cycles simulated: 34442  inst.: 2130020 (ipc=35.6) sim_rate=142001 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:00:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9027,25442), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9028,25442)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9164,25442), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9165,25442)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9235,25442), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9236,25442)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(59,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10290,25442), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10291,25442)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10939,25442), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10940,25442)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10984,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11022,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11133,25442), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 36942  inst.: 2213967 (ipc=35.1) sim_rate=138372 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:00:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12425,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13000,25442), 2 CTAs running
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 39942  inst.: 2245142 (ipc=30.0) sim_rate=132067 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:00:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14686,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14756,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14928,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15051,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15208,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15296,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15742,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15926,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16641,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16942,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17652,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18425,25442), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 43942  inst.: 2266606 (ipc=24.7) sim_rate=125922 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:00:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19329,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19356,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19761,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20049,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20227,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20264,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20637,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20956,25442), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21758,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22966,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48942  inst.: 2322331 (ipc=21.8) sim_rate=122227 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:00:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24290,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24762,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24867,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25181,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25219,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25506,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26234,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27799,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28456,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(38,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29159,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29841,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 55442  inst.: 2339254 (ipc=17.6) sim_rate=116962 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:00:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30213,25442), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32872,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33720,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37007,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38244,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38300,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39586,25442), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 39587
gpu_sim_insn = 547599
gpu_ipc =      13.8328
gpu_tot_sim_cycle = 65029
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      36.2513
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 306
gpu_total_sim_rate=117869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2007, Miss = 833, Miss_rate = 0.415, Pending_hits = 176, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2394, Miss = 971, Miss_rate = 0.406, Pending_hits = 206, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2463, Miss = 1012, Miss_rate = 0.411, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1328, Miss = 520, Miss_rate = 0.392, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2865, Miss = 1190, Miss_rate = 0.415, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1718, Miss = 692, Miss_rate = 0.403, Pending_hits = 208, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2306, Miss = 932, Miss_rate = 0.404, Pending_hits = 188, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2300, Miss = 971, Miss_rate = 0.422, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2243, Miss = 894, Miss_rate = 0.399, Pending_hits = 208, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2532, Miss = 1018, Miss_rate = 0.402, Pending_hits = 202, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1928, Miss = 787, Miss_rate = 0.408, Pending_hits = 188, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2217, Miss = 926, Miss_rate = 0.418, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2777, Miss = 1143, Miss_rate = 0.412, Pending_hits = 253, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2654, Miss = 1112, Miss_rate = 0.419, Pending_hits = 218, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2461, Miss = 992, Miss_rate = 0.403, Pending_hits = 187, Reservation_fails = 0
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 13993
	L1D_total_cache_miss_rate = 0.4092
	L1D_total_cache_pending_hits = 2982
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5338
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18765
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8655
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98883
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
567, 148, 541, 593, 148, 567, 135, 135, 135, 135, 135, 148, 148, 541, 135, 148, 524, 118, 105, 524, 118, 943, 118, 105, 91, 91, 91, 91, 523, 91, 104, 104, 75, 75, 75, 88, 75, 75, 75, 520, 75, 88, 75, 75, 533, 75, 88, 481, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 1734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5338
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2435	W0_Idle:327080	W0_Scoreboard:867499	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42704 {8:5338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 725968 {136:5338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 52 
maxdqlatency = 0 
maxmflatency = 334 
averagemflatency = 161 
max_icnt2mem_latency = 52 
max_icnt2sh_latency = 64849 
mrq_lat_table:2884 	55 	120 	217 	83 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12942 	1599 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14425 	162 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4835 	517 	1 	0 	0 	0 	0 	1 	6 	22 	150 	4099 	4910 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        17        18        34        40        22         4         4         0         2 
dram[1]:         2         1        14        14        31        31        28        31        36        26        30        16         4         8         2         2 
dram[2]:         2         2        14        14        31        29        30        18        36        49        34        42         3         3         1         3 
dram[3]:         1         3        14        16        34        29        33        27        42        43        36        30         4         2         2         1 
dram[4]:         1         1        14        16        33        28        17        22        19        41        40        14         4         3         3         1 
dram[5]:         1         2        14        16        33        28        30        26        40        30        19        58         5         4         4         3 
maximum service time to same row:
dram[0]:     11282     24522     10281      5695      3754      3640      2650      7174      2654      8155      8252      8536      5747      7272      1796      6834 
dram[1]:      6994      3460     15569     22200     17171      6214     14507     20819     10650     13559      7540     14110      8536      9950     12234     10359 
dram[2]:     11666      5335     23471     29513      3465     14575      4950      4103     16647     16105      4518      7243      6000      1653      5959     13748 
dram[3]:      5503      5381      8897     11936      5303     18804     10353      6666     12561      8047     10646      7103     14511      6488      9173      6275 
dram[4]:      9940      5736      4277     16511      4808      3632      2695      5486      3762     18129     19316      2638      8068      7509     11375      5861 
dram[5]:      1520      9365      8930      7316      5212      6603     19678      8768     10037      2868     26199     12113     11018      7710     16200      7944 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  4.444445 10.400000  3.562500 13.600000  6.272727  7.100000  3.947368  2.000000  1.833333  2.000000  2.000000 
dram[1]:  1.666667  1.000000  3.500000  3.142857  7.400000  5.000000  8.000000  8.666667  7.888889  5.846154  4.733333  4.294117  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  5.666667  2.857143  5.428571  3.461539  8.000000  3.529412  5.666667  8.875000  4.733333  6.166667  2.000000  1.714286  1.666667  2.250000 
dram[3]:  1.000000  2.333333  2.555556  4.600000 10.250000  4.750000 10.200000  6.000000 12.600000  8.000000  9.714286  8.875000  2.000000  1.428571  1.200000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.571429  5.250000  6.800000  3.928571  5.600000  6.727273  6.166667  7.000000  9.714286  1.583333  1.833333  1.666667  2.000000 
dram[5]:  1.500000  1.200000  3.285714  5.000000  9.250000  4.666667 10.400000  5.500000 11.333333 10.571428  5.142857 10.142858  2.750000  3.000000  3.000000  2.000000 
average row locality = 3366/677 = 4.971935
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        16        14        33        31        32        32         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        16        32        31        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        17        30        33        31        32         4         4         0         0 
dram[3]:         0         0         0         0         2         0        16        15        30        35        32        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        15        17        34        33        32        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        32        36        33        32         5         2         0         0 
total reads: 1023
min_bank_accesses = 0!
chip skew: 176/167 = 1.05
average mf latency per bank:
dram[0]:        788       272       832       928      1801      1923       946       762       368       367       368       337       352       362       266       268
dram[1]:        165       276       795       688      1805      1998       878       795       349       363       379       323       331       332       272       269
dram[2]:         92       295      1052       635      1958      1829       784       760       367       348       308       325       306      2999       270       268
dram[3]:        276       266       682       718      1982      1903       816       824       348       349       365       371       316       359       348       264
dram[4]:        274       268       693       673      1837      2143       832       792       348       360       359       348       305       270       269       417
dram[5]:        271       278       657       768      1930      1866       914       813       338       344       326       304       257       291       361       267
maximum mf latency per bank:
dram[0]:        282       277       278       280       293       284       288       291       283       283       285       280       283       285       268       288
dram[1]:        277       281       282       288       288       299       277       277       282       281       288       282       294       277       279       280
dram[2]:        278       288       277       307       292       288       282       292       282       278       282       293       283       291       277       282
dram[3]:        277       281       286       282       282       283       279       286       277       282       286       280       284       292       299       279
dram[4]:        282       278       290       300       287       286       282       280       286       289       334       281       290       277       278       293
dram[5]:        284       309       279       285       277       286       282       285       277       292       283       277       291       282       277       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=84697 n_act=114 n_pre=98 n_req=547 n_rd=758 n_write=168 bw_util=0.02158
n_activity=9387 dram_eff=0.1973
bk0: 12a 85670i bk1: 4a 85784i bk2: 30a 85740i bk3: 32a 85694i bk4: 86a 85427i bk5: 76a 85367i bk6: 72a 85345i bk7: 86a 85128i bk8: 70a 85175i bk9: 76a 84962i bk10: 78a 84924i bk11: 86a 84773i bk12: 16a 85612i bk13: 14a 85581i bk14: 4a 85796i bk15: 16a 85688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0167647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=84634 n_act=122 n_pre=106 n_req=570 n_rd=806 n_write=167 bw_util=0.02267
n_activity=10033 dram_eff=0.194
bk0: 10a 85731i bk1: 8a 85732i bk2: 42a 85612i bk3: 44a 85563i bk4: 72a 85543i bk5: 78a 85450i bk6: 78a 85309i bk7: 72a 85356i bk8: 78a 85038i bk9: 90a 84993i bk10: 82a 84964i bk11: 84a 84836i bk12: 26a 85461i bk13: 18a 85630i bk14: 10a 85707i bk15: 14a 85703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.011394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=84602 n_act=133 n_pre=117 n_req=577 n_rd=812 n_write=171 bw_util=0.0229
n_activity=9870 dram_eff=0.1992
bk0: 6a 85788i bk1: 24a 85609i bk2: 34a 85716i bk3: 40a 85572i bk4: 74a 85465i bk5: 86a 85261i bk6: 78a 85267i bk7: 86a 85038i bk8: 76a 85046i bk9: 76a 85055i bk10: 80a 84906i bk11: 84a 84932i bk12: 24a 85527i bk13: 16a 85564i bk14: 10a 85726i bk15: 18a 85700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0156579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=84726 n_act=96 n_pre=80 n_req=551 n_rd=764 n_write=169 bw_util=0.02174
n_activity=9171 dram_eff=0.2035
bk0: 4a 85790i bk1: 14a 85755i bk2: 46a 85530i bk3: 46a 85596i bk4: 78a 85547i bk5: 76a 85439i bk6: 70a 85322i bk7: 78a 85281i bk8: 66a 85126i bk9: 74a 85015i bk10: 72a 85099i bk11: 76a 85063i bk12: 24a 85547i bk13: 16a 85602i bk14: 12a 85667i bk15: 12a 85765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0103571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=84653 n_act=119 n_pre=103 n_req=566 n_rd=788 n_write=172 bw_util=0.02237
n_activity=9417 dram_eff=0.2039
bk0: 4a 85792i bk1: 6a 85795i bk2: 44a 85582i bk3: 50a 85550i bk4: 80a 85463i bk5: 68a 85530i bk6: 80a 85123i bk7: 78a 85224i bk8: 80a 84968i bk9: 82a 84941i bk10: 76a 84914i bk11: 70a 85025i bk12: 30a 85427i bk13: 18a 85613i bk14: 10a 85740i bk15: 12a 85740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0179647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85835 n_nop=84731 n_act=93 n_pre=77 n_req=555 n_rd=758 n_write=176 bw_util=0.02176
n_activity=8834 dram_eff=0.2115
bk0: 12a 85727i bk1: 12a 85690i bk2: 46a 85580i bk3: 40a 85627i bk4: 70a 85561i bk5: 82a 85406i bk6: 72a 85400i bk7: 76a 85238i bk8: 72a 85185i bk9: 76a 85096i bk10: 78a 84974i bk11: 78a 85073i bk12: 12a 85657i bk13: 8a 85736i bk14: 12a 85762i bk15: 12a 85748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00905225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1272, Miss = 184, Miss_rate = 0.145, Pending_hits = 9, Reservation_fails = 221
L2_cache_bank[1]: Access = 1189, Miss = 195, Miss_rate = 0.164, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1217, Miss = 199, Miss_rate = 0.164, Pending_hits = 7, Reservation_fails = 108
L2_cache_bank[3]: Access = 1200, Miss = 204, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1206, Miss = 191, Miss_rate = 0.158, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 1437, Miss = 215, Miss_rate = 0.150, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1202, Miss = 186, Miss_rate = 0.155, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1181, Miss = 196, Miss_rate = 0.166, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1212, Miss = 202, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1177, Miss = 192, Miss_rate = 0.163, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1161, Miss = 187, Miss_rate = 0.161, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 1177, Miss = 192, Miss_rate = 0.163, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 14631
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1601
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=36373
icnt_total_pkts_simt_to_mem=23819
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.60245
	minimum = 6
	maximum = 31
Network latency average = 7.49826
	minimum = 6
	maximum = 31
Slowest packet = 17892
Flit latency average = 6.55676
	minimum = 6
	maximum = 27
Slowest flit = 20218
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0220368
	minimum = 0.010559 (at node 3)
	maximum = 0.0269533 (at node 4)
Accepted packet rate average = 0.0220368
	minimum = 0.010559 (at node 3)
	maximum = 0.0269533 (at node 4)
Injected flit rate average = 0.0443861
	minimum = 0.0172279 (at node 3)
	maximum = 0.0614343 (at node 22)
Accepted flit rate average= 0.0443861
	minimum = 0.0261197 (at node 3)
	maximum = 0.0656529 (at node 4)
Injected packet length average = 2.01418
Accepted packet length average = 2.01418
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.15527 (5 samples)
	minimum = 6 (5 samples)
	maximum = 33.4 (5 samples)
Network latency average = 7.98448 (5 samples)
	minimum = 6 (5 samples)
	maximum = 33 (5 samples)
Flit latency average = 6.66277 (5 samples)
	minimum = 6 (5 samples)
	maximum = 32 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0126871 (5 samples)
	minimum = 0.00683839 (5 samples)
	maximum = 0.0306794 (5 samples)
Accepted packet rate average = 0.0126871 (5 samples)
	minimum = 0.00683839 (5 samples)
	maximum = 0.0306794 (5 samples)
Injected flit rate average = 0.0266041 (5 samples)
	minimum = 0.0102489 (5 samples)
	maximum = 0.0598502 (5 samples)
Accepted flit rate average = 0.0266041 (5 samples)
	minimum = 0.0154109 (5 samples)
	maximum = 0.0681358 (5 samples)
Injected packet size average = 2.09695 (5 samples)
Accepted packet size average = 2.09695 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 117869 (inst/sec)
gpgpu_simulation_rate = 3251 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,65029)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,65029)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,65029)
GPGPU-Sim uArch: cycles simulated: 65529  inst.: 2382981 (ipc=51.2) sim_rate=113475 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:00:59 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1622,65029), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1623,65029)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1758,65029), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1759,65029)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1782,65029), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1783,65029)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1794,65029), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1795,65029)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1860,65029), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1861,65029)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1866,65029), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1867,65029)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1887,65029), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1888,65029)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1902,65029), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1903,65029)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1905,65029), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1906,65029)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1911,65029), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1912,65029)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1917,65029), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1918,65029)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1923,65029), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1924,65029)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1941,65029), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1942,65029)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1956,65029), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1957,65029)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1965,65029), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1966,65029)
GPGPU-Sim uArch: cycles simulated: 67029  inst.: 2515241 (ipc=78.9) sim_rate=114329 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:01:00 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(27,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(35,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2712,65029), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2713,65029)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2727,65029), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2728,65029)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2752,65029), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2753,65029)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2760,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2894,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2909,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2934,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2992,65029), 2 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(39,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3081,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3109,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3121,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3214,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3274,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3306,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3321,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3412,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3439,65029), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 68529  inst.: 2781777 (ipc=121.3) sim_rate=120946 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:01:01 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3545,65029), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3575,65029), 1 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(62,0,0) tid=(354,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3720,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3768,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3866,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3911,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3923,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3968,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4061,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4100,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4121,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4169,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4333,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4398,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4428,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4440,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4452,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4524,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4533,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4575,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4623,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4653,65029), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4682,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4721,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4811,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4886,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4976,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4982,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5063,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5147,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5385,65029), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 10.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5386
gpu_sim_insn = 492696
gpu_ipc =      91.4772
gpu_tot_sim_cycle = 70415
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      40.4755
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 468
gpu_stall_icnt2sh    = 306
gpu_total_sim_rate=123916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2319, Miss = 1075, Miss_rate = 0.464, Pending_hits = 222, Reservation_fails = 929
	L1D_cache_core[1]: Access = 2710, Miss = 1217, Miss_rate = 0.449, Pending_hits = 252, Reservation_fails = 1271
	L1D_cache_core[2]: Access = 2819, Miss = 1290, Miss_rate = 0.458, Pending_hits = 256, Reservation_fails = 572
	L1D_cache_core[3]: Access = 1640, Miss = 761, Miss_rate = 0.464, Pending_hits = 257, Reservation_fails = 806
	L1D_cache_core[4]: Access = 3177, Miss = 1429, Miss_rate = 0.450, Pending_hits = 258, Reservation_fails = 848
	L1D_cache_core[5]: Access = 2118, Miss = 1004, Miss_rate = 0.474, Pending_hits = 264, Reservation_fails = 917
	L1D_cache_core[6]: Access = 2622, Miss = 1178, Miss_rate = 0.449, Pending_hits = 234, Reservation_fails = 605
	L1D_cache_core[7]: Access = 2612, Miss = 1211, Miss_rate = 0.464, Pending_hits = 199, Reservation_fails = 1189
	L1D_cache_core[8]: Access = 2559, Miss = 1139, Miss_rate = 0.445, Pending_hits = 253, Reservation_fails = 596
	L1D_cache_core[9]: Access = 2852, Miss = 1268, Miss_rate = 0.445, Pending_hits = 248, Reservation_fails = 1188
	L1D_cache_core[10]: Access = 2228, Miss = 1018, Miss_rate = 0.457, Pending_hits = 227, Reservation_fails = 548
	L1D_cache_core[11]: Access = 2533, Miss = 1172, Miss_rate = 0.463, Pending_hits = 212, Reservation_fails = 888
	L1D_cache_core[12]: Access = 3177, Miss = 1455, Miss_rate = 0.458, Pending_hits = 307, Reservation_fails = 1111
	L1D_cache_core[13]: Access = 2966, Miss = 1353, Miss_rate = 0.456, Pending_hits = 263, Reservation_fails = 945
	L1D_cache_core[14]: Access = 2773, Miss = 1238, Miss_rate = 0.446, Pending_hits = 233, Reservation_fails = 575
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 17808
	L1D_total_cache_miss_rate = 0.4554
	L1D_total_cache_pending_hits = 3685
	L1D_total_cache_reservation_fails = 12988
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2993
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23707
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 112813
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
623, 204, 597, 649, 204, 623, 191, 191, 191, 191, 191, 204, 204, 597, 178, 204, 552, 146, 133, 552, 146, 971, 146, 133, 119, 119, 119, 119, 551, 119, 132, 132, 103, 103, 103, 116, 103, 103, 103, 548, 103, 116, 90, 103, 561, 103, 116, 509, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 14722
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5629
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14722
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20642	W0_Idle:341736	W0_Scoreboard:949794	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45032 {8:5629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 765544 {136:5629,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 52 
maxdqlatency = 0 
maxmflatency = 561 
averagemflatency = 178 
max_icnt2mem_latency = 431 
max_icnt2sh_latency = 70414 
mrq_lat_table:2884 	55 	120 	217 	83 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15510 	3216 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15418 	625 	476 	734 	1228 	353 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5085 	558 	1 	0 	0 	0 	0 	1 	6 	22 	150 	4099 	5008 	3814 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	126 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        17        18        34        40        22         4         4         0         2 
dram[1]:         2         1        14        14        31        31        28        31        36        26        30        16         4         8         2         2 
dram[2]:         2         2        14        14        31        29        30        18        36        49        34        42         3         3         1         3 
dram[3]:         1         3        14        16        34        29        33        27        42        43        36        30         4         2         2         1 
dram[4]:         1         1        14        16        33        28        17        22        19        41        40        14         4         3         3         1 
dram[5]:         1         2        14        16        33        28        30        26        40        30        19        58         5         4         4         3 
maximum service time to same row:
dram[0]:     11282     24522     10281      5695      3754      3640      2650      7174      2654      8155      8252      8536      5747      7272      1796      6834 
dram[1]:      6994      3460     15569     22200     17171      6214     14507     20819     10650     13559      7540     14110      8536      9950     12234     10359 
dram[2]:     11666      5335     23471     29513      3465     14575      4950      4103     16647     16105      4518      7243      6000      1653      5959     13748 
dram[3]:      5503      5381      8897     11936      5303     18804     10353      6666     12561      8047     10646      7103     14511      6488      9173      6275 
dram[4]:      9940      5736      4277     16511      4808      3632      2695      5486      3762     18129     19316      2638      8068      7509     11375      5861 
dram[5]:      1520      9365      8930      7316      5212      6603     19678      8768     10037      2868     26199     12113     11018      7710     16200      7944 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  4.444445 10.400000  3.562500 13.600000  6.272727  7.100000  3.947368  2.000000  1.833333  2.000000  2.000000 
dram[1]:  1.666667  1.000000  3.500000  3.142857  7.400000  5.000000  8.000000  8.666667  7.888889  5.846154  4.733333  4.294117  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  5.666667  2.857143  5.428571  3.461539  8.000000  3.529412  5.666667  8.875000  4.733333  6.166667  2.000000  1.714286  1.666667  2.250000 
dram[3]:  1.000000  2.333333  2.555556  4.600000 10.250000  4.750000 10.200000  6.000000 12.600000  8.000000  9.714286  8.875000  2.000000  1.428571  1.200000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.571429  5.250000  6.800000  3.928571  5.600000  6.727273  6.166667  7.000000  9.714286  1.583333  1.833333  1.666667  2.000000 
dram[5]:  1.500000  1.200000  3.285714  5.000000  9.250000  4.666667 10.400000  5.500000 11.333333 10.571428  5.142857 10.142858  2.750000  3.000000  3.000000  2.000000 
average row locality = 3366/677 = 4.971935
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        16        14        33        31        32        32         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        16        32        31        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        17        30        33        31        32         4         4         0         0 
dram[3]:         0         0         0         0         2         0        16        15        30        35        32        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        15        17        34        33        32        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        32        36        33        32         5         2         0         0 
total reads: 1023
min_bank_accesses = 0!
chip skew: 176/167 = 1.05
average mf latency per bank:
dram[0]:        788       272      1396      1471      2613      2800      1215      1096       368       367       368       337       352       362       266       268
dram[1]:        165       276      1211      1044      2875      2922      1135      1054       349       363       379       323       331       332       272       269
dram[2]:         92       295      1587      1186      2919      2776      1063      1139       367       348       308       325       306     23953       270       268
dram[3]:        276       266      1045      1096      3152      2910      1066      1044       348       349       365       371       316       359       348       264
dram[4]:        274       268      1076      1229      2663      3166      1079      1040       348       360       359       348       305       270       269       417
dram[5]:        271       278      1000      1229      2934      2687      1179      1068       338       344       326       304       257       291       361       267
maximum mf latency per bank:
dram[0]:        282       277       278       280       479       399       399       445       283       283       285       280       283       285       268       288
dram[1]:        277       281       288       288       492       456       451       473       282       281       288       282       294       277       279       280
dram[2]:        278       288       354       354       516       537       488       537       282       278       282       293       283       561       277       282
dram[3]:        277       281       286       282       539       487       450       323       277       282       286       280       284       292       299       279
dram[4]:        282       278       290       495       479       517       372       332       286       289       334       281       290       277       278       293
dram[5]:        284       309       279       285       492       387       451       359       277       292       283       277       291       282       277       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92944 n_nop=91806 n_act=114 n_pre=98 n_req=547 n_rd=758 n_write=168 bw_util=0.01993
n_activity=9387 dram_eff=0.1973
bk0: 12a 92779i bk1: 4a 92893i bk2: 30a 92849i bk3: 32a 92803i bk4: 86a 92536i bk5: 76a 92476i bk6: 72a 92454i bk7: 86a 92237i bk8: 70a 92284i bk9: 76a 92071i bk10: 78a 92033i bk11: 86a 91882i bk12: 16a 92721i bk13: 14a 92690i bk14: 4a 92905i bk15: 16a 92797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0154824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92944 n_nop=91743 n_act=122 n_pre=106 n_req=570 n_rd=806 n_write=167 bw_util=0.02094
n_activity=10033 dram_eff=0.194
bk0: 10a 92840i bk1: 8a 92841i bk2: 42a 92721i bk3: 44a 92672i bk4: 72a 92652i bk5: 78a 92559i bk6: 78a 92418i bk7: 72a 92465i bk8: 78a 92147i bk9: 90a 92102i bk10: 82a 92073i bk11: 84a 91945i bk12: 26a 92570i bk13: 18a 92739i bk14: 10a 92816i bk15: 14a 92812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92944 n_nop=91711 n_act=133 n_pre=117 n_req=577 n_rd=812 n_write=171 bw_util=0.02115
n_activity=9870 dram_eff=0.1992
bk0: 6a 92897i bk1: 24a 92718i bk2: 34a 92825i bk3: 40a 92681i bk4: 74a 92574i bk5: 86a 92370i bk6: 78a 92376i bk7: 86a 92147i bk8: 76a 92155i bk9: 76a 92164i bk10: 80a 92015i bk11: 84a 92041i bk12: 24a 92636i bk13: 16a 92673i bk14: 10a 92835i bk15: 18a 92809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0144603
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92944 n_nop=91835 n_act=96 n_pre=80 n_req=551 n_rd=764 n_write=169 bw_util=0.02008
n_activity=9171 dram_eff=0.2035
bk0: 4a 92899i bk1: 14a 92864i bk2: 46a 92639i bk3: 46a 92705i bk4: 78a 92656i bk5: 76a 92548i bk6: 70a 92431i bk7: 78a 92390i bk8: 66a 92235i bk9: 74a 92124i bk10: 72a 92208i bk11: 76a 92172i bk12: 24a 92656i bk13: 16a 92711i bk14: 12a 92776i bk15: 12a 92874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0095649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92944 n_nop=91762 n_act=119 n_pre=103 n_req=566 n_rd=788 n_write=172 bw_util=0.02066
n_activity=9417 dram_eff=0.2039
bk0: 4a 92901i bk1: 6a 92904i bk2: 44a 92691i bk3: 50a 92659i bk4: 80a 92572i bk5: 68a 92639i bk6: 80a 92232i bk7: 78a 92333i bk8: 80a 92077i bk9: 82a 92050i bk10: 76a 92023i bk11: 70a 92134i bk12: 30a 92536i bk13: 18a 92722i bk14: 10a 92849i bk15: 12a 92849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0165906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92944 n_nop=91840 n_act=93 n_pre=77 n_req=555 n_rd=758 n_write=176 bw_util=0.0201
n_activity=8834 dram_eff=0.2115
bk0: 12a 92836i bk1: 12a 92799i bk2: 46a 92689i bk3: 40a 92736i bk4: 70a 92670i bk5: 82a 92515i bk6: 72a 92509i bk7: 76a 92347i bk8: 72a 92294i bk9: 76a 92205i bk10: 78a 92083i bk11: 78a 92182i bk12: 12a 92766i bk13: 8a 92845i bk14: 12a 92871i bk15: 12a 92857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00835987

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1538, Miss = 184, Miss_rate = 0.120, Pending_hits = 9, Reservation_fails = 221
L2_cache_bank[1]: Access = 1464, Miss = 195, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1482, Miss = 199, Miss_rate = 0.134, Pending_hits = 7, Reservation_fails = 108
L2_cache_bank[3]: Access = 1459, Miss = 204, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1473, Miss = 191, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 2684, Miss = 215, Miss_rate = 0.080, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1468, Miss = 186, Miss_rate = 0.127, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1450, Miss = 196, Miss_rate = 0.135, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1484, Miss = 202, Miss_rate = 0.136, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1454, Miss = 192, Miss_rate = 0.132, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1428, Miss = 187, Miss_rate = 0.131, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 1450, Miss = 192, Miss_rate = 0.132, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 18834
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1244
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12077
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=41740
icnt_total_pkts_simt_to_mem=31934
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.7236
	minimum = 6
	maximum = 270
Network latency average = 22.6138
	minimum = 6
	maximum = 206
Slowest packet = 30441
Flit latency average = 25.4249
	minimum = 6
	maximum = 205
Slowest flit = 71462
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0578042
	minimum = 0.0477163 (at node 10)
	maximum = 0.231526 (at node 20)
Accepted packet rate average = 0.0578042
	minimum = 0.0477163 (at node 10)
	maximum = 0.231526 (at node 20)
Injected flit rate average = 0.0927095
	minimum = 0.062941 (at node 18)
	maximum = 0.250093 (at node 20)
Accepted flit rate average= 0.0927095
	minimum = 0.0627553 (at node 0)
	maximum = 0.458411 (at node 20)
Injected packet length average = 1.60385
Accepted packet length average = 1.60385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9167 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72.8333 (6 samples)
Network latency average = 10.4227 (6 samples)
	minimum = 6 (6 samples)
	maximum = 61.8333 (6 samples)
Flit latency average = 9.7898 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0202066 (6 samples)
	minimum = 0.0136514 (6 samples)
	maximum = 0.0641539 (6 samples)
Accepted packet rate average = 0.0202066 (6 samples)
	minimum = 0.0136514 (6 samples)
	maximum = 0.0641539 (6 samples)
Injected flit rate average = 0.0376216 (6 samples)
	minimum = 0.0190309 (6 samples)
	maximum = 0.0915573 (6 samples)
Accepted flit rate average = 0.0376216 (6 samples)
	minimum = 0.0233016 (6 samples)
	maximum = 0.133182 (6 samples)
Injected packet size average = 1.86185 (6 samples)
Accepted packet size average = 1.86185 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 123916 (inst/sec)
gpgpu_simulation_rate = 3061 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,70415)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,70415)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,70415)
GPGPU-Sim uArch: cycles simulated: 70915  inst.: 2863308 (ipc=26.5) sim_rate=119304 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:01:02 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 72915  inst.: 2919197 (ipc=27.6) sim_rate=116767 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:01:03 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(13,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 74915  inst.: 3063142 (ipc=47.3) sim_rate=117813 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:01:04 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(19,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 75915  inst.: 3132374 (ipc=51.3) sim_rate=116013 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:01:05 2016
GPGPU-Sim uArch: cycles simulated: 77915  inst.: 3161045 (ipc=41.5) sim_rate=112894 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:01:06 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 79415  inst.: 3176137 (ipc=36.2) sim_rate=109521 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:01:07 2016
GPGPU-Sim uArch: cycles simulated: 81415  inst.: 3194647 (ipc=31.3) sim_rate=106488 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:01:08 2016
GPGPU-Sim uArch: cycles simulated: 82915  inst.: 3213460 (ipc=29.1) sim_rate=103660 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:01:09 2016
GPGPU-Sim uArch: cycles simulated: 84915  inst.: 3236995 (ipc=26.7) sim_rate=101156 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:01:10 2016
GPGPU-Sim uArch: cycles simulated: 86415  inst.: 3252461 (ipc=25.1) sim_rate=98559 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:01:11 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 88415  inst.: 3272738 (ipc=23.5) sim_rate=96257 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:01:12 2016
GPGPU-Sim uArch: cycles simulated: 89915  inst.: 3289312 (ipc=22.5) sim_rate=93980 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:01:13 2016
GPGPU-Sim uArch: cycles simulated: 91915  inst.: 3307960 (ipc=21.3) sim_rate=91887 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:01:14 2016
GPGPU-Sim uArch: cycles simulated: 93415  inst.: 3325358 (ipc=20.7) sim_rate=89874 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:01:15 2016
GPGPU-Sim uArch: cycles simulated: 94915  inst.: 3340567 (ipc=20.0) sim_rate=87909 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:01:16 2016
GPGPU-Sim uArch: cycles simulated: 96915  inst.: 3359983 (ipc=19.2) sim_rate=86153 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:01:17 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(14,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 98415  inst.: 3375576 (ipc=18.8) sim_rate=84389 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:01:18 2016
GPGPU-Sim uArch: cycles simulated: 99915  inst.: 3391342 (ipc=18.3) sim_rate=82715 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:01:19 2016
GPGPU-Sim uArch: cycles simulated: 101415  inst.: 3406936 (ipc=18.0) sim_rate=81117 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:01:20 2016
GPGPU-Sim uArch: cycles simulated: 103415  inst.: 3428475 (ipc=17.5) sim_rate=79731 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:01:21 2016
GPGPU-Sim uArch: cycles simulated: 104915  inst.: 3448238 (ipc=17.3) sim_rate=78369 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:01:22 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(19,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 106415  inst.: 3464048 (ipc=17.1) sim_rate=76978 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:01:23 2016
GPGPU-Sim uArch: cycles simulated: 107915  inst.: 3480077 (ipc=16.8) sim_rate=75653 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:01:24 2016
GPGPU-Sim uArch: cycles simulated: 109415  inst.: 3494912 (ipc=16.5) sim_rate=74359 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:01:25 2016
GPGPU-Sim uArch: cycles simulated: 110915  inst.: 3511422 (ipc=16.3) sim_rate=73154 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:01:26 2016
GPGPU-Sim uArch: cycles simulated: 112415  inst.: 3526951 (ipc=16.1) sim_rate=71978 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:01:27 2016
GPGPU-Sim uArch: cycles simulated: 113915  inst.: 3543272 (ipc=15.9) sim_rate=70865 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:01:28 2016
GPGPU-Sim uArch: cycles simulated: 115415  inst.: 3558501 (ipc=15.7) sim_rate=69774 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:01:29 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(28,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 116915  inst.: 3574409 (ipc=15.6) sim_rate=68738 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:01:30 2016
GPGPU-Sim uArch: cycles simulated: 118415  inst.: 3590761 (ipc=15.4) sim_rate=67750 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:01:31 2016
GPGPU-Sim uArch: cycles simulated: 120415  inst.: 3610719 (ipc=15.2) sim_rate=66865 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:01:32 2016
GPGPU-Sim uArch: cycles simulated: 121915  inst.: 3627898 (ipc=15.1) sim_rate=65961 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:01:33 2016
GPGPU-Sim uArch: cycles simulated: 123415  inst.: 3644309 (ipc=15.0) sim_rate=65076 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:01:34 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(7,0,0) tid=(374,0,0)
GPGPU-Sim uArch: cycles simulated: 125415  inst.: 3669336 (ipc=14.9) sim_rate=64374 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:01:35 2016
GPGPU-Sim uArch: cycles simulated: 126915  inst.: 3692629 (ipc=14.9) sim_rate=63666 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:01:36 2016
GPGPU-Sim uArch: cycles simulated: 128915  inst.: 3716995 (ipc=14.8) sim_rate=62999 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:01:37 2016
GPGPU-Sim uArch: cycles simulated: 130415  inst.: 3736186 (ipc=14.8) sim_rate=62269 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:01:38 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(42,0,0) tid=(282,0,0)
GPGPU-Sim uArch: cycles simulated: 132415  inst.: 3762319 (ipc=14.7) sim_rate=61677 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:01:39 2016
GPGPU-Sim uArch: cycles simulated: 134415  inst.: 3784877 (ipc=14.6) sim_rate=61046 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:01:40 2016
GPGPU-Sim uArch: cycles simulated: 135915  inst.: 3801268 (ipc=14.5) sim_rate=60337 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:01:41 2016
GPGPU-Sim uArch: cycles simulated: 137915  inst.: 3825861 (ipc=14.5) sim_rate=59779 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:01:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (69024,70415), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(69025,70415)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(45,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 139915  inst.: 3852683 (ipc=14.4) sim_rate=59272 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:01:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70635,70415), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70636,70415)
GPGPU-Sim uArch: cycles simulated: 141415  inst.: 3872137 (ipc=14.4) sim_rate=58668 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:01:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (71376,70415), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(71377,70415)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (71484,70415), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(71485,70415)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (72826,70415), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(72827,70415)
GPGPU-Sim uArch: cycles simulated: 143415  inst.: 3904807 (ipc=14.4) sim_rate=58280 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:01:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73727,70415), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73728,70415)
GPGPU-Sim uArch: cycles simulated: 144915  inst.: 3927966 (ipc=14.5) sim_rate=57764 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:01:46 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(22,0,0) tid=(291,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (75832,70415), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(75833,70415)
GPGPU-Sim uArch: cycles simulated: 146415  inst.: 3946471 (ipc=14.4) sim_rate=57195 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:01:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (76546,70415), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(76547,70415)
GPGPU-Sim uArch: cycles simulated: 147915  inst.: 3971646 (ipc=14.5) sim_rate=56737 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:01:48 2016
GPGPU-Sim uArch: cycles simulated: 149415  inst.: 3987243 (ipc=14.4) sim_rate=56158 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:01:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (80392,70415), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(80393,70415)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (80871,70415), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(80872,70415)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80966,70415), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80967,70415)
GPGPU-Sim uArch: cycles simulated: 151415  inst.: 4016428 (ipc=14.4) sim_rate=55783 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:01:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (81161,70415), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(81162,70415)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (81581,70415), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(81582,70415)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(57,0,0) tid=(256,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (82142,70415), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(82143,70415)
GPGPU-Sim uArch: cycles simulated: 152915  inst.: 4050100 (ipc=14.5) sim_rate=55480 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:01:51 2016
GPGPU-Sim uArch: cycles simulated: 154915  inst.: 4077416 (ipc=14.5) sim_rate=55100 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:01:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (85186,70415), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(85187,70415)
GPGPU-Sim uArch: cycles simulated: 156415  inst.: 4098563 (ipc=14.5) sim_rate=54647 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:01:53 2016
GPGPU-Sim uArch: cycles simulated: 157915  inst.: 4117428 (ipc=14.5) sim_rate=54176 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:01:54 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(55,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 159415  inst.: 4142146 (ipc=14.5) sim_rate=53794 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:01:55 2016
GPGPU-Sim uArch: cycles simulated: 161415  inst.: 4166017 (ipc=14.5) sim_rate=53410 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:01:56 2016
GPGPU-Sim uArch: cycles simulated: 163415  inst.: 4189331 (ipc=14.4) sim_rate=53029 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:01:57 2016
GPGPU-Sim uArch: cycles simulated: 165415  inst.: 4214223 (ipc=14.4) sim_rate=52677 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:01:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (95914,70415), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(95915,70415)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(16,0,0) tid=(421,0,0)
GPGPU-Sim uArch: cycles simulated: 167415  inst.: 4242660 (ipc=14.4) sim_rate=52378 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:01:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98379,70415), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98380,70415)
GPGPU-Sim uArch: cycles simulated: 169415  inst.: 4269233 (ipc=14.3) sim_rate=52063 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:02:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (99137,70415), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(99138,70415)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (100307,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (100770,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (100779,70415), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 171415  inst.: 4300122 (ipc=14.4) sim_rate=51808 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:02:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (101092,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (101537,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101942,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (102304,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (102568,70415), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(16,0,0) tid=(480,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (103213,70415), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 173915  inst.: 4329374 (ipc=14.3) sim_rate=51540 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:02:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (104219,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (104911,70415), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 175915  inst.: 4351941 (ipc=14.2) sim_rate=51199 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:02:03 2016
GPGPU-Sim uArch: cycles simulated: 178415  inst.: 4382155 (ipc=14.2) sim_rate=50955 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:02:04 2016
GPGPU-Sim uArch: cycles simulated: 180415  inst.: 4407977 (ipc=14.2) sim_rate=50666 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:02:05 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(50,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111737,70415), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 182915  inst.: 4448879 (ipc=14.2) sim_rate=50555 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:02:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (113335,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (114456,70415), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 184915  inst.: 4477784 (ipc=14.2) sim_rate=50312 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:02:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (114826,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (116072,70415), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 186915  inst.: 4506562 (ipc=14.2) sim_rate=50072 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:02:08 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(50,0,0) tid=(315,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117836,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118570,70415), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 189415  inst.: 4541894 (ipc=14.2) sim_rate=49910 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:02:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (119702,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (120000,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (120078,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (120276,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (120466,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120614,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (120640,70415), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 192415  inst.: 4580478 (ipc=14.2) sim_rate=49787 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:02:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (122943,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (124293,70415), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(46,0,0) tid=(483,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124678,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124682,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 195415  inst.: 4615043 (ipc=14.1) sim_rate=49624 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:02:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (125009,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125641,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (125783,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (126047,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126344,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (126550,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (126716,70415), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (127585,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (128129,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (129897,70415), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 201915  inst.: 4648963 (ipc=13.7) sim_rate=49457 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:02:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (131517,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (132455,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (134662,70415), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141749,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 212415  inst.: 4665592 (ipc=12.8) sim_rate=49111 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:02:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (143073,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 230415  inst.: 4673701 (ipc=11.4) sim_rate=48684 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:02:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (162078,70415), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 162079
gpu_sim_insn = 1823993
gpu_ipc =      11.2537
gpu_tot_sim_cycle = 232494
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      20.1041
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 381489
gpu_stall_icnt2sh    = 892427
gpu_total_sim_rate=48688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 20092, Miss = 13258, Miss_rate = 0.660, Pending_hits = 1116, Reservation_fails = 62278
	L1D_cache_core[1]: Access = 24872, Miss = 17810, Miss_rate = 0.716, Pending_hits = 1741, Reservation_fails = 85625
	L1D_cache_core[2]: Access = 20924, Miss = 14922, Miss_rate = 0.713, Pending_hits = 1417, Reservation_fails = 79869
	L1D_cache_core[3]: Access = 19556, Miss = 14190, Miss_rate = 0.726, Pending_hits = 1475, Reservation_fails = 79894
	L1D_cache_core[4]: Access = 21902, Miss = 15266, Miss_rate = 0.697, Pending_hits = 1348, Reservation_fails = 78307
	L1D_cache_core[5]: Access = 21186, Miss = 15718, Miss_rate = 0.742, Pending_hits = 1523, Reservation_fails = 84603
	L1D_cache_core[6]: Access = 20746, Miss = 13679, Miss_rate = 0.659, Pending_hits = 1124, Reservation_fails = 62993
	L1D_cache_core[7]: Access = 22270, Miss = 14125, Miss_rate = 0.634, Pending_hits = 1009, Reservation_fails = 57489
	L1D_cache_core[8]: Access = 19831, Miss = 13611, Miss_rate = 0.686, Pending_hits = 1267, Reservation_fails = 70694
	L1D_cache_core[9]: Access = 22243, Miss = 16120, Miss_rate = 0.725, Pending_hits = 1607, Reservation_fails = 84138
	L1D_cache_core[10]: Access = 20018, Miss = 12715, Miss_rate = 0.635, Pending_hits = 1001, Reservation_fails = 50633
	L1D_cache_core[11]: Access = 20936, Miss = 14611, Miss_rate = 0.698, Pending_hits = 1320, Reservation_fails = 72933
	L1D_cache_core[12]: Access = 21085, Miss = 15208, Miss_rate = 0.721, Pending_hits = 1456, Reservation_fails = 81176
	L1D_cache_core[13]: Access = 23475, Miss = 16967, Miss_rate = 0.723, Pending_hits = 1679, Reservation_fails = 88085
	L1D_cache_core[14]: Access = 25203, Miss = 16481, Miss_rate = 0.654, Pending_hits = 1372, Reservation_fails = 66528
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 224681
	L1D_total_cache_miss_rate = 0.6927
	L1D_total_cache_pending_hits = 20455
	L1D_total_cache_reservation_fails = 1105245
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 810392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60673
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 294853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 353856
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1569, 1068, 1543, 1554, 1098, 1569, 1070, 1107, 1137, 1111, 1096, 1098, 1135, 1517, 1124, 1124, 1025, 593, 580, 1025, 593, 986, 619, 606, 525, 592, 592, 592, 1024, 566, 605, 605, 576, 546, 576, 131, 576, 576, 576, 1021, 550, 563, 522, 576, 1034, 576, 537, 982, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1275633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112265
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1275633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1930310	W0_Idle:675185	W0_Scoreboard:2142508	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 898120 {8:112265,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15268040 {136:112265,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 1053 
averagemflatency = 337 
max_icnt2mem_latency = 769 
max_icnt2sh_latency = 232493 
mrq_lat_table:8822 	300 	224 	419 	580 	78 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62714 	143732 	20165 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39709 	17166 	23767 	62869 	53286 	29739 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10703 	47356 	50810 	3401 	10 	0 	0 	1 	6 	22 	150 	4099 	5008 	47162 	57886 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	224 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        26        17        36        34        40        22        11         8        19         8 
dram[1]:         5         6        14        14        31        31        28        31        36        26        30        16         8         8         8         6 
dram[2]:         5         8        14        14        31        29        30        18        36        49        34        42        14         9        16        13 
dram[3]:         5         9        14        16        34        29        33        27        42        43        36        30        10         8        10         8 
dram[4]:         5         8        14        16        33        28        17        22        19        41        40        45        12         6        17        15 
dram[5]:        11         5        14        16        33        28        30        26        40        30        19        58         6         7         5         8 
maximum service time to same row:
dram[0]:     15875     24522     10281     11107     11041     12093     11082     16760      7364     14445     15590     14699     12447     16413     17584     16518 
dram[1]:     20383     27826     26779     22200     26647     30452     42747     27132     16255     13559     11741     25884     11163     11641     20453     16518 
dram[2]:     17790     24208     23471     29513     11797     14575     33740     14676     16647     16105     13537      9923     14678     26194     41898     23331 
dram[3]:     19931     18710     17934     20072     50326     24888     31742     21000     14196     13160     12772     19584     14511     20562     23947      9775 
dram[4]:     22394     13665     12850     20479     11512     12881     22296     20388     13683     18129     19316     19023     21294     20429     22563     12010 
dram[5]:     17266     27369     14886     10879     16947     17852     40321     33843     13809     13173     26199     13311     16290     16400     20453     40720 
average row accesses per activate:
dram[0]:  1.647059  1.846154  1.689655  2.162791  2.434783  2.142857  2.417910  2.750000  3.395833  3.410256  2.404494  2.728814  2.044445  2.000000  2.916667  2.100000 
dram[1]:  1.918919  1.787879  1.702128  2.250000  2.794118  2.289474  3.342105  3.514286  2.706897  2.903846  2.578947  2.921569  1.913043  2.071429  1.738095  2.073171 
dram[2]:  1.636364  2.160000  2.263158  1.709677  2.227273  2.500000  3.500000  2.215385  3.136364  3.692308  2.684211  2.666667  2.263158  2.047619  2.846154  2.533333 
dram[3]:  1.807692  2.333333  1.750000  2.289474  2.609756  2.522727  3.232558  2.886364  3.526316  2.981818  2.500000  3.186047  2.268293  1.953488  1.938776  2.366667 
dram[4]:  1.878788  2.225806  1.886792  2.000000  2.222222  2.488889  2.197183  3.342857  3.039216  3.224490  2.793103  3.972222  2.522727  2.069767  2.307692  2.923077 
dram[5]:  2.320000  2.000000  1.728814  2.062500  2.756757  1.960784  3.175000  2.891304  3.657895  2.770492  2.793103  3.142857  2.352941  2.076923  1.952381  2.869565 
average row locality = 10424/4210 = 2.476010
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        72        83        81       107       113       142       116       118        96       158       122        88        88       105        84 
dram[1]:        71        59        68        70        93        82       110       107       118       119       115       115        84        83        73        85 
dram[2]:        54        54        74        99        94        87       107       122       106       111       119       125        82        82        74        76 
dram[3]:        47        63        73        72       100       108       119       111       101       129       109       103        89        82        95        71 
dram[4]:        62        69        91        73        94       108       133       100       118       123       122       108       103        87        90        76 
dram[5]:        58        62        88        84        96        96       109       115       107       133       124       120        75        79        82        66 
total reads: 9070
bank skew: 158/47 = 3.36
chip skew: 1629/1452 = 1.12
number of total write accesses:
dram[0]:         0         0        15        12         5         7        20        16        45        37        56        39         4         4         0         0 
dram[1]:         0         0        12        11         2         5        17        16        39        32        32        34         4         4         0         0 
dram[2]:         0         0        12         7         4         3        19        22        32        33        34        43         4         4         0         0 
dram[3]:         0         0        11        15         7         3        20        16        33        35        36        34         4         2         0         0 
dram[4]:         0         0         9        15         6         4        23        17        37        35        40        35         8         2         0         0 
dram[5]:         0         0        14        15         6         4        18        18        32        36        38        34         5         2         0         0 
total reads: 1354
min_bank_accesses = 0!
chip skew: 260/208 = 1.25
average mf latency per bank:
dram[0]:       2154      2339      2211      2325     17259     16752     10371     11971      6282      6669      4471      5555      3395      2830      1977      2132
dram[1]:       2257      2578      2091      2311     19317     23177     12172     13139      5652      6826      5499      5888      2825      2736      2023      1974
dram[2]:       2730      2397      2367      2014     21549     21933     13089     11458      6921      6977      6290      5125      3209      6429      2422      2180
dram[3]:       2460      2411      2344      2330     19016     18591     11404     11966      6434      5841      5798      5944      2983      2711      2000      2238
dram[4]:       3386      2516      2674      2141     21906     19772     11295     14719      6766      6782      5910      7019      2936      3132      2346      2542
dram[5]:       3107      2552      2150      2164     21654     19517     13046     11718      7120      5414      5867      5368      3384      2626      2229      1629
maximum mf latency per bank:
dram[0]:        743       833       835       755       886       807       884       802       958       810       871       789       749       749       769       763
dram[1]:       1053       695       755       732       833       743       744       774       766       839       829       909       734       709       781       684
dram[2]:        715       737       754       767       823       835       850       833       815       782       967       870       783       804       717       697
dram[3]:        788       709       727       791       783       760       746       713       710       777       799       826       756       689       804       769
dram[4]:        866       818       821       808       909      1042       906       816       974       947       800       793       809       803       796       760
dram[5]:        764       832       682       760       832       985       834       995       796       762       852       751       814       771       749       713

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306887 n_nop=301739 n_act=793 n_pre=777 n_req=1889 n_rd=3258 n_write=320 bw_util=0.02332
n_activity=42820 dram_eff=0.1671
bk0: 112a 305793i bk1: 144a 305596i bk2: 166a 304911i bk3: 162a 305225i bk4: 214a 305176i bk5: 226a 304884i bk6: 284a 304209i bk7: 232a 304895i bk8: 236a 304632i bk9: 192a 304984i bk10: 316a 303162i bk11: 244a 304309i bk12: 176a 305266i bk13: 176a 305211i bk14: 210a 305473i bk15: 168a 305473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0179838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306887 n_nop=302384 n_act=687 n_pre=671 n_req=1660 n_rd=2904 n_write=241 bw_util=0.0205
n_activity=37436 dram_eff=0.168
bk0: 142a 305601i bk1: 118a 305751i bk2: 136a 305231i bk3: 140a 305441i bk4: 186a 305562i bk5: 164a 305494i bk6: 220a 305226i bk7: 214a 305224i bk8: 236a 304388i bk9: 238a 304649i bk10: 230a 304508i bk11: 230a 304604i bk12: 168a 305258i bk13: 166a 305319i bk14: 146a 305356i bk15: 170a 305333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306887 n_nop=302365 n_act=678 n_pre=662 n_req=1683 n_rd=2932 n_write=250 bw_util=0.02074
n_activity=36912 dram_eff=0.1724
bk0: 108a 305815i bk1: 108a 306039i bk2: 148a 305550i bk3: 198a 304782i bk4: 188a 305217i bk5: 174a 305474i bk6: 214a 305225i bk7: 244a 304394i bk8: 212a 304903i bk9: 222a 304946i bk10: 238a 304436i bk11: 250a 304163i bk12: 164a 305451i bk13: 164a 305332i bk14: 148a 305809i bk15: 152a 305796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0160189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306887 n_nop=302369 n_act=668 n_pre=652 n_req=1688 n_rd=2944 n_write=254 bw_util=0.02084
n_activity=37590 dram_eff=0.1702
bk0: 94a 306035i bk1: 126a 305950i bk2: 146a 305322i bk3: 144a 305350i bk4: 200a 305301i bk5: 216a 305175i bk6: 238a 304936i bk7: 222a 305018i bk8: 202a 304999i bk9: 258a 304450i bk10: 218a 304478i bk11: 206a 304873i bk12: 178a 305340i bk13: 164a 305320i bk14: 190a 305137i bk15: 142a 305789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0151913
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306887 n_nop=302110 n_act=703 n_pre=687 n_req=1788 n_rd=3114 n_write=273 bw_util=0.02207
n_activity=38008 dram_eff=0.1782
bk0: 124a 305730i bk1: 138a 305795i bk2: 182a 305010i bk3: 146a 305177i bk4: 188a 305190i bk5: 216a 305133i bk6: 266a 304105i bk7: 200a 305216i bk8: 236a 304589i bk9: 246a 304600i bk10: 244a 304262i bk11: 216a 304940i bk12: 206a 305212i bk13: 174a 305361i bk14: 180a 305451i bk15: 152a 305869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.016423
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306887 n_nop=302291 n_act=681 n_pre=665 n_req=1716 n_rd=2988 n_write=262 bw_util=0.02118
n_activity=37442 dram_eff=0.1736
bk0: 116a 306041i bk1: 124a 305876i bk2: 176a 304756i bk3: 168a 305072i bk4: 192a 305400i bk5: 192a 305085i bk6: 218a 305130i bk7: 230a 304979i bk8: 214a 305081i bk9: 266a 304345i bk10: 248a 304401i bk11: 240a 304645i bk12: 150a 305600i bk13: 158a 305484i bk14: 164a 305405i bk15: 132a 305963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131677

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18845, Miss = 857, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 221
L2_cache_bank[1]: Access = 18745, Miss = 772, Miss_rate = 0.041, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 18435, Miss = 732, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 108
L2_cache_bank[3]: Access = 18792, Miss = 720, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 18912, Miss = 710, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 207
L2_cache_bank[5]: Access = 19840, Miss = 756, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 18688, Miss = 733, Miss_rate = 0.039, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 18627, Miss = 739, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 19196, Miss = 813, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 19098, Miss = 744, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 19103, Miss = 739, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 18423, Miss = 755, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 226704
L2_total_cache_misses = 9070
L2_total_cache_miss_rate = 0.0400
L2_total_cache_pending_hits = 57
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7987
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1076
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.191
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=676154
icnt_total_pkts_simt_to_mem=341145
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.5854
	minimum = 6
	maximum = 552
Network latency average = 32.6225
	minimum = 6
	maximum = 425
Slowest packet = 45887
Flit latency average = 25.3142
	minimum = 6
	maximum = 425
Slowest flit = 132911
Fragmentation average = 0.1148
	minimum = 0
	maximum = 356
Injected packet rate average = 0.0950017
	minimum = 0.0725264 (at node 10)
	maximum = 0.10928 (at node 23)
Accepted packet rate average = 0.0950017
	minimum = 0.0725264 (at node 10)
	maximum = 0.10928 (at node 23)
Injected flit rate average = 0.21563
	minimum = 0.111217 (at node 10)
	maximum = 0.343808 (at node 24)
Accepted flit rate average= 0.21563
	minimum = 0.155449 (at node 26)
	maximum = 0.321084 (at node 1)
Injected packet length average = 2.26975
Accepted packet length average = 2.26975
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8693 (7 samples)
	minimum = 6 (7 samples)
	maximum = 141.286 (7 samples)
Network latency average = 13.5941 (7 samples)
	minimum = 6 (7 samples)
	maximum = 113.714 (7 samples)
Flit latency average = 12.0076 (7 samples)
	minimum = 6 (7 samples)
	maximum = 112.857 (7 samples)
Fragmentation average = 0.0164 (7 samples)
	minimum = 0 (7 samples)
	maximum = 50.8571 (7 samples)
Injected packet rate average = 0.0308916 (7 samples)
	minimum = 0.0220621 (7 samples)
	maximum = 0.0706005 (7 samples)
Accepted packet rate average = 0.0308916 (7 samples)
	minimum = 0.0220621 (7 samples)
	maximum = 0.0706005 (7 samples)
Injected flit rate average = 0.0630514 (7 samples)
	minimum = 0.0322004 (7 samples)
	maximum = 0.127593 (7 samples)
Accepted flit rate average = 0.0630514 (7 samples)
	minimum = 0.0421798 (7 samples)
	maximum = 0.160025 (7 samples)
Injected packet size average = 2.04105 (7 samples)
Accepted packet size average = 2.04105 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 48688 (inst/sec)
gpgpu_simulation_rate = 2421 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,232494)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,232494)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,232494)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,232494)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(8,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(13,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 233994  inst.: 4823498 (ipc=99.6) sim_rate=49726 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:02:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1853,232494), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1854,232494)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1865,232494), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1866,232494)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1877,232494), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1878,232494)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1883,232494), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1884,232494)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1901,232494), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1902,232494)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1921,232494), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1922,232494)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1922,232494), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1923,232494)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1933,232494), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1934,232494)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1949,232494), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1950,232494)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1965,232494), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1966,232494)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1972,232494), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1973,232494)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1974,232494), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1975,232494)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1981,232494), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1982,232494)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1985,232494), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1986,232494)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1991,232494), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1992,232494)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(22,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(34,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2715,232494), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2716,232494)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2739,232494), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2740,232494)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2760,232494), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2761,232494)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2817,232494), 2 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(41,0,0) tid=(453,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2917,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2920,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2988,232494), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 235494  inst.: 5117114 (ipc=147.7) sim_rate=52215 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:02:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3036,232494), 2 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(47,0,0) tid=(289,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3139,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3203,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3230,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3257,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3296,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3329,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3341,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3361,232494), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(57,0,0) tid=(292,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3582,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3616,232494), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3663,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3811,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3832,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3895,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3906,232494), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 236494  inst.: 5342504 (ipc=167.1) sim_rate=53964 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:02:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4010,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4042,232494), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(59,0,0) tid=(310,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4216,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4228,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4330,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4351,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4366,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4483,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4534,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4546,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4558,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4588,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4702,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4747,232494), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4783,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4804,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4852,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4879,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4885,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4906,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4912,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4951,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5100,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5112,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5182,232494), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5183
gpu_sim_insn = 731316
gpu_ipc =     141.0990
gpu_tot_sim_cycle = 237677
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      22.7426
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 381489
gpu_stall_icnt2sh    = 892427
gpu_total_sim_rate=54599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 20412, Miss = 13509, Miss_rate = 0.662, Pending_hits = 1162, Reservation_fails = 63287
	L1D_cache_core[1]: Access = 25192, Miss = 18064, Miss_rate = 0.717, Pending_hits = 1787, Reservation_fails = 86608
	L1D_cache_core[2]: Access = 21244, Miss = 15175, Miss_rate = 0.714, Pending_hits = 1461, Reservation_fails = 80993
	L1D_cache_core[3]: Access = 19876, Miss = 14442, Miss_rate = 0.727, Pending_hits = 1521, Reservation_fails = 80450
	L1D_cache_core[4]: Access = 22302, Miss = 15575, Miss_rate = 0.698, Pending_hits = 1405, Reservation_fails = 79529
	L1D_cache_core[5]: Access = 21506, Miss = 15968, Miss_rate = 0.742, Pending_hits = 1569, Reservation_fails = 85965
	L1D_cache_core[6]: Access = 21066, Miss = 13929, Miss_rate = 0.661, Pending_hits = 1170, Reservation_fails = 63897
	L1D_cache_core[7]: Access = 22590, Miss = 14376, Miss_rate = 0.636, Pending_hits = 1055, Reservation_fails = 58245
	L1D_cache_core[8]: Access = 20151, Miss = 13861, Miss_rate = 0.688, Pending_hits = 1310, Reservation_fails = 72038
	L1D_cache_core[9]: Access = 22643, Miss = 16431, Miss_rate = 0.726, Pending_hits = 1665, Reservation_fails = 85021
	L1D_cache_core[10]: Access = 20378, Miss = 12994, Miss_rate = 0.638, Pending_hits = 1051, Reservation_fails = 51752
	L1D_cache_core[11]: Access = 21256, Miss = 14864, Miss_rate = 0.699, Pending_hits = 1364, Reservation_fails = 73966
	L1D_cache_core[12]: Access = 21405, Miss = 15459, Miss_rate = 0.722, Pending_hits = 1502, Reservation_fails = 81717
	L1D_cache_core[13]: Access = 23795, Miss = 17219, Miss_rate = 0.724, Pending_hits = 1725, Reservation_fails = 89087
	L1D_cache_core[14]: Access = 25523, Miss = 16735, Miss_rate = 0.656, Pending_hits = 1416, Reservation_fails = 67727
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 228601
	L1D_total_cache_miss_rate = 0.6941
	L1D_total_cache_pending_hits = 21163
	L1D_total_cache_reservation_fails = 1120282
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 813793
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65681
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 306489
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367896
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1625, 1124, 1599, 1610, 1154, 1625, 1126, 1163, 1193, 1167, 1152, 1154, 1191, 1573, 1180, 1180, 1053, 621, 608, 1053, 621, 1014, 647, 634, 553, 620, 620, 620, 1052, 594, 633, 633, 604, 574, 604, 159, 604, 604, 604, 1049, 578, 591, 550, 604, 1062, 604, 565, 1010, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1290670
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112548
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1290670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1951951	W0_Idle:689045	W0_Scoreboard:2223971	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 900384 {8:112548,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15306528 {136:112548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 84 
maxdqlatency = 0 
maxmflatency = 1053 
averagemflatency = 335 
max_icnt2mem_latency = 769 
max_icnt2sh_latency = 237676 
mrq_lat_table:8991 	307 	251 	574 	680 	141 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64923 	145786 	20185 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40641 	17644 	24277 	63544 	54585 	30128 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10937 	47405 	50810 	3401 	10 	0 	0 	1 	6 	22 	150 	4099 	5008 	47162 	61886 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	231 	244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        26        17        36        34        40        22        11         8        19         8 
dram[1]:         5         6        14        14        31        31        28        31        36        26        30        16         8         8         8         6 
dram[2]:         5         8        14        14        31        29        30        18        36        49        34        42        14         9        16        13 
dram[3]:         5         9        14        16        34        29        33        27        42        43        36        30        10         8        10         8 
dram[4]:         5         8        14        16        33        28        17        22        19        41        40        45        12         6        17        15 
dram[5]:        11         5        14        16        33        28        30        26        40        30        19        58         6         7         5         8 
maximum service time to same row:
dram[0]:     15875     24522     10281     11107     11041     12093     11082     16760      7364     14445     15590     14699     12447     16413     17584     16518 
dram[1]:     20383     27826     26779     22200     26647     30452     42747     27132     16255     13559     11741     25884     11163     11641     20453     16518 
dram[2]:     17790     24208     23471     29513     11797     14575     33740     14676     16647     16105     13537      9923     14678     26194     41898     23331 
dram[3]:     19931     18710     17934     20072     50326     24888     31742     21000     14196     13160     12772     19584     14511     20562     23947      9775 
dram[4]:     22394     13665     12850     20479     11512     12881     22296     20388     13683     18129     19316     19023     21294     20429     22563     12010 
dram[5]:     17266     27369     14886     10879     16947     17852     40321     33843     13809     13173     26199     13311     16290     16400     20453     40720 
average row accesses per activate:
dram[0]:  1.647059  1.846154  2.338983  3.186047  2.489362  2.142857  2.417910  2.750000  3.395833  3.410256  2.404494  2.728814  2.044445  2.000000  2.916667  2.100000 
dram[1]:  1.918919  1.787879  2.723404  3.555556  2.857143  2.289474  3.342105  3.514286  2.706897  2.903846  2.578947  2.921569  1.913043  2.071429  1.738095  2.073171 
dram[2]:  1.636364  2.160000  3.447368  2.096774  2.227273  2.500000  3.500000  2.215385  3.136364  3.692308  2.684211  2.666667  2.263158  2.047619  2.846154  2.533333 
dram[3]:  1.807692  2.333333  2.625000  3.815789  2.609756  2.522727  3.232558  2.886364  3.526316  2.981818  2.500000  3.186047  2.268293  1.953488  1.938776  2.366667 
dram[4]:  1.878788  2.225806  2.537037  3.113636  2.222222  2.488889  2.197183  3.342857  3.039216  3.224490  2.793103  3.972222  2.522727  2.069767  2.307692  2.923077 
dram[5]:  2.320000  2.000000  2.400000  3.104167  2.756757  1.960784  3.175000  2.891304  3.657895  2.770492  2.793103  3.142857  2.352941  2.076923  1.952381  2.869565 
average row locality = 10960/4215 = 2.600237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        72        91        90       108       113       142       116       118        96       158       122        88        88       105        84 
dram[1]:        71        59        80        81        94        82       110       107       118       119       115       115        84        83        73        85 
dram[2]:        54        54        83       104        94        87       107       122       106       111       119       125        82        82        74        76 
dram[3]:        47        63        84        86       100       108       119       111       101       129       109       103        89        82        95        71 
dram[4]:        62        69        99        83        94       108       133       100       118       123       122       108       103        87        90        76 
dram[5]:        58        62        98        96        96        96       109       115       107       133       124       120        75        79        82        66 
total reads: 9191
bank skew: 158/47 = 3.36
chip skew: 1647/1476 = 1.12
number of total write accesses:
dram[0]:         0         0        47        47         9         7        20        16        45        37        56        39         4         4         0         0 
dram[1]:         0         0        48        47         6         5        17        16        39        32        32        34         4         4         0         0 
dram[2]:         0         0        48        26         4         3        19        22        32        33        34        43         4         4         0         0 
dram[3]:         0         0        42        59         7         3        20        16        33        35        36        34         4         2         0         0 
dram[4]:         0         0        38        54         6         4        23        17        37        35        40        35         8         2         0         0 
dram[5]:         0         0        46        53         6         4        18        18        32        36        38        34         5         2         0         0 
total reads: 1769
min_bank_accesses = 0!
chip skew: 331/272 = 1.22
average mf latency per bank:
dram[0]:       2154      2339      1670      1672     16833     17049     10458     12119      6282      6669      4471      5555      3395      2830      1977      2132
dram[1]:       2257      2578      1407      1562     18760     23634     12296     13255      5652      6826      5499      5888      2825      2736      2023      1974
dram[2]:       2730      2397      1663      1748     21926     22414     13242     11607      6921      6977      6290      5125      3209      9473      2422      2180
dram[3]:       2460      2411      1667      1503     19478     18965     11490     12066      6434      5841      5798      5944      2983      2711      2000      2238
dram[4]:       3386      2516      2071      1498     22280     20082     11386     14833      6766      6782      5910      7019      2936      3132      2346      2542
dram[5]:       3107      2552      1607      1531     22011     19873     13172     11821      7120      5414      5867      5368      3384      2626      2229      1629
maximum mf latency per bank:
dram[0]:        743       833       835       755       886       807       884       802       958       810       871       789       749       749       769       763
dram[1]:       1053       695       755       732       833       743       744       774       766       839       829       909       734       709       781       684
dram[2]:        715       737       754       767       823       835       850       833       815       782       967       870       783       804       717       697
dram[3]:        788       709       727       791       783       760       746       713       710       777       799       826       756       689       804       769
dram[4]:        866       818       821       808       909      1042       906       816       974       947       800       793       809       803       796       760
dram[5]:        764       832       682       760       832       985       834       995       796       762       852       751       814       771       749       713

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=313728 n_nop=308469 n_act=795 n_pre=779 n_req=1978 n_rd=3294 n_write=391 bw_util=0.02349
n_activity=43536 dram_eff=0.1693
bk0: 112a 312635i bk1: 144a 312439i bk2: 182a 311419i bk3: 180a 311747i bk4: 216a 311963i bk5: 226a 311724i bk6: 284a 311049i bk7: 232a 311735i bk8: 236a 311473i bk9: 192a 311825i bk10: 316a 310003i bk11: 244a 311150i bk12: 176a 312107i bk13: 176a 312052i bk14: 210a 312315i bk15: 168a 312315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0257548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=313728 n_nop=309099 n_act=688 n_pre=672 n_req=1760 n_rd=2952 n_write=317 bw_util=0.02084
n_activity=38256 dram_eff=0.1709
bk0: 142a 312442i bk1: 118a 312592i bk2: 160a 311663i bk3: 162a 311893i bk4: 188a 312351i bk5: 164a 312334i bk6: 220a 312066i bk7: 214a 312064i bk8: 236a 311229i bk9: 238a 311490i bk10: 230a 311349i bk11: 230a 311445i bk12: 168a 312099i bk13: 166a 312160i bk14: 146a 312197i bk15: 170a 312174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0172984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=313728 n_nop=309123 n_act=678 n_pre=662 n_req=1752 n_rd=2960 n_write=305 bw_util=0.02081
n_activity=37421 dram_eff=0.1745
bk0: 108a 312656i bk1: 108a 312880i bk2: 166a 312051i bk3: 208a 311442i bk4: 188a 312058i bk5: 174a 312315i bk6: 214a 312066i bk7: 244a 311235i bk8: 212a 311744i bk9: 222a 311787i bk10: 238a 311277i bk11: 250a 311004i bk12: 164a 312292i bk13: 164a 312173i bk14: 148a 312650i bk15: 152a 312637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0216844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=313728 n_nop=309085 n_act=668 n_pre=652 n_req=1788 n_rd=2994 n_write=329 bw_util=0.02118
n_activity=38439 dram_eff=0.1729
bk0: 94a 312876i bk1: 126a 312791i bk2: 168a 311811i bk3: 172a 311734i bk4: 200a 312142i bk5: 216a 312016i bk6: 238a 311777i bk7: 222a 311859i bk8: 202a 311840i bk9: 258a 311291i bk10: 218a 311319i bk11: 206a 311714i bk12: 178a 312181i bk13: 164a 312161i bk14: 190a 311978i bk15: 142a 312630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0192523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=313728 n_nop=308845 n_act=704 n_pre=688 n_req=1874 n_rd=3150 n_write=341 bw_util=0.02225
n_activity=38706 dram_eff=0.1804
bk0: 124a 312572i bk1: 138a 312637i bk2: 198a 311562i bk3: 166a 311648i bk4: 188a 312030i bk5: 216a 311973i bk6: 266a 310945i bk7: 200a 312056i bk8: 236a 311429i bk9: 246a 311440i bk10: 244a 311103i bk11: 216a 311781i bk12: 206a 312054i bk13: 174a 312203i bk14: 180a 312293i bk15: 152a 312711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0213242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=313728 n_nop=309016 n_act=682 n_pre=666 n_req=1808 n_rd=3032 n_write=332 bw_util=0.02145
n_activity=38182 dram_eff=0.1762
bk0: 116a 312883i bk1: 124a 312718i bk2: 196a 311186i bk3: 192a 311486i bk4: 192a 312240i bk5: 192a 311925i bk6: 218a 311970i bk7: 230a 311819i bk8: 214a 311921i bk9: 266a 311186i bk10: 248a 311242i bk11: 240a 311486i bk12: 150a 312441i bk13: 158a 312326i bk14: 164a 312247i bk15: 132a 312805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0173335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19117, Miss = 866, Miss_rate = 0.045, Pending_hits = 37, Reservation_fails = 221
L2_cache_bank[1]: Access = 19021, Miss = 781, Miss_rate = 0.041, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 18704, Miss = 745, Miss_rate = 0.040, Pending_hits = 34, Reservation_fails = 108
L2_cache_bank[3]: Access = 19060, Miss = 731, Miss_rate = 0.038, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[4]: Access = 19188, Miss = 719, Miss_rate = 0.037, Pending_hits = 34, Reservation_fails = 207
L2_cache_bank[5]: Access = 21112, Miss = 761, Miss_rate = 0.036, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[6]: Access = 18958, Miss = 744, Miss_rate = 0.039, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[7]: Access = 18903, Miss = 753, Miss_rate = 0.040, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[8]: Access = 19473, Miss = 821, Miss_rate = 0.042, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[9]: Access = 19378, Miss = 754, Miss_rate = 0.039, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[10]: Access = 19373, Miss = 749, Miss_rate = 0.039, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[11]: Access = 18700, Miss = 767, Miss_rate = 0.041, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 230987
L2_total_cache_misses = 9191
L2_total_cache_miss_rate = 0.0398
L2_total_cache_pending_hits = 351
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7987
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1197
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=681569
icnt_total_pkts_simt_to_mem=349428
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.6882
	minimum = 6
	maximum = 311
Network latency average = 23.3369
	minimum = 6
	maximum = 182
Slowest packet = 454618
Flit latency average = 26.278
	minimum = 6
	maximum = 181
Slowest flit = 1026561
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0612115
	minimum = 0.0517075 (at node 18)
	maximum = 0.245418 (at node 20)
Accepted packet rate average = 0.0612115
	minimum = 0.0517075 (at node 18)
	maximum = 0.245418 (at node 20)
Injected flit rate average = 0.0978841
	minimum = 0.0671426 (at node 18)
	maximum = 0.26394 (at node 20)
Accepted flit rate average= 0.0978841
	minimum = 0.0667567 (at node 0)
	maximum = 0.486205 (at node 20)
Injected packet length average = 1.59911
Accepted packet length average = 1.59911
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2217 (8 samples)
	minimum = 6 (8 samples)
	maximum = 162.5 (8 samples)
Network latency average = 14.812 (8 samples)
	minimum = 6 (8 samples)
	maximum = 122.25 (8 samples)
Flit latency average = 13.7914 (8 samples)
	minimum = 6 (8 samples)
	maximum = 121.375 (8 samples)
Fragmentation average = 0.01435 (8 samples)
	minimum = 0 (8 samples)
	maximum = 44.5 (8 samples)
Injected packet rate average = 0.0346816 (8 samples)
	minimum = 0.0257678 (8 samples)
	maximum = 0.0924526 (8 samples)
Accepted packet rate average = 0.0346816 (8 samples)
	minimum = 0.0257678 (8 samples)
	maximum = 0.0924526 (8 samples)
Injected flit rate average = 0.0674055 (8 samples)
	minimum = 0.0365682 (8 samples)
	maximum = 0.144636 (8 samples)
Accepted flit rate average = 0.0674055 (8 samples)
	minimum = 0.0452519 (8 samples)
	maximum = 0.200797 (8 samples)
Injected packet size average = 1.94355 (8 samples)
Accepted packet size average = 1.94355 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 54599 (inst/sec)
gpgpu_simulation_rate = 2400 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,237677)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,237677)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,237677)
GPGPU-Sim uArch: cycles simulated: 239177  inst.: 5445618 (ipc=26.8) sim_rate=54456 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:02:18 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(14,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 241177  inst.: 5545006 (ipc=39.9) sim_rate=54901 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:02:19 2016
GPGPU-Sim uArch: cycles simulated: 242677  inst.: 5607764 (ipc=40.5) sim_rate=54978 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:02:20 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 244677  inst.: 5636614 (ipc=33.0) sim_rate=54724 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:02:21 2016
GPGPU-Sim uArch: cycles simulated: 247177  inst.: 5666698 (ipc=27.5) sim_rate=54487 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:02:22 2016
GPGPU-Sim uArch: cycles simulated: 249177  inst.: 5695679 (ipc=25.2) sim_rate=54244 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:02:23 2016
GPGPU-Sim uArch: cycles simulated: 251177  inst.: 5721490 (ipc=23.4) sim_rate=53976 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:02:24 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(15,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 252677  inst.: 5740889 (ipc=22.4) sim_rate=53653 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:02:25 2016
GPGPU-Sim uArch: cycles simulated: 254677  inst.: 5767191 (ipc=21.3) sim_rate=53399 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:02:26 2016
GPGPU-Sim uArch: cycles simulated: 256677  inst.: 5792489 (ipc=20.4) sim_rate=53142 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: cycles simulated: 258677  inst.: 5814758 (ipc=19.5) sim_rate=52861 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:02:28 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 260677  inst.: 5857094 (ipc=19.6) sim_rate=52766 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: cycles simulated: 262177  inst.: 5875398 (ipc=19.2) sim_rate=52458 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: cycles simulated: 264177  inst.: 5896452 (ipc=18.5) sim_rate=52180 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:02:31 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 266177  inst.: 5921767 (ipc=18.1) sim_rate=51945 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: cycles simulated: 267677  inst.: 5936581 (ipc=17.7) sim_rate=51622 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:02:33 2016
GPGPU-Sim uArch: cycles simulated: 269677  inst.: 5958225 (ipc=17.3) sim_rate=51364 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: cycles simulated: 271677  inst.: 5992701 (ipc=17.3) sim_rate=51219 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:02:35 2016
GPGPU-Sim uArch: cycles simulated: 273177  inst.: 6010800 (ipc=17.1) sim_rate=50938 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:02:36 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(9,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 275177  inst.: 6033247 (ipc=16.7) sim_rate=50699 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:02:37 2016
GPGPU-Sim uArch: cycles simulated: 276677  inst.: 6048526 (ipc=16.5) sim_rate=50404 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:02:38 2016
GPGPU-Sim uArch: cycles simulated: 278677  inst.: 6072264 (ipc=16.3) sim_rate=50184 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:02:39 2016
GPGPU-Sim uArch: cycles simulated: 280677  inst.: 6094072 (ipc=16.0) sim_rate=49951 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:02:40 2016
GPGPU-Sim uArch: cycles simulated: 282677  inst.: 6116500 (ipc=15.8) sim_rate=49727 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:02:41 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 284177  inst.: 6131564 (ipc=15.6) sim_rate=49448 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:02:42 2016
GPGPU-Sim uArch: cycles simulated: 285677  inst.: 6147305 (ipc=15.5) sim_rate=49178 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:02:43 2016
GPGPU-Sim uArch: cycles simulated: 287677  inst.: 6168933 (ipc=15.3) sim_rate=48959 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:02:44 2016
GPGPU-Sim uArch: cycles simulated: 289677  inst.: 6188590 (ipc=15.1) sim_rate=48729 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:02:45 2016
GPGPU-Sim uArch: cycles simulated: 291177  inst.: 6204787 (ipc=14.9) sim_rate=48474 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:02:46 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(9,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 293177  inst.: 6226409 (ipc=14.8) sim_rate=48266 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:02:47 2016
GPGPU-Sim uArch: cycles simulated: 295177  inst.: 6247320 (ipc=14.6) sim_rate=48056 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:02:48 2016
GPGPU-Sim uArch: cycles simulated: 296677  inst.: 6265614 (ipc=14.6) sim_rate=47829 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:02:49 2016
GPGPU-Sim uArch: cycles simulated: 298177  inst.: 6280861 (ipc=14.5) sim_rate=47582 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: cycles simulated: 300177  inst.: 6300643 (ipc=14.3) sim_rate=47373 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:02:51 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 301677  inst.: 6318675 (ipc=14.3) sim_rate=47154 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:02:52 2016
GPGPU-Sim uArch: cycles simulated: 303677  inst.: 6339162 (ipc=14.1) sim_rate=46956 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: cycles simulated: 305177  inst.: 6354923 (ipc=14.1) sim_rate=46727 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:02:54 2016
GPGPU-Sim uArch: cycles simulated: 307177  inst.: 6376648 (ipc=14.0) sim_rate=46544 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:02:55 2016
GPGPU-Sim uArch: cycles simulated: 308677  inst.: 6391788 (ipc=13.9) sim_rate=46317 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:02:56 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(17,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 310677  inst.: 6412755 (ipc=13.8) sim_rate=46134 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:02:57 2016
GPGPU-Sim uArch: cycles simulated: 312177  inst.: 6430125 (ipc=13.8) sim_rate=45929 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:02:58 2016
GPGPU-Sim uArch: cycles simulated: 313677  inst.: 6447561 (ipc=13.7) sim_rate=45727 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:02:59 2016
GPGPU-Sim uArch: cycles simulated: 315177  inst.: 6464052 (ipc=13.7) sim_rate=45521 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:03:00 2016
GPGPU-Sim uArch: cycles simulated: 317177  inst.: 6486757 (ipc=13.6) sim_rate=45361 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:03:01 2016
GPGPU-Sim uArch: cycles simulated: 319177  inst.: 6507382 (ipc=13.5) sim_rate=45190 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:03:02 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 321177  inst.: 6530081 (ipc=13.5) sim_rate=45035 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:03:03 2016
GPGPU-Sim uArch: cycles simulated: 322677  inst.: 6551679 (ipc=13.5) sim_rate=44874 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:03:04 2016
GPGPU-Sim uArch: cycles simulated: 324677  inst.: 6573951 (ipc=13.4) sim_rate=44720 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:03:05 2016
GPGPU-Sim uArch: cycles simulated: 326177  inst.: 6590245 (ipc=13.4) sim_rate=44528 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:03:06 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(21,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 328177  inst.: 6613670 (ipc=13.4) sim_rate=44387 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:03:07 2016
GPGPU-Sim uArch: cycles simulated: 330177  inst.: 6635545 (ipc=13.3) sim_rate=44236 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:03:08 2016
GPGPU-Sim uArch: cycles simulated: 332177  inst.: 6657507 (ipc=13.2) sim_rate=44089 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:03:09 2016
GPGPU-Sim uArch: cycles simulated: 334177  inst.: 6680477 (ipc=13.2) sim_rate=43950 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:03:10 2016
GPGPU-Sim uArch: cycles simulated: 335677  inst.: 6699638 (ipc=13.2) sim_rate=43788 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:03:11 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(14,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 337677  inst.: 6723639 (ipc=13.2) sim_rate=43659 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:03:12 2016
GPGPU-Sim uArch: cycles simulated: 339177  inst.: 6739581 (ipc=13.1) sim_rate=43481 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:03:13 2016
GPGPU-Sim uArch: cycles simulated: 341177  inst.: 6760183 (ipc=13.1) sim_rate=43334 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:03:14 2016
GPGPU-Sim uArch: cycles simulated: 343177  inst.: 6783845 (ipc=13.1) sim_rate=43209 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:03:15 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(11,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 345177  inst.: 6806473 (ipc=13.0) sim_rate=43078 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:03:16 2016
GPGPU-Sim uArch: cycles simulated: 346677  inst.: 6823442 (ipc=13.0) sim_rate=42914 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:03:17 2016
GPGPU-Sim uArch: cycles simulated: 348677  inst.: 6848772 (ipc=13.0) sim_rate=42804 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:03:18 2016
GPGPU-Sim uArch: cycles simulated: 350177  inst.: 6869314 (ipc=13.0) sim_rate=42666 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:03:19 2016
GPGPU-Sim uArch: cycles simulated: 351677  inst.: 6888790 (ipc=13.0) sim_rate=42523 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:03:20 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(29,0,0) tid=(413,0,0)
GPGPU-Sim uArch: cycles simulated: 353177  inst.: 6905055 (ipc=13.0) sim_rate=42362 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:03:21 2016
GPGPU-Sim uArch: cycles simulated: 355177  inst.: 6932028 (ipc=13.0) sim_rate=42268 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: cycles simulated: 356677  inst.: 6949984 (ipc=13.0) sim_rate=42121 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:03:23 2016
GPGPU-Sim uArch: cycles simulated: 358177  inst.: 6966832 (ipc=13.0) sim_rate=41968 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: cycles simulated: 360177  inst.: 6989430 (ipc=12.9) sim_rate=41852 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:03:25 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(25,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 361677  inst.: 7005788 (ipc=12.9) sim_rate=41701 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:03:26 2016
GPGPU-Sim uArch: cycles simulated: 363677  inst.: 7026814 (ipc=12.9) sim_rate=41578 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:03:27 2016
GPGPU-Sim uArch: cycles simulated: 365177  inst.: 7045645 (ipc=12.9) sim_rate=41444 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:03:28 2016
GPGPU-Sim uArch: cycles simulated: 367177  inst.: 7066682 (ipc=12.8) sim_rate=41325 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: cycles simulated: 368677  inst.: 7080387 (ipc=12.8) sim_rate=41165 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:03:30 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 370677  inst.: 7103615 (ipc=12.8) sim_rate=41061 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:03:31 2016
GPGPU-Sim uArch: cycles simulated: 372677  inst.: 7124916 (ipc=12.7) sim_rate=40947 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: cycles simulated: 374177  inst.: 7142649 (ipc=12.7) sim_rate=40815 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:03:33 2016
GPGPU-Sim uArch: cycles simulated: 376177  inst.: 7164825 (ipc=12.7) sim_rate=40709 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 378177  inst.: 7186894 (ipc=12.7) sim_rate=40603 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:03:35 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(37,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 380177  inst.: 7206638 (ipc=12.6) sim_rate=40486 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:03:36 2016
GPGPU-Sim uArch: cycles simulated: 382177  inst.: 7230938 (ipc=12.6) sim_rate=40396 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:03:37 2016
GPGPU-Sim uArch: cycles simulated: 384177  inst.: 7252662 (ipc=12.6) sim_rate=40292 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:03:38 2016
GPGPU-Sim uArch: cycles simulated: 386177  inst.: 7274152 (ipc=12.6) sim_rate=40188 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:03:39 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(20,0,0) tid=(402,0,0)
GPGPU-Sim uArch: cycles simulated: 388177  inst.: 7295057 (ipc=12.6) sim_rate=40082 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:03:40 2016
GPGPU-Sim uArch: cycles simulated: 390177  inst.: 7315493 (ipc=12.5) sim_rate=39975 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:03:41 2016
GPGPU-Sim uArch: cycles simulated: 392677  inst.: 7346621 (ipc=12.5) sim_rate=39927 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: cycles simulated: 394677  inst.: 7365814 (ipc=12.5) sim_rate=39815 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:03:43 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,0,0) tid=(436,0,0)
GPGPU-Sim uArch: cycles simulated: 396677  inst.: 7388098 (ipc=12.5) sim_rate=39720 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:03:44 2016
GPGPU-Sim uArch: cycles simulated: 399177  inst.: 7413609 (ipc=12.4) sim_rate=39644 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:03:45 2016
GPGPU-Sim uArch: cycles simulated: 401677  inst.: 7442350 (ipc=12.4) sim_rate=39586 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 403677  inst.: 7469250 (ipc=12.4) sim_rate=39519 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:03:47 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(18,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 406177  inst.: 7497353 (ipc=12.4) sim_rate=39459 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:03:48 2016
GPGPU-Sim uArch: cycles simulated: 408177  inst.: 7515005 (ipc=12.4) sim_rate=39345 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:03:49 2016
GPGPU-Sim uArch: cycles simulated: 411177  inst.: 7546491 (ipc=12.3) sim_rate=39304 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:03:50 2016
GPGPU-Sim uArch: cycles simulated: 413677  inst.: 7575391 (ipc=12.3) sim_rate=39250 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:03:51 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(32,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 416177  inst.: 7608379 (ipc=12.3) sim_rate=39218 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:03:52 2016
GPGPU-Sim uArch: cycles simulated: 418177  inst.: 7629563 (ipc=12.3) sim_rate=39125 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:03:53 2016
GPGPU-Sim uArch: cycles simulated: 420677  inst.: 7655632 (ipc=12.3) sim_rate=39059 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:03:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (184738,237677), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(184739,237677)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(31,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 423177  inst.: 7683614 (ipc=12.3) sim_rate=39003 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:03:55 2016
GPGPU-Sim uArch: cycles simulated: 425177  inst.: 7709340 (ipc=12.3) sim_rate=38936 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:03:56 2016
GPGPU-Sim uArch: cycles simulated: 427177  inst.: 7732642 (ipc=12.3) sim_rate=38857 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:03:57 2016
GPGPU-Sim uArch: cycles simulated: 429677  inst.: 7757178 (ipc=12.2) sim_rate=38785 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:03:58 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(44,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 432177  inst.: 7785742 (ipc=12.2) sim_rate=38735 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:03:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (195424,237677), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(195425,237677)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (195606,237677), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(195607,237677)
GPGPU-Sim uArch: cycles simulated: 434177  inst.: 7808247 (ipc=12.2) sim_rate=38654 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:04:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (196694,237677), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(196695,237677)
GPGPU-Sim uArch: cycles simulated: 436677  inst.: 7837546 (ipc=12.2) sim_rate=38608 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:04:01 2016
GPGPU-Sim uArch: cycles simulated: 438677  inst.: 7856830 (ipc=12.2) sim_rate=38513 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:04:02 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(31,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 441177  inst.: 7886231 (ipc=12.2) sim_rate=38469 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:04:03 2016
GPGPU-Sim uArch: cycles simulated: 443177  inst.: 7909496 (ipc=12.2) sim_rate=38395 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:04:04 2016
GPGPU-Sim uArch: cycles simulated: 445677  inst.: 7938646 (ipc=12.2) sim_rate=38350 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:04:05 2016
GPGPU-Sim uArch: cycles simulated: 447677  inst.: 7963674 (ipc=12.2) sim_rate=38286 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:04:06 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(16,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 450177  inst.: 7990145 (ipc=12.2) sim_rate=38230 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:04:07 2016
GPGPU-Sim uArch: cycles simulated: 452177  inst.: 8013206 (ipc=12.2) sim_rate=38158 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:04:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (215566,237677), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(215567,237677)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (216325,237677), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(216326,237677)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (216800,237677), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(216801,237677)
GPGPU-Sim uArch: cycles simulated: 454677  inst.: 8045390 (ipc=12.2) sim_rate=38129 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:04:09 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(15,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 457177  inst.: 8075289 (ipc=12.2) sim_rate=38090 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:04:10 2016
GPGPU-Sim uArch: cycles simulated: 459177  inst.: 8108629 (ipc=12.2) sim_rate=38068 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: cycles simulated: 461177  inst.: 8133145 (ipc=12.2) sim_rate=38005 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:04:12 2016
GPGPU-Sim uArch: cycles simulated: 463177  inst.: 8160060 (ipc=12.2) sim_rate=37953 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:04:13 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(24,0,0) tid=(492,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (226855,237677), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(226856,237677)
GPGPU-Sim uArch: cycles simulated: 465677  inst.: 8190127 (ipc=12.2) sim_rate=37917 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:04:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (229412,237677), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(229413,237677)
GPGPU-Sim uArch: cycles simulated: 467677  inst.: 8213485 (ipc=12.2) sim_rate=37850 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (231875,237677), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(231876,237677)
GPGPU-Sim uArch: cycles simulated: 470177  inst.: 8251558 (ipc=12.2) sim_rate=37851 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:04:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (232806,237677), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(232807,237677)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(29,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 471677  inst.: 8276848 (ipc=12.3) sim_rate=37793 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:04:17 2016
GPGPU-Sim uArch: cycles simulated: 473677  inst.: 8298431 (ipc=12.3) sim_rate=37720 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:04:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (237974,237677), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(237975,237677)
GPGPU-Sim uArch: cycles simulated: 475677  inst.: 8323933 (ipc=12.3) sim_rate=37664 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:04:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (238258,237677), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(238259,237677)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (238812,237677), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(238813,237677)
GPGPU-Sim uArch: cycles simulated: 477677  inst.: 8355907 (ipc=12.3) sim_rate=37639 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:04:20 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(52,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 479677  inst.: 8377561 (ipc=12.3) sim_rate=37567 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:04:21 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (242280,237677), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(242281,237677)
GPGPU-Sim uArch: cycles simulated: 481677  inst.: 8405085 (ipc=12.3) sim_rate=37522 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:04:22 2016
GPGPU-Sim uArch: cycles simulated: 483177  inst.: 8421339 (ipc=12.3) sim_rate=37428 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:04:23 2016
GPGPU-Sim uArch: cycles simulated: 485177  inst.: 8441848 (ipc=12.3) sim_rate=37353 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: cycles simulated: 486677  inst.: 8457693 (ipc=12.3) sim_rate=37258 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:04:25 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(56,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 488677  inst.: 8478505 (ipc=12.2) sim_rate=37186 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:04:26 2016
GPGPU-Sim uArch: cycles simulated: 490677  inst.: 8499818 (ipc=12.2) sim_rate=37117 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:04:27 2016
GPGPU-Sim uArch: cycles simulated: 492677  inst.: 8527460 (ipc=12.2) sim_rate=37075 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:04:28 2016
GPGPU-Sim uArch: cycles simulated: 494677  inst.: 8547171 (ipc=12.2) sim_rate=37000 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:04:29 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(59,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 496677  inst.: 8569589 (ipc=12.2) sim_rate=36937 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:04:30 2016
GPGPU-Sim uArch: cycles simulated: 499177  inst.: 8592698 (ipc=12.2) sim_rate=36878 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:04:31 2016
GPGPU-Sim uArch: cycles simulated: 501177  inst.: 8617076 (ipc=12.2) sim_rate=36825 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:04:32 2016
GPGPU-Sim uArch: cycles simulated: 503677  inst.: 8646480 (ipc=12.2) sim_rate=36793 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:04:33 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(58,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 505677  inst.: 8667988 (ipc=12.2) sim_rate=36728 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:04:34 2016
GPGPU-Sim uArch: cycles simulated: 507677  inst.: 8690431 (ipc=12.2) sim_rate=36668 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:04:35 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (270944,237677), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(270945,237677)
GPGPU-Sim uArch: cycles simulated: 510177  inst.: 8717816 (ipc=12.2) sim_rate=36629 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:04:36 2016
GPGPU-Sim uArch: cycles simulated: 512677  inst.: 8746525 (ipc=12.1) sim_rate=36596 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:04:37 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 514677  inst.: 8780654 (ipc=12.2) sim_rate=36586 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:04:38 2016
GPGPU-Sim uArch: cycles simulated: 516677  inst.: 8803598 (ipc=12.2) sim_rate=36529 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:04:39 2016
GPGPU-Sim uArch: cycles simulated: 519177  inst.: 8829793 (ipc=12.2) sim_rate=36486 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:04:40 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(20,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 521677  inst.: 8859451 (ipc=12.2) sim_rate=36458 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:04:41 2016
GPGPU-Sim uArch: cycles simulated: 524677  inst.: 8897635 (ipc=12.2) sim_rate=36465 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:04:42 2016
GPGPU-Sim uArch: cycles simulated: 527177  inst.: 8925753 (ipc=12.2) sim_rate=36431 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:04:43 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(23,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 529677  inst.: 8953566 (ipc=12.2) sim_rate=36396 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:04:44 2016
GPGPU-Sim uArch: cycles simulated: 532677  inst.: 8989688 (ipc=12.2) sim_rate=36395 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:04:45 2016
GPGPU-Sim uArch: cycles simulated: 535677  inst.: 9031583 (ipc=12.2) sim_rate=36417 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:04:46 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(46,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 538177  inst.: 9056867 (ipc=12.2) sim_rate=36372 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:04:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (301101,237677), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(301102,237677)
GPGPU-Sim uArch: cycles simulated: 540677  inst.: 9086097 (ipc=12.1) sim_rate=36344 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:04:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (303291,237677), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(303292,237677)
GPGPU-Sim uArch: cycles simulated: 543677  inst.: 9120297 (ipc=12.1) sim_rate=36335 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:04:49 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(22,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 546677  inst.: 9160438 (ipc=12.2) sim_rate=36350 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:04:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (309692,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 549177  inst.: 9189755 (ipc=12.1) sim_rate=36323 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:04:51 2016
GPGPU-Sim uArch: cycles simulated: 551677  inst.: 9217679 (ipc=12.1) sim_rate=36290 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:04:52 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(39,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 554677  inst.: 9252090 (ipc=12.1) sim_rate=36282 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:04:53 2016
GPGPU-Sim uArch: cycles simulated: 557677  inst.: 9294846 (ipc=12.2) sim_rate=36307 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:04:54 2016
GPGPU-Sim uArch: cycles simulated: 560177  inst.: 9325616 (ipc=12.2) sim_rate=36286 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:04:55 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(17,0,0) tid=(422,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (323861,237677), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (324138,237677), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (325120,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 563177  inst.: 9359431 (ipc=12.1) sim_rate=36276 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:04:56 2016
GPGPU-Sim uArch: cycles simulated: 566177  inst.: 9393060 (ipc=12.1) sim_rate=36266 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:04:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (330990,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 568677  inst.: 9428707 (ipc=12.2) sim_rate=36264 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:04:58 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(50,0,0) tid=(305,0,0)
GPGPU-Sim uArch: cycles simulated: 571677  inst.: 9468477 (ipc=12.2) sim_rate=36277 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:04:59 2016
GPGPU-Sim uArch: cycles simulated: 574177  inst.: 9497035 (ipc=12.2) sim_rate=36248 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:05:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (339324,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 577177  inst.: 9529770 (ipc=12.1) sim_rate=36234 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:05:01 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(21,0,0) tid=(416,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (340156,237677), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (341443,237677), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (341642,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 580177  inst.: 9568782 (ipc=12.2) sim_rate=36245 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:05:02 2016
GPGPU-Sim uArch: cycles simulated: 583177  inst.: 9608022 (ipc=12.2) sim_rate=36256 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:05:03 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(21,0,0) tid=(425,0,0)
GPGPU-Sim uArch: cycles simulated: 585677  inst.: 9641386 (ipc=12.2) sim_rate=36245 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:05:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (349742,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 588677  inst.: 9672750 (ipc=12.2) sim_rate=36227 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:05:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (351359,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 591677  inst.: 9713320 (ipc=12.2) sim_rate=36243 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:05:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (354208,237677), 2 CTAs running
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(45,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 594677  inst.: 9752641 (ipc=12.2) sim_rate=36255 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:05:07 2016
GPGPU-Sim uArch: cycles simulated: 597677  inst.: 9793581 (ipc=12.2) sim_rate=36272 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:05:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360356,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 600677  inst.: 9824750 (ipc=12.2) sim_rate=36253 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:05:09 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(50,0,0) tid=(493,0,0)
GPGPU-Sim uArch: cycles simulated: 603677  inst.: 9864745 (ipc=12.2) sim_rate=36267 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:05:10 2016
GPGPU-Sim uArch: cycles simulated: 606677  inst.: 9905005 (ipc=12.2) sim_rate=36282 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:05:11 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(42,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (370705,237677), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 609177  inst.: 9936534 (ipc=12.2) sim_rate=36264 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:05:12 2016
GPGPU-Sim uArch: cycles simulated: 612677  inst.: 9978639 (ipc=12.2) sim_rate=36285 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:05:13 2016
GPGPU-Sim uArch: cycles simulated: 615677  inst.: 10017843 (ipc=12.2) sim_rate=36296 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:05:14 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(32,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 618677  inst.: 10054769 (ipc=12.2) sim_rate=36298 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:05:15 2016
GPGPU-Sim uArch: cycles simulated: 621677  inst.: 10092658 (ipc=12.2) sim_rate=36304 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:05:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (384821,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(61,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 624677  inst.: 10127453 (ipc=12.2) sim_rate=36299 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:05:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (387126,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (387452,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (387764,237677), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 627677  inst.: 10168178 (ipc=12.2) sim_rate=36314 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:05:18 2016
GPGPU-Sim uArch: cycles simulated: 631177  inst.: 10209754 (ipc=12.2) sim_rate=36333 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:05:19 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(36,0,0) tid=(375,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (394495,237677), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 634177  inst.: 10245573 (ipc=12.2) sim_rate=36331 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:05:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (397037,237677), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (398430,237677), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 637677  inst.: 10278240 (ipc=12.2) sim_rate=36318 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:05:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (401921,237677), 1 CTAs running
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(36,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 641677  inst.: 10316949 (ipc=12.2) sim_rate=36327 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:05:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (404143,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (405039,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (406740,237677), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 645177  inst.: 10362379 (ipc=12.2) sim_rate=36359 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:05:23 2016
GPGPU-Sim uArch: cycles simulated: 648677  inst.: 10399204 (ipc=12.2) sim_rate=36360 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:05:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (411217,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (411376,237677), 1 CTAs running
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(62,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 652677  inst.: 10437836 (ipc=12.1) sim_rate=36368 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:05:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (418726,237677), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 656677  inst.: 10487173 (ipc=12.1) sim_rate=36413 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:05:26 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(45,0,0) tid=(501,0,0)
GPGPU-Sim uArch: cycles simulated: 660177  inst.: 10521063 (ipc=12.1) sim_rate=36405 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:05:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (424088,237677), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 664677  inst.: 10563189 (ipc=12.1) sim_rate=36424 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:05:28 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(50,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 668177  inst.: 10608858 (ipc=12.1) sim_rate=36456 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:05:29 2016
GPGPU-Sim uArch: cycles simulated: 672177  inst.: 10650634 (ipc=12.1) sim_rate=36474 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:05:30 2016
GPGPU-Sim uArch: cycles simulated: 676177  inst.: 10688711 (ipc=12.0) sim_rate=36480 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:05:31 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(59,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 679677  inst.: 10733176 (ipc=12.1) sim_rate=36507 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:05:32 2016
GPGPU-Sim uArch: cycles simulated: 683677  inst.: 10775103 (ipc=12.0) sim_rate=36525 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:05:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (447301,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (447894,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (448277,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(60,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 688177  inst.: 10811119 (ipc=12.0) sim_rate=36524 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:05:34 2016
GPGPU-Sim uArch: cycles simulated: 692677  inst.: 10856956 (ipc=12.0) sim_rate=36555 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:05:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (458407,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 697177  inst.: 10891444 (ipc=11.9) sim_rate=36548 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:05:36 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(53,0,0) tid=(505,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (461859,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (463788,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 702677  inst.: 10935648 (ipc=11.9) sim_rate=36574 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:05:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (465502,237677), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (466543,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (467644,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (470341,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 708677  inst.: 10970639 (ipc=11.8) sim_rate=36568 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:05:38 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (471770,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (474558,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(454,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (478643,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 716677  inst.: 11003990 (ipc=11.7) sim_rate=36558 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:05:39 2016
GPGPU-Sim uArch: cycles simulated: 726677  inst.: 11032343 (ipc=11.5) sim_rate=36530 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:05:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (492032,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (498800,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 740177  inst.: 11057387 (ipc=11.2) sim_rate=36493 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:05:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (513136,237677), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 513137
gpu_sim_insn = 5660327
gpu_ipc =      11.0308
gpu_tot_sim_cycle = 750814
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      14.7383
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 1638554
gpu_stall_icnt2sh    = 4398786
gpu_total_sim_rate=36520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 71062, Miss = 47283, Miss_rate = 0.665, Pending_hits = 3280, Reservation_fails = 222353
	L1D_cache_core[1]: Access = 76712, Miss = 55411, Miss_rate = 0.722, Pending_hits = 4325, Reservation_fails = 333007
	L1D_cache_core[2]: Access = 72520, Miss = 49065, Miss_rate = 0.677, Pending_hits = 3690, Reservation_fails = 243296
	L1D_cache_core[3]: Access = 71327, Miss = 49484, Miss_rate = 0.694, Pending_hits = 3858, Reservation_fails = 272075
	L1D_cache_core[4]: Access = 74004, Miss = 51180, Miss_rate = 0.692, Pending_hits = 3744, Reservation_fails = 282946
	L1D_cache_core[5]: Access = 86096, Miss = 61358, Miss_rate = 0.713, Pending_hits = 4708, Reservation_fails = 315484
	L1D_cache_core[6]: Access = 72405, Miss = 49948, Miss_rate = 0.690, Pending_hits = 3570, Reservation_fails = 256946
	L1D_cache_core[7]: Access = 74319, Miss = 56788, Miss_rate = 0.764, Pending_hits = 4165, Reservation_fails = 348809
	L1D_cache_core[8]: Access = 72185, Miss = 47722, Miss_rate = 0.661, Pending_hits = 3458, Reservation_fails = 200609
	L1D_cache_core[9]: Access = 74373, Miss = 52426, Miss_rate = 0.705, Pending_hits = 4131, Reservation_fails = 296333
	L1D_cache_core[10]: Access = 71201, Miss = 48647, Miss_rate = 0.683, Pending_hits = 3319, Reservation_fails = 260206
	L1D_cache_core[11]: Access = 85708, Miss = 59720, Miss_rate = 0.697, Pending_hits = 4628, Reservation_fails = 285479
	L1D_cache_core[12]: Access = 73117, Miss = 52676, Miss_rate = 0.720, Pending_hits = 3970, Reservation_fails = 320819
	L1D_cache_core[13]: Access = 75242, Miss = 53108, Miss_rate = 0.706, Pending_hits = 4147, Reservation_fails = 294774
	L1D_cache_core[14]: Access = 83370, Miss = 56880, Miss_rate = 0.682, Pending_hits = 4107, Reservation_fails = 267708
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 791696
	L1D_total_cache_miss_rate = 0.6984
	L1D_total_cache_pending_hits = 59100
	L1D_total_cache_reservation_fails = 4200844
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 564265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3812383
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 103189
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 388461
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615686
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2556, 2025, 2545, 2541, 2070, 2556, 2012, 2049, 2109, 2098, 2068, 2070, 2092, 2504, 2111, 2126, 1526, 1064, 1066, 1511, 1079, 1487, 1120, 1107, 1011, 1093, 1093, 1078, 1510, 1052, 1091, 1091, 1062, 1032, 1062, 617, 1077, 1062, 1077, 1477, 1021, 1049, 1023, 1062, 1520, 1077, 1023, 1468, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 5056284
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564265
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5056284
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6892805	W0_Idle:2552733	W0_Scoreboard:8925555	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4514120 {8:564265,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76740040 {136:564265,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 1089 
averagemflatency = 325 
max_icnt2mem_latency = 798 
max_icnt2sh_latency = 750813 
mrq_lat_table:36127 	1970 	892 	3067 	7041 	791 	117 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	272389 	453373 	68983 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	251585 	113822 	79081 	144689 	145758 	59420 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29865 	258345 	252738 	23151 	181 	0 	0 	1 	6 	22 	150 	4099 	5008 	47162 	66658 	62840 	44532 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	643 	859 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         7        40        46        32        32        26        17        36        34        40        22        21        20        27        18 
dram[1]:         8         9        49        52        31        31        28        31        36        26        30        16        21        23        24        19 
dram[2]:         9         8        47        25        31        29        30        18        36        49        34        42        21        23        27        18 
dram[3]:        12         9        46        61        34        29        33        27        42        43        36        30        22        22        18        17 
dram[4]:         8         8        37        52        33        28        17        22        19        41        40        45        21        32        19        21 
dram[5]:        11         7        42        53        33        28        30        26        40        30        19        58        23        22        20        17 
maximum service time to same row:
dram[0]:     83553     68365     30653     31305     28303     46363     40990     31981     22510     55691     21685     25491     41982     22478     26097     19032 
dram[1]:     83892     64410     32903     32769     33036     30452     92873     45793     22113     19965     25819     40315     65244     65057     33227     70781 
dram[2]:     43970     80273     33041     32840     29327     30415     33740     30185     48272     48269     46310     46704     42848     43954     41898     35070 
dram[3]:     45503     92410     33311     59434     50326     24888     31742     45760     46253     34608     33301     19584     54616     72253     42486     47124 
dram[4]:     66181     65084     21509     44018     45134     46393     27250     31088     48956     58113     34981     88545     42487     49816     23880     36921 
dram[5]:     66220     66162     21655     33085     36745     22762     40321     33843     57228     49598     39630     30985     58284     72635     33991     55566 
average row accesses per activate:
dram[0]:  2.385027  2.306358  2.109890  2.259574  2.235772  2.174673  2.115016  2.125899  2.253049  2.532319  2.180328  2.322785  2.273585  2.460606  2.589595  2.262857 
dram[1]:  2.271523  2.313869  2.375587  2.177273  2.227273  1.962085  2.304527  2.095785  2.448276  2.483871  2.407975  2.367133  2.374150  2.503650  2.513889  2.360249 
dram[2]:  2.214286  2.433735  2.397380  1.992337  2.152263  1.972549  2.242647  2.034056  2.444840  2.388278  2.286517  2.333333  2.520468  2.518750  2.707143  2.590909 
dram[3]:  2.380597  2.510345  2.191710  2.398010  2.086207  2.041841  2.301724  2.351931  2.511211  2.383399  2.395604  2.519573  2.586207  2.496599  2.243750  2.796993 
dram[4]:  2.362162  2.397436  2.160000  2.291139  2.046332  2.150215  2.113208  2.187023  2.216301  2.492593  2.428169  2.653125  2.430693  2.462500  2.494253  2.917910 
dram[5]:  2.448276  2.335571  2.196581  2.176471  2.278846  1.960317  2.304878  2.039146  2.610656  2.380597  2.446667  2.580645  2.516129  2.445161  2.295858  2.731707 
average row locality = 50038/21571 = 2.319689
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       446       399       501       454       480       450       584       520       571       515       691       546       446       394       448       396 
dram[1]:       343       317       435       404       385       374       491       493       438       424       579       515       337       335       362       380 
dram[2]:       372       404       476       465       447       448       527       582       542       526       614       636       407       398       379       399 
dram[3]:       319       364       354       396       417       436       474       488       438       470       486       519       361       361       359       372 
dram[4]:       437       374       477       453       459       441       588       515       577       521       641       626       464       380       434       391 
dram[5]:       355       348       442       367       412       449       487       512       487       499       542       547       379       363       388       336 
total reads: 43380
bank skew: 691/317 = 2.18
chip skew: 7841/6612 = 1.19
number of total write accesses:
dram[0]:         0         0        75        77        70        48        78        71       168       151       240       188        36        12         0         0 
dram[1]:         0         0        71        75        56        40        69        54       130       115       206       162        12         8         0         0 
dram[2]:         0         0        73        55        76        55        83        75       145       126       200       232        24         5         0         0 
dram[3]:         0         0        69        86        67        52        60        60       122       133       168       189        14         6         0         0 
dram[4]:         0         0        63        90        71        60        84        58       130       152       221       223        27        14         0         0 
dram[5]:         0         0        72        77        62        45        80        61       150       139       192       173        11        16         0         0 
total reads: 6658
min_bank_accesses = 0!
chip skew: 1214/998 = 1.22
average mf latency per bank:
dram[0]:       1843      2312      1611      1773      9838     11349     11539     13418      3308      3582      2378      3090      2124      2527      1781      2005
dram[1]:       2195      2671      1550      1889     11019     14452     12489     14096      3513      4135      2395      2959      2284      2609      1756      1735
dram[2]:       2265      2350      1679      1980     10640     12781     12972     12940      3565      3981      2777      2682      2384      3912      2056      2046
dram[3]:       2275      2236      1919      1800     10558     12208     13104     14045      3696      3848      2971      2822      2297      2287      1845      1832
dram[4]:       2132      2527      1839      1843     10848     13674     12011     15277      3633      3933      2703      2858      2203      2582      1862      2258
dram[5]:       2418      2394      1710      1935     11853     12220     13516     13317      3679      3487      2963      2916      2345      2184      1740      1835
maximum mf latency per bank:
dram[0]:        854       874       902       911       922       953       969       959       958       958       871       934      1038       989       786       862
dram[1]:       1053       904       775       906       833       843       931       852       949       859       829       909       743       794       781       867
dram[2]:        853       958       861       966       830      1034      1063       934       936       937       967      1033       810       977       807       922
dram[3]:        788       922       889       833       808       921       905       876       806       936       799       826       770       859       804       829
dram[4]:        908       935       875       982       909      1042      1089       942       974      1082       862      1021       892      1009       815       908
dram[5]:        779       841       852       826       997       985       953       995       860       866       878       880       814       806       805       810

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991068 n_nop=965720 n_act=3993 n_pre=3977 n_req=9055 n_rd=15682 n_write=1696 bw_util=0.03507
n_activity=180943 dram_eff=0.1921
bk0: 892a 984041i bk1: 798a 984769i bk2: 1002a 980873i bk3: 908a 981847i bk4: 960a 981460i bk5: 900a 982420i bk6: 1168a 978981i bk7: 1040a 980281i bk8: 1142a 977881i bk9: 1030a 979870i bk10: 1382a 973598i bk11: 1092a 977500i bk12: 892a 982396i bk13: 788a 984270i bk14: 896a 984206i bk15: 792a 984283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0571495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991068 n_nop=969915 n_act=3284 n_pre=3268 n_req=7610 n_rd=13224 n_write=1377 bw_util=0.02947
n_activity=155853 dram_eff=0.1874
bk0: 686a 985414i bk1: 634a 986042i bk2: 870a 982808i bk3: 808a 982464i bk4: 770a 983458i bk5: 748a 983351i bk6: 982a 981361i bk7: 986a 981037i bk8: 876a 981331i bk9: 848a 981952i bk10: 1158a 977098i bk11: 1030a 978640i bk12: 674a 984986i bk13: 670a 985489i bk14: 724a 985232i bk15: 760a 984579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0482116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991068 n_nop=966593 n_act=3824 n_pre=3808 n_req=8771 n_rd=15244 n_write=1599 bw_util=0.03399
n_activity=174108 dram_eff=0.1935
bk0: 744a 984991i bk1: 808a 984875i bk2: 952a 982318i bk3: 930a 981504i bk4: 894a 981487i bk5: 896a 981659i bk6: 1054a 980338i bk7: 1164a 978691i bk8: 1084a 979361i bk9: 1052a 979701i bk10: 1228a 976162i bk11: 1272a 975058i bk12: 814a 983715i bk13: 796a 984363i bk14: 758a 985124i bk15: 798a 984925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0552818
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991068 n_nop=969967 n_act=3224 n_pre=3208 n_req=7640 n_rd=13228 n_write=1441 bw_util=0.0296
n_activity=153296 dram_eff=0.1914
bk0: 638a 986084i bk1: 728a 985640i bk2: 708a 983740i bk3: 792a 982862i bk4: 834a 982436i bk5: 872a 982015i bk6: 948a 981686i bk7: 976a 981629i bk8: 876a 981548i bk9: 940a 980686i bk10: 972a 979255i bk11: 1038a 978842i bk12: 722a 984868i bk13: 722a 985080i bk14: 718a 984715i bk15: 744a 985489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0457295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991068 n_nop=966198 n_act=3834 n_pre=3818 n_req=8971 n_rd=15556 n_write=1662 bw_util=0.03475
n_activity=175258 dram_eff=0.1965
bk0: 874a 984107i bk1: 748a 985169i bk2: 954a 981702i bk3: 906a 981507i bk4: 918a 981349i bk5: 882a 982012i bk6: 1176a 978645i bk7: 1030a 980907i bk8: 1154a 978161i bk9: 1042a 979559i bk10: 1282a 975526i bk11: 1252a 976564i bk12: 928a 982659i bk13: 760a 984500i bk14: 868a 983926i bk15: 782a 985287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0562191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991068 n_nop=968931 n_act=3412 n_pre=3396 n_req=7991 n_rd=13826 n_write=1503 bw_util=0.03093
n_activity=162551 dram_eff=0.1886
bk0: 710a 985664i bk1: 696a 985767i bk2: 884a 982194i bk3: 734a 983081i bk4: 824a 983109i bk5: 898a 981898i bk6: 974a 981302i bk7: 1024a 980589i bk8: 974a 980676i bk9: 998a 980031i bk10: 1084a 978423i bk11: 1094a 978789i bk12: 758a 984628i bk13: 726a 984796i bk14: 776a 984453i bk15: 672a 985964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0475992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65681, Miss = 4167, Miss_rate = 0.063, Pending_hits = 40, Reservation_fails = 221
L2_cache_bank[1]: Access = 65997, Miss = 3674, Miss_rate = 0.056, Pending_hits = 41, Reservation_fails = 1
L2_cache_bank[2]: Access = 64109, Miss = 3370, Miss_rate = 0.053, Pending_hits = 41, Reservation_fails = 145
L2_cache_bank[3]: Access = 65864, Miss = 3242, Miss_rate = 0.049, Pending_hits = 30, Reservation_fails = 37
L2_cache_bank[4]: Access = 66274, Miss = 3764, Miss_rate = 0.057, Pending_hits = 38, Reservation_fails = 248
L2_cache_bank[5]: Access = 68966, Miss = 3858, Miss_rate = 0.056, Pending_hits = 23, Reservation_fails = 42
L2_cache_bank[6]: Access = 64652, Miss = 3208, Miss_rate = 0.050, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[7]: Access = 66598, Miss = 3406, Miss_rate = 0.051, Pending_hits = 38, Reservation_fails = 67
L2_cache_bank[8]: Access = 66352, Miss = 4077, Miss_rate = 0.061, Pending_hits = 29, Reservation_fails = 17
L2_cache_bank[9]: Access = 67763, Miss = 3701, Miss_rate = 0.055, Pending_hits = 42, Reservation_fails = 64
L2_cache_bank[10]: Access = 66019, Miss = 3492, Miss_rate = 0.053, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 66573, Miss = 3421, Miss_rate = 0.051, Pending_hits = 36, Reservation_fails = 52
L2_total_cache_accesses = 794848
L2_total_cache_misses = 43380
L2_total_cache_miss_rate = 0.0546
L2_total_cache_pending_hits = 419
L2_total_cache_reservation_fails = 894
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3052298
icnt_total_pkts_simt_to_mem=1025588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.8367
	minimum = 6
	maximum = 591
Network latency average = 27.0736
	minimum = 6
	maximum = 491
Slowest packet = 474069
Flit latency average = 20.4094
	minimum = 6
	maximum = 491
Slowest flit = 1897622
Fragmentation average = 0.0553745
	minimum = 0
	maximum = 422
Injected packet rate average = 0.0813964
	minimum = 0.0659278 (at node 0)
	maximum = 0.0942926 (at node 24)
Accepted packet rate average = 0.0813964
	minimum = 0.0659278 (at node 0)
	maximum = 0.0942926 (at node 24)
Injected flit rate average = 0.219917
	minimum = 0.0797662 (at node 0)
	maximum = 0.399272 (at node 24)
Accepted flit rate average= 0.219917
	minimum = 0.106252 (at node 17)
	maximum = 0.371729 (at node 5)
Injected packet length average = 2.70181
Accepted packet length average = 2.70181
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0678 (9 samples)
	minimum = 6 (9 samples)
	maximum = 210.111 (9 samples)
Network latency average = 16.1744 (9 samples)
	minimum = 6 (9 samples)
	maximum = 163.222 (9 samples)
Flit latency average = 14.5267 (9 samples)
	minimum = 6 (9 samples)
	maximum = 162.444 (9 samples)
Fragmentation average = 0.0189083 (9 samples)
	minimum = 0 (9 samples)
	maximum = 86.4444 (9 samples)
Injected packet rate average = 0.0398721 (9 samples)
	minimum = 0.03023 (9 samples)
	maximum = 0.0926571 (9 samples)
Accepted packet rate average = 0.0398721 (9 samples)
	minimum = 0.03023 (9 samples)
	maximum = 0.0926571 (9 samples)
Injected flit rate average = 0.0843512 (9 samples)
	minimum = 0.0413679 (9 samples)
	maximum = 0.172929 (9 samples)
Accepted flit rate average = 0.0843512 (9 samples)
	minimum = 0.0520297 (9 samples)
	maximum = 0.21979 (9 samples)
Injected packet size average = 2.11554 (9 samples)
Accepted packet size average = 2.11554 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 3 sec (303 sec)
gpgpu_simulation_rate = 36520 (inst/sec)
gpgpu_simulation_rate = 2477 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,750814)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,750814)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,750814)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,750814)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 751314  inst.: 11090561 (ipc=49.7) sim_rate=36482 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:05:42 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,0,0) tid=(505,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1863,750814), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1864,750814)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1894,750814), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1895,750814)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1900,750814), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1901,750814)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1916,750814), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1917,750814)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1941,750814), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1942,750814)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1946,750814), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1947,750814)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1963,750814), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1964,750814)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1975,750814), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1976,750814)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1979,750814), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1980,750814)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1986,750814), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1987,750814)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1995,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1995,750814), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1996,750814)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1996,750814)
GPGPU-Sim uArch: cycles simulated: 752814  inst.: 11217522 (ipc=75.9) sim_rate=36778 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:05:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2013,750814), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2014,750814)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2016,750814), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2017,750814)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2076,750814), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2077,750814)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(33,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2717,750814), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2718,750814)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2871,750814), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2872,750814)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2889,750814), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2890,750814)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(33,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2906,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2908,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3008,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3040,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3088,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3091,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3121,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3124,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3193,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3205,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3231,750814), 2 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(47,0,0) tid=(365,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3317,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3431,750814), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 754314  inst.: 11492877 (ipc=122.0) sim_rate=37558 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:05:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3773,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3829,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3854,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3932,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3949,750814), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3986,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4015,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4021,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4065,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4136,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4141,750814), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(60,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4261,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4355,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4447,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4501,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4513,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4546,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4603,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4708,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4738,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4747,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4768,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4798,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4807,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4858,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4861,750814), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4870,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4879,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4927,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5047,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5131,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5329,750814), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5330
gpu_sim_insn = 507084
gpu_ipc =      95.1377
gpu_tot_sim_cycle = 756144
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      15.3050
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 1638684
gpu_stall_icnt2sh    = 4398808
gpu_total_sim_rate=37819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 71382, Miss = 47532, Miss_rate = 0.666, Pending_hits = 3326, Reservation_fails = 223654
	L1D_cache_core[1]: Access = 77028, Miss = 55656, Miss_rate = 0.723, Pending_hits = 4371, Reservation_fails = 333735
	L1D_cache_core[2]: Access = 72836, Miss = 49307, Miss_rate = 0.677, Pending_hits = 3736, Reservation_fails = 244295
	L1D_cache_core[3]: Access = 71727, Miss = 49795, Miss_rate = 0.694, Pending_hits = 3907, Reservation_fails = 273196
	L1D_cache_core[4]: Access = 74364, Miss = 51464, Miss_rate = 0.692, Pending_hits = 3796, Reservation_fails = 283686
	L1D_cache_core[5]: Access = 86416, Miss = 61605, Miss_rate = 0.713, Pending_hits = 4754, Reservation_fails = 316545
	L1D_cache_core[6]: Access = 72725, Miss = 50197, Miss_rate = 0.690, Pending_hits = 3614, Reservation_fails = 258117
	L1D_cache_core[7]: Access = 74639, Miss = 57037, Miss_rate = 0.764, Pending_hits = 4210, Reservation_fails = 349654
	L1D_cache_core[8]: Access = 72505, Miss = 47968, Miss_rate = 0.662, Pending_hits = 3504, Reservation_fails = 201594
	L1D_cache_core[9]: Access = 74693, Miss = 52675, Miss_rate = 0.705, Pending_hits = 4172, Reservation_fails = 297058
	L1D_cache_core[10]: Access = 71601, Miss = 48954, Miss_rate = 0.684, Pending_hits = 3374, Reservation_fails = 261324
	L1D_cache_core[11]: Access = 86028, Miss = 59970, Miss_rate = 0.697, Pending_hits = 4674, Reservation_fails = 286447
	L1D_cache_core[12]: Access = 73429, Miss = 52914, Miss_rate = 0.721, Pending_hits = 4013, Reservation_fails = 322125
	L1D_cache_core[13]: Access = 75558, Miss = 53353, Miss_rate = 0.706, Pending_hits = 4193, Reservation_fails = 295778
	L1D_cache_core[14]: Access = 83686, Miss = 57124, Miss_rate = 0.683, Pending_hits = 4153, Reservation_fails = 268792
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 795551
	L1D_total_cache_miss_rate = 0.6987
	L1D_total_cache_pending_hits = 59797
	L1D_total_cache_reservation_fails = 4216000
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 279947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 564557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3815504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108179
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 400496
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629696
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2612, 2081, 2601, 2597, 2126, 2612, 2068, 2105, 2165, 2154, 2124, 2126, 2148, 2560, 2167, 2182, 1554, 1092, 1094, 1539, 1107, 1515, 1148, 1135, 1039, 1121, 1121, 1106, 1538, 1080, 1119, 1119, 1090, 1060, 1090, 645, 1105, 1090, 1105, 1505, 1049, 1077, 1051, 1090, 1548, 1105, 1051, 1496, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 5071440
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564557
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5071440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6914890	W0_Idle:2567537	W0_Scoreboard:9006222	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4516456 {8:564557,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76779752 {136:564557,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 1089 
averagemflatency = 325 
max_icnt2mem_latency = 798 
max_icnt2sh_latency = 756143 
mrq_lat_table:36324 	1983 	916 	3223 	7159 	896 	130 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	274423 	455569 	69021 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	252514 	114307 	79563 	145273 	147143 	59823 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30096 	258405 	252739 	23151 	181 	0 	0 	1 	6 	22 	150 	4099 	5008 	47162 	66658 	62840 	48508 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	650 	863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         7        40        46        32        32        26        17        36        34        40        22        21        20        27        18 
dram[1]:         8         9        49        52        31        31        28        31        36        26        30        16        21        23        24        19 
dram[2]:         9         8        47        25        31        29        30        18        36        49        34        42        21        23        27        18 
dram[3]:        12         9        46        61        34        29        33        27        42        43        36        30        22        22        18        17 
dram[4]:         8         8        37        52        33        28        17        22        19        41        40        45        21        32        19        21 
dram[5]:        11         7        42        53        33        28        30        26        40        30        19        58        23        22        20        17 
maximum service time to same row:
dram[0]:     83553     68365     30653     31305     28303     46363     40990     31981     22510     55691     21685     25491     41982     22478     26097     19032 
dram[1]:     83892     64410     32903     32769     33036     30452     92873     45793     22113     19965     25819     40315     65244     65057     33227     70781 
dram[2]:     43970     80273     33041     32840     29327     30415     33740     30185     48272     48269     46310     46704     42848     43954     41898     35070 
dram[3]:     45503     92410     33311     59434     50326     24888     31742     45760     46253     34608     33301     19584     54616     72253     42486     47124 
dram[4]:     66181     65084     21509     44018     45134     46393     27250     31088     48956     58113     34981     88545     42487     49816     23880     36921 
dram[5]:     66220     66162     21655     33085     36745     22762     40321     33843     57228     49598     39630     30985     58284     72635     33991     55566 
average row accesses per activate:
dram[0]:  2.385027  2.306358  2.293040  2.459574  2.235772  2.187773  2.115016  2.125899  2.253049  2.532319  2.180328  2.322785  2.273585  2.460606  2.589595  2.262857 
dram[1]:  2.271523  2.313869  2.619718  2.413636  2.227273  1.962085  2.304527  2.095785  2.448276  2.483871  2.407975  2.367133  2.374150  2.503650  2.513889  2.360249 
dram[2]:  2.214286  2.433735  2.633188  2.176245  2.152263  1.972549  2.242647  2.034056  2.444840  2.388278  2.286517  2.333333  2.520468  2.534162  2.707143  2.590909 
dram[3]:  2.380597  2.510345  2.512953  2.616915  2.120172  2.041841  2.301724  2.351931  2.511211  2.383399  2.395604  2.519573  2.586207  2.496599  2.243750  2.796993 
dram[4]:  2.362162  2.397436  2.336000  2.523207  2.046332  2.150215  2.113208  2.187023  2.216301  2.492593  2.428169  2.653125  2.430693  2.462500  2.494253  2.917910 
dram[5]:  2.448276  2.335571  2.418803  2.411765  2.278846  1.960317  2.304878  2.039146  2.610656  2.380597  2.446667  2.580645  2.516129  2.445161  2.295858  2.731707 
average row locality = 50664/21573 = 2.348491
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       446       399       511       464       480       451       584       520       571       515       691       546       446       394       448       396 
dram[1]:       343       317       448       416       385       374       491       493       438       424       579       515       337       335       362       380 
dram[2]:       372       404       487       475       447       448       527       582       542       526       614       636       407       399       379       399 
dram[3]:       319       364       368       408       419       436       474       488       438       470       486       519       361       361       359       372 
dram[4]:       437       374       488       465       459       441       588       515       577       521       641       626       464       380       434       391 
dram[5]:       355       348       454       379       412       449       487       512       487       499       542       547       379       363       388       336 
total reads: 43523
bank skew: 691/317 = 2.18
chip skew: 7862/6637 = 1.18
number of total write accesses:
dram[0]:         0         0       115       114        70        50        78        71       168       151       240       188        36        12         0         0 
dram[1]:         0         0       110       115        56        40        69        54       130       115       206       162        12         8         0         0 
dram[2]:         0         0       116        93        76        55        83        75       145       126       200       232        24         9         0         0 
dram[3]:         0         0       117       118        75        52        60        60       122       133       168       189        14         6         0         0 
dram[4]:         0         0        96       133        71        60        84        58       130       152       221       223        27        14         0         0 
dram[5]:         0         0       112       113        62        45        80        61       150       139       192       173        11        16         0         0 
total reads: 7141
min_bank_accesses = 0!
chip skew: 1293/1077 = 1.20
average mf latency per bank:
dram[0]:       1843      2312      1506      1653      9904     11355     11561     13455      3308      3582      2378      3090      2124      2527      1781      2005
dram[1]:       2195      2671      1430      1729     11118     14542     12516     14121      3513      4135      2395      2959      2284      2609      1756      1735
dram[2]:       2265      2350      1554      1841     10709     12872     13002     12970      3565      3981      2777      2682      2384      4516      2056      2046
dram[3]:       2275      2236      1705      1676     10441     12290     13128     14068      3696      3848      2971      2822      2297      2287      1845      1832
dram[4]:       2132      2527      1727      1703     10918     13744     12032     15301      3633      3933      2703      2858      2203      2582      1862      2258
dram[5]:       2418      2394      1576      1774     11935     12293     13542     13345      3679      3487      2963      2916      2345      2184      1740      1835
maximum mf latency per bank:
dram[0]:        854       874       902       911       922       953       969       959       958       958       871       934      1038       989       786       862
dram[1]:       1053       904       775       906       833       843       931       852       949       859       829       909       743       794       781       867
dram[2]:        853       958       861       966       830      1034      1063       934       936       937       967      1033       810       977       807       922
dram[3]:        788       922       889       833       808       921       905       876       806       936       799       826       770       859       804       829
dram[4]:        908       935       875       982       909      1042      1089       942       974      1082       862      1021       892      1009       815       908
dram[5]:        779       841       852       826       997       985       953       995       860       866       878       880       814       806       805       810

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998103 n_nop=972634 n_act=3993 n_pre=3977 n_req=9155 n_rd=15724 n_write=1775 bw_util=0.03506
n_activity=181703 dram_eff=0.1926
bk0: 892a 991076i bk1: 798a 991804i bk2: 1022a 987506i bk3: 928a 988494i bk4: 960a 988495i bk5: 902a 989439i bk6: 1168a 986016i bk7: 1040a 987316i bk8: 1142a 984916i bk9: 1030a 986905i bk10: 1382a 980633i bk11: 1092a 984535i bk12: 892a 989431i bk13: 788a 991305i bk14: 896a 991241i bk15: 792a 991318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0592193
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998103 n_nop=976821 n_act=3284 n_pre=3268 n_req=7714 n_rd=13274 n_write=1456 bw_util=0.02952
n_activity=156696 dram_eff=0.188
bk0: 686a 992449i bk1: 634a 993077i bk2: 896a 989355i bk3: 832a 989043i bk4: 770a 990493i bk5: 748a 990386i bk6: 982a 988396i bk7: 986a 988072i bk8: 876a 988366i bk9: 848a 988987i bk10: 1158a 984133i bk11: 1030a 985675i bk12: 674a 992021i bk13: 670a 992524i bk14: 724a 992267i bk15: 760a 991614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.050071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998103 n_nop=973497 n_act=3825 n_pre=3809 n_req=8878 n_rd=15288 n_write=1684 bw_util=0.03401
n_activity=174956 dram_eff=0.194
bk0: 744a 992025i bk1: 808a 991909i bk2: 974a 988876i bk3: 950a 988171i bk4: 894a 988521i bk5: 896a 988694i bk6: 1054a 987373i bk7: 1164a 985727i bk8: 1084a 986397i bk9: 1052a 986737i bk10: 1228a 983198i bk11: 1272a 982094i bk12: 814a 990751i bk13: 798a 991346i bk14: 758a 992158i bk15: 798a 991959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0576844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998103 n_nop=976856 n_act=3225 n_pre=3209 n_req=7756 n_rd=13284 n_write=1529 bw_util=0.02968
n_activity=154303 dram_eff=0.192
bk0: 638a 993120i bk1: 728a 992676i bk2: 736a 990304i bk3: 816a 989494i bk4: 838a 989401i bk5: 872a 989049i bk6: 948a 988720i bk7: 976a 988663i bk8: 876a 988582i bk9: 940a 987720i bk10: 972a 986290i bk11: 1038a 985877i bk12: 722a 991903i bk13: 722a 992115i bk14: 718a 991750i bk15: 744a 992524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0475332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998103 n_nop=973111 n_act=3834 n_pre=3818 n_req=9070 n_rd=15602 n_write=1738 bw_util=0.03475
n_activity=176053 dram_eff=0.197
bk0: 874a 991142i bk1: 748a 992204i bk2: 976a 988345i bk3: 930a 988135i bk4: 918a 988384i bk5: 882a 989047i bk6: 1176a 985680i bk7: 1030a 987942i bk8: 1154a 985196i bk9: 1042a 986594i bk10: 1282a 982561i bk11: 1252a 983599i bk12: 928a 989694i bk13: 760a 991535i bk14: 868a 990961i bk15: 782a 992322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0580571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998103 n_nop=975842 n_act=3412 n_pre=3396 n_req=8091 n_rd=13874 n_write=1579 bw_util=0.03096
n_activity=163377 dram_eff=0.1892
bk0: 710a 992699i bk1: 696a 992802i bk2: 908a 988807i bk3: 758a 989710i bk4: 824a 990144i bk5: 898a 988933i bk6: 974a 988337i bk7: 1024a 987624i bk8: 974a 987711i bk9: 998a 987066i bk10: 1084a 985458i bk11: 1094a 985824i bk12: 758a 991663i bk13: 726a 991831i bk14: 776a 991488i bk15: 672a 992999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0486082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65952, Miss = 4177, Miss_rate = 0.063, Pending_hits = 70, Reservation_fails = 221
L2_cache_bank[1]: Access = 66271, Miss = 3685, Miss_rate = 0.056, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[2]: Access = 64375, Miss = 3383, Miss_rate = 0.053, Pending_hits = 67, Reservation_fails = 145
L2_cache_bank[3]: Access = 66132, Miss = 3254, Miss_rate = 0.049, Pending_hits = 58, Reservation_fails = 37
L2_cache_bank[4]: Access = 66551, Miss = 3775, Miss_rate = 0.057, Pending_hits = 70, Reservation_fails = 248
L2_cache_bank[5]: Access = 70228, Miss = 3869, Miss_rate = 0.055, Pending_hits = 54, Reservation_fails = 168
L2_cache_bank[6]: Access = 64920, Miss = 3224, Miss_rate = 0.050, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[7]: Access = 66879, Miss = 3418, Miss_rate = 0.051, Pending_hits = 58, Reservation_fails = 67
L2_cache_bank[8]: Access = 66628, Miss = 4088, Miss_rate = 0.061, Pending_hits = 51, Reservation_fails = 17
L2_cache_bank[9]: Access = 68041, Miss = 3713, Miss_rate = 0.055, Pending_hits = 73, Reservation_fails = 64
L2_cache_bank[10]: Access = 66291, Miss = 3504, Miss_rate = 0.053, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[11]: Access = 66848, Miss = 3433, Miss_rate = 0.051, Pending_hits = 60, Reservation_fails = 52
L2_total_cache_accesses = 799116
L2_total_cache_misses = 43523
L2_total_cache_miss_rate = 0.0545
L2_total_cache_pending_hits = 759
L2_total_cache_reservation_fails = 1020
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229930
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.258
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3057734
icnt_total_pkts_simt_to_mem=1033832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.503
	minimum = 6
	maximum = 311
Network latency average = 23.7017
	minimum = 6
	maximum = 219
Slowest packet = 1590854
Flit latency average = 26.6185
	minimum = 6
	maximum = 218
Slowest flit = 4087675
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0593148
	minimum = 0.0499062 (at node 17)
	maximum = 0.236773 (at node 20)
Accepted packet rate average = 0.0593148
	minimum = 0.0499062 (at node 17)
	maximum = 0.236773 (at node 20)
Injected flit rate average = 0.0950594
	minimum = 0.0649156 (at node 17)
	maximum = 0.254784 (at node 20)
Accepted flit rate average= 0.0950594
	minimum = 0.0641651 (at node 1)
	maximum = 0.469043 (at node 20)
Injected packet length average = 1.60262
Accepted packet length average = 1.60262
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6113 (10 samples)
	minimum = 6 (10 samples)
	maximum = 220.2 (10 samples)
Network latency average = 16.9271 (10 samples)
	minimum = 6 (10 samples)
	maximum = 168.8 (10 samples)
Flit latency average = 15.7359 (10 samples)
	minimum = 6 (10 samples)
	maximum = 168 (10 samples)
Fragmentation average = 0.0170175 (10 samples)
	minimum = 0 (10 samples)
	maximum = 77.8 (10 samples)
Injected packet rate average = 0.0418164 (10 samples)
	minimum = 0.0321976 (10 samples)
	maximum = 0.107069 (10 samples)
Accepted packet rate average = 0.0418164 (10 samples)
	minimum = 0.0321976 (10 samples)
	maximum = 0.107069 (10 samples)
Injected flit rate average = 0.0854221 (10 samples)
	minimum = 0.0437227 (10 samples)
	maximum = 0.181115 (10 samples)
Accepted flit rate average = 0.0854221 (10 samples)
	minimum = 0.0532433 (10 samples)
	maximum = 0.244715 (10 samples)
Injected packet size average = 2.04279 (10 samples)
Accepted packet size average = 2.04279 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 6 sec (306 sec)
gpgpu_simulation_rate = 37819 (inst/sec)
gpgpu_simulation_rate = 2471 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,756144)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,756144)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,756144)
GPGPU-Sim uArch: cycles simulated: 756644  inst.: 11586181 (ipc=26.8) sim_rate=37740 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:05:45 2016
GPGPU-Sim uArch: cycles simulated: 759144  inst.: 11647219 (ipc=24.8) sim_rate=37815 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:05:46 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,0,0) tid=(472,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(25,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 760644  inst.: 11762171 (ipc=42.1) sim_rate=38065 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 07:05:47 2016
GPGPU-Sim uArch: cycles simulated: 762644  inst.: 11828465 (ipc=39.3) sim_rate=38156 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 07:05:48 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 764644  inst.: 11851030 (ipc=32.7) sim_rate=38106 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 07:05:49 2016
GPGPU-Sim uArch: cycles simulated: 766144  inst.: 11868283 (ipc=29.5) sim_rate=38039 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 07:05:50 2016
GPGPU-Sim uArch: cycles simulated: 768144  inst.: 11897680 (ipc=27.1) sim_rate=38011 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 07:05:51 2016
GPGPU-Sim uArch: cycles simulated: 769644  inst.: 11915291 (ipc=25.4) sim_rate=37946 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 07:05:52 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(41,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 771644  inst.: 11938908 (ipc=23.6) sim_rate=37901 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 07:05:53 2016
GPGPU-Sim uArch: cycles simulated: 773144  inst.: 11957113 (ipc=22.6) sim_rate=37838 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 07:05:54 2016
GPGPU-Sim uArch: cycles simulated: 774644  inst.: 11975589 (ipc=21.8) sim_rate=37777 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 07:05:55 2016
GPGPU-Sim uArch: cycles simulated: 776144  inst.: 11992285 (ipc=21.0) sim_rate=37711 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 07:05:56 2016
GPGPU-Sim uArch: cycles simulated: 777644  inst.: 12007832 (ipc=20.2) sim_rate=37642 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 07:05:57 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(18,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 779144  inst.: 12041096 (ipc=20.4) sim_rate=37628 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 07:05:58 2016
GPGPU-Sim uArch: cycles simulated: 780644  inst.: 12059750 (ipc=19.9) sim_rate=37569 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 07:05:59 2016
GPGPU-Sim uArch: cycles simulated: 782644  inst.: 12086966 (ipc=19.4) sim_rate=37537 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 07:06:00 2016
GPGPU-Sim uArch: cycles simulated: 784144  inst.: 12107926 (ipc=19.1) sim_rate=37485 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 07:06:01 2016
GPGPU-Sim uArch: cycles simulated: 785644  inst.: 12127440 (ipc=18.8) sim_rate=37430 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 07:06:02 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(6,0,0) tid=(440,0,0)
GPGPU-Sim uArch: cycles simulated: 787644  inst.: 12151502 (ipc=18.4) sim_rate=37389 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 07:06:03 2016
GPGPU-Sim uArch: cycles simulated: 789144  inst.: 12169129 (ipc=18.1) sim_rate=37328 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 07:06:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34355,756144), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34356,756144)
GPGPU-Sim uArch: cycles simulated: 791144  inst.: 12212927 (ipc=18.3) sim_rate=37348 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 07:06:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35222,756144), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35223,756144)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(43,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 792644  inst.: 12240183 (ipc=18.3) sim_rate=37317 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 07:06:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38329,756144), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38330,756144)
GPGPU-Sim uArch: cycles simulated: 794644  inst.: 12267855 (ipc=18.1) sim_rate=37288 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 07:06:07 2016
GPGPU-Sim uArch: cycles simulated: 796144  inst.: 12290038 (ipc=17.9) sim_rate=37242 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 07:06:08 2016
GPGPU-Sim uArch: cycles simulated: 798144  inst.: 12314537 (ipc=17.7) sim_rate=37204 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 07:06:09 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(36,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43882,756144), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(43883,756144)
GPGPU-Sim uArch: cycles simulated: 800144  inst.: 12341274 (ipc=17.5) sim_rate=37172 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 07:06:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44339,756144), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(44340,756144)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44786,756144), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44787,756144)
GPGPU-Sim uArch: cycles simulated: 801644  inst.: 12369644 (ipc=17.5) sim_rate=37146 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 07:06:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45850,756144), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45851,756144)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46416,756144), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46417,756144)
GPGPU-Sim uArch: cycles simulated: 803144  inst.: 12395976 (ipc=17.5) sim_rate=37113 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 07:06:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (47494,756144), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(47495,756144)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47571,756144), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(47572,756144)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(45,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 805144  inst.: 12432112 (ipc=17.5) sim_rate=37110 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 07:06:13 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (50228,756144), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(50229,756144)
GPGPU-Sim uArch: cycles simulated: 806644  inst.: 12451574 (ipc=17.4) sim_rate=37058 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 07:06:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50766,756144), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50767,756144)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (50929,756144), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(50930,756144)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (51337,756144), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(51338,756144)
GPGPU-Sim uArch: cycles simulated: 808144  inst.: 12481179 (ipc=17.5) sim_rate=37036 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 07:06:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53477,756144), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53478,756144)
GPGPU-Sim uArch: cycles simulated: 810144  inst.: 12510111 (ipc=17.4) sim_rate=37012 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 07:06:16 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(50,0,0) tid=(408,0,0)
GPGPU-Sim uArch: cycles simulated: 811644  inst.: 12529346 (ipc=17.2) sim_rate=36959 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 07:06:17 2016
GPGPU-Sim uArch: cycles simulated: 813644  inst.: 12552727 (ipc=17.0) sim_rate=36919 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 07:06:18 2016
GPGPU-Sim uArch: cycles simulated: 815144  inst.: 12569994 (ipc=16.9) sim_rate=36862 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 07:06:19 2016
GPGPU-Sim uArch: cycles simulated: 817144  inst.: 12594642 (ipc=16.8) sim_rate=36826 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 07:06:20 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(45,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62793,756144), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(62794,756144)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (62895,756144), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(62896,756144)
GPGPU-Sim uArch: cycles simulated: 819144  inst.: 12630098 (ipc=16.8) sim_rate=36822 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 07:06:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63117,756144), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(63118,756144)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63222,756144), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 820644  inst.: 12658269 (ipc=16.8) sim_rate=36797 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 07:06:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (65953,756144), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 822644  inst.: 12685425 (ipc=16.7) sim_rate=36769 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 07:06:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66950,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (67323,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67383,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67487,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (67856,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68265,756144), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 824644  inst.: 12710605 (ipc=16.6) sim_rate=36735 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 07:06:24 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(54,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69699,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70356,756144), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 826644  inst.: 12739195 (ipc=16.5) sim_rate=36712 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 07:06:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (71717,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71999,756144), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 828644  inst.: 12765031 (ipc=16.4) sim_rate=36681 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 07:06:26 2016
GPGPU-Sim uArch: cycles simulated: 830644  inst.: 12789234 (ipc=16.3) sim_rate=36645 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 07:06:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (75014,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (76233,756144), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(34,0,0) tid=(292,0,0)
GPGPU-Sim uArch: cycles simulated: 832644  inst.: 12813901 (ipc=16.2) sim_rate=36611 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 07:06:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (77879,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (78873,756144), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 835144  inst.: 12845362 (ipc=16.1) sim_rate=36596 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 07:06:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79034,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79479,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (79772,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (79856,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (80092,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80711,756144), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (80804,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (81020,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81099,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (81201,756144), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 837644  inst.: 12874249 (ipc=16.0) sim_rate=36574 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 07:06:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (81897,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (81981,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82388,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82711,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (83280,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83284,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83956,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (84017,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (84316,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (85490,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 841644  inst.: 12907421 (ipc=15.6) sim_rate=36564 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 07:06:31 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (85673,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (85750,756144), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(50,0,0) tid=(364,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (86762,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (87126,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (87437,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (87657,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (87841,756144), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (90723,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (90933,756144), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 90934
gpu_sim_insn = 1348629
gpu_ipc =      14.8309
gpu_tot_sim_cycle = 847078
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      15.2541
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 1929846
gpu_stall_icnt2sh    = 5146575
gpu_total_sim_rate=36604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 81217, Miss = 54384, Miss_rate = 0.670, Pending_hits = 3665, Reservation_fails = 287568
	L1D_cache_core[1]: Access = 87057, Miss = 62735, Miss_rate = 0.721, Pending_hits = 4682, Reservation_fails = 397181
	L1D_cache_core[2]: Access = 82645, Miss = 56055, Miss_rate = 0.678, Pending_hits = 4055, Reservation_fails = 304818
	L1D_cache_core[3]: Access = 82083, Miss = 57151, Miss_rate = 0.696, Pending_hits = 4222, Reservation_fails = 339470
	L1D_cache_core[4]: Access = 84929, Miss = 59061, Miss_rate = 0.695, Pending_hits = 4129, Reservation_fails = 351280
	L1D_cache_core[5]: Access = 95308, Miss = 67696, Miss_rate = 0.710, Pending_hits = 5041, Reservation_fails = 373003
	L1D_cache_core[6]: Access = 83803, Miss = 58026, Miss_rate = 0.692, Pending_hits = 3996, Reservation_fails = 327018
	L1D_cache_core[7]: Access = 86150, Miss = 64984, Miss_rate = 0.754, Pending_hits = 4589, Reservation_fails = 417977
	L1D_cache_core[8]: Access = 82499, Miss = 55037, Miss_rate = 0.667, Pending_hits = 3840, Reservation_fails = 265420
	L1D_cache_core[9]: Access = 84726, Miss = 59514, Miss_rate = 0.702, Pending_hits = 4495, Reservation_fails = 358700
	L1D_cache_core[10]: Access = 81426, Miss = 55872, Miss_rate = 0.686, Pending_hits = 3678, Reservation_fails = 323817
	L1D_cache_core[11]: Access = 95430, Miss = 66492, Miss_rate = 0.697, Pending_hits = 4980, Reservation_fails = 345815
	L1D_cache_core[12]: Access = 82996, Miss = 59631, Miss_rate = 0.718, Pending_hits = 4326, Reservation_fails = 384220
	L1D_cache_core[13]: Access = 87228, Miss = 61589, Miss_rate = 0.706, Pending_hits = 4556, Reservation_fails = 366537
	L1D_cache_core[14]: Access = 93429, Miss = 64062, Miss_rate = 0.686, Pending_hits = 4446, Reservation_fails = 331877
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 902289
	L1D_total_cache_miss_rate = 0.6989
	L1D_total_cache_pending_hits = 64700
	L1D_total_cache_reservation_fails = 5174701
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 670759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4773456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 401245
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 761663
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3037, 2495, 3037, 3033, 2562, 3048, 2504, 2541, 2590, 2579, 2560, 2562, 2584, 2996, 2603, 2618, 1772, 1310, 1312, 1757, 1325, 1733, 1366, 1353, 1257, 1339, 1339, 1324, 1756, 1298, 1337, 1337, 1308, 1278, 1308, 863, 1323, 1308, 1312, 1723, 1256, 1295, 1258, 1308, 1766, 1323, 1269, 1714, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 6145050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 670759
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6145050
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8433530	W0_Idle:2702033	W0_Scoreboard:9686787	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5366072 {8:670759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 91223224 {136:670759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 1089 
averagemflatency = 327 
max_icnt2mem_latency = 798 
max_icnt2sh_latency = 840533 
mrq_lat_table:43654 	2231 	1072 	3506 	8080 	1052 	155 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	305740 	519601 	80868 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	298831 	122825 	90252 	162426 	166113 	65340 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33389 	322060 	290779 	24361 	185 	0 	0 	1 	6 	22 	150 	4099 	5008 	47162 	66658 	62840 	49502 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	679 	1016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        22        56        58        32        32        26        17        36        34        40        22        21        20        27        18 
dram[1]:        21        17        62        58        31        31        28        31        36        26        30        16        21        23        24        19 
dram[2]:        22        20        64        59        31        29        30        18        36        49        34        42        21        23        27        18 
dram[3]:        20        20        73        61        34        29        33        27        42        43        36        30        22        22        18        17 
dram[4]:        21        21        52        63        33        28        20        22        19        41        40        45        21        32        19        21 
dram[5]:        21        19        62        56        33        28        30        26        40        30        19        58        23        22        20        17 
maximum service time to same row:
dram[0]:     83553     68365     30653     31305     28303     46363     40990     31981     22510     55691     21685     25491     41982     22478     26097     20393 
dram[1]:     83892     64410     32903     32769     33036     30452     92873     45793     22113     19965     25819     40315     65244     65057     33227     70781 
dram[2]:     43970     80273     33041     32840     29327     30415     33740     30185     48272     48269     46310     46704     42848     43954     41898     35070 
dram[3]:     45503     92410     33311     59434     50326     24888     31742     45760     46253     34608     33301     19584     54616     72253     42486     47124 
dram[4]:     66181     65084     21509     44018     45134     46393     27250     31088     48956     58113     34981     88545     42487     49816     23880     36921 
dram[5]:     66220     66162     21655     33085     36745     22762     40321     33843     57228     49598     39630     30985     58284     72635     33991     55566 
average row accesses per activate:
dram[0]:  2.356807  2.273171  2.204402  2.363971  2.176871  2.080139  2.131285  2.073314  2.198454  2.424149  2.142277  2.210797  2.248031  2.410377  2.573460  2.308057 
dram[1]:  2.303371  2.273256  2.473896  2.329412  2.111554  1.849462  2.325259  2.111842  2.261290  2.319149  2.273869  2.154891  2.359788  2.444444  2.555556  2.410256 
dram[2]:  2.227723  2.479167  2.494424  2.118812  2.102990  1.952229  2.201835  2.029491  2.320917  2.334347  2.171296  2.290398  2.457143  2.492537  2.532258  2.683333 
dram[3]:  2.351852  2.483146  2.378723  2.485714  2.080986  1.973333  2.202703  2.247423  2.386207  2.245283  2.226361  2.341737  2.436842  2.508021  2.146342  2.738095 
dram[4]:  2.372093  2.347594  2.216949  2.390511  1.968454  2.049470  2.133333  2.173077  2.146597  2.364458  2.326190  2.448363  2.382716  2.454545  2.468599  2.816568 
dram[5]:  2.333333  2.344633  2.370370  2.309804  2.154440  1.929766  2.249180  1.994100  2.448845  2.239645  2.317204  2.419540  2.492146  2.323383  2.298077  2.544379 
average row locality = 59785/26293 = 2.273799
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       502       466       578       525       552       526       669       620       655       601       782       641       531       495       543       487 
dram[1]:       410       391       498       474       454       455       588       576       539       509       670       602       430       428       437       470 
dram[2]:       450       476       550       543       533       537       621       666       633       611       706       716       488       489       471       483 
dram[3]:       381       442       433       480       494       519       577       578       540       552       580       616       445       461       440       460 
dram[4]:       510       439       555       514       533       504       668       605       659       605       727       718       548       471       511       476 
dram[5]:       420       415       519       463       478       514       590       600       563       589       640       638       461       449       478       430 
total reads: 51365
bank skew: 782/381 = 2.05
chip skew: 9173/7931 = 1.16
number of total write accesses:
dram[0]:         0         0       123       118        88        71        94        87       198       182       272       219        40        16         0         0 
dram[1]:         0         0       118       120        76        61        84        66       162       145       235       191        16        12         0         0 
dram[2]:         0         0       121        99       100        76        99        91       177       157       232       262        28        12         0         0 
dram[3]:         0         0       126       129        97        73        75        76       152       162       197       220        18         8         0         0 
dram[4]:         0         0        99       141        91        76       100        73       161       180       250       254        31        15         0         0 
dram[5]:         0         0       121       126        80        63        96        76       179       168       222       204        15        18         0         0 
total reads: 8420
min_bank_accesses = 0!
chip skew: 1508/1286 = 1.17
average mf latency per bank:
dram[0]:       1855      2439      1630      1806      9138     10435     11409     13176      3041      3307      2253      2897      2058      2450      1745      1998
dram[1]:       2287      2678      1551      1889     10041     13007     12257     14171      3126      3684      2287      2776      2229      2442      1837      1870
dram[2]:       2289      2484      1674      1995      9627     11884     12746     13290      3221      3660      2609      2595      2311      4128      2034      2158
dram[3]:       2326      2534      1860      1989      9529     11536     12781     14469      3271      3544      2746      2747      2178      2421      1832      2016
dram[4]:       2142      2560      1803      1791      9937     12886     11940     14837      3316      3587      2514      2687      2105      2517      1851      2203
dram[5]:       2422      2527      1657      1976     10877     11727     12877     13518      3330      3235      2729      2723      2293      2223      1747      1934
maximum mf latency per bank:
dram[0]:        854       874       902       911       922       953       969       959       958       958       871       934      1038       989       786       862
dram[1]:       1053       904       775       906       833       843       931       891       949       859       829       909       769       835       781       867
dram[2]:        853       958       861       966       830      1034      1063       937       936       937       967      1033       810       977       807       922
dram[3]:        788       922       889       833       808       921       905       876       807       936       799       878       770       859       804       933
dram[4]:        908       935       875       982       909      1042      1089       942       974      1082       862      1021       892      1009       815       908
dram[5]:        779       841       852       826       997       985       953       995       860       866       878       880       814       806       805       810

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118135 n_nop=1088064 n_act=4768 n_pre=4752 n_req=10681 n_rd=18346 n_write=2205 bw_util=0.03676
n_activity=214628 dram_eff=0.1915
bk0: 1004a 1110121i bk1: 932a 1110616i bk2: 1156a 1106008i bk3: 1050a 1107264i bk4: 1104a 1106658i bk5: 1052a 1107345i bk6: 1338a 1104183i bk7: 1240a 1104879i bk8: 1310a 1102658i bk9: 1202a 1104576i bk10: 1564a 1098161i bk11: 1282a 1101827i bk12: 1062a 1107743i bk13: 990a 1109485i bk14: 1086a 1109720i bk15: 974a 1109829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0592907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118135 n_nop=1092275 n_act=4070 n_pre=4054 n_req=9217 n_rd=15862 n_write=1874 bw_util=0.03172
n_activity=190110 dram_eff=0.1866
bk0: 820a 1111466i bk1: 782a 1111772i bk2: 996a 1108113i bk3: 948a 1107812i bk4: 908a 1108528i bk5: 910a 1108031i bk6: 1176a 1106284i bk7: 1152a 1106291i bk8: 1078a 1105596i bk9: 1018a 1106641i bk10: 1340a 1101560i bk11: 1204a 1102707i bk12: 860a 1110272i bk13: 856a 1110839i bk14: 874a 1111149i bk15: 940a 1110249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.051077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118135 n_nop=1088891 n_act=4595 n_pre=4579 n_req=10427 n_rd=17946 n_write=2124 bw_util=0.0359
n_activity=208966 dram_eff=0.1921
bk0: 900a 1110798i bk1: 952a 1110883i bk2: 1100a 1107521i bk3: 1086a 1106746i bk4: 1066a 1106303i bk5: 1074a 1106412i bk6: 1242a 1105255i bk7: 1332a 1103701i bk8: 1266a 1103786i bk9: 1222a 1104481i bk10: 1412a 1100600i bk11: 1432a 1099891i bk12: 976a 1109250i bk13: 978a 1109752i bk14: 942a 1110462i bk15: 966a 1110866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0569314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118135 n_nop=1092078 n_act=4055 n_pre=4039 n_req=9331 n_rd=15996 n_write=1967 bw_util=0.03213
n_activity=188915 dram_eff=0.1902
bk0: 762a 1112055i bk1: 884a 1111348i bk2: 866a 1108773i bk3: 960a 1107795i bk4: 988a 1107458i bk5: 1038a 1106684i bk6: 1154a 1106314i bk7: 1156a 1106295i bk8: 1080a 1106060i bk9: 1104a 1105286i bk10: 1160a 1103445i bk11: 1232a 1103096i bk12: 890a 1110088i bk13: 922a 1110475i bk14: 880a 1110202i bk15: 920a 1111173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0496389
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118135 n_nop=1088741 n_act=4591 n_pre=4575 n_req=10514 n_rd=18086 n_write=2142 bw_util=0.03618
n_activity=208890 dram_eff=0.1937
bk0: 1020a 1110057i bk1: 878a 1111150i bk2: 1110a 1106914i bk3: 1028a 1106916i bk4: 1066a 1106378i bk5: 1008a 1107311i bk6: 1336a 1103998i bk7: 1210a 1105899i bk8: 1318a 1102940i bk9: 1210a 1104263i bk10: 1454a 1100057i bk11: 1436a 1100970i bk12: 1096a 1108103i bk13: 942a 1110066i bk14: 1022a 1109684i bk15: 952a 1110902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0568089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1118135 n_nop=1091223 n_act=4214 n_pre=4198 n_req=9615 n_rd=16494 n_write=2006 bw_util=0.03309
n_activity=196495 dram_eff=0.1883
bk0: 840a 1111405i bk1: 830a 1111649i bk2: 1038a 1107508i bk3: 926a 1107833i bk4: 956a 1108314i bk5: 1028a 1107086i bk6: 1180a 1106036i bk7: 1200a 1105246i bk8: 1126a 1105427i bk9: 1178a 1104488i bk10: 1280a 1102805i bk11: 1276a 1103170i bk12: 922a 1110154i bk13: 898a 1110209i bk14: 956a 1110029i bk15: 860a 1111354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0502023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74604, Miss = 4812, Miss_rate = 0.065, Pending_hits = 70, Reservation_fails = 221
L2_cache_bank[1]: Access = 75169, Miss = 4361, Miss_rate = 0.058, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[2]: Access = 73272, Miss = 4026, Miss_rate = 0.055, Pending_hits = 67, Reservation_fails = 145
L2_cache_bank[3]: Access = 75256, Miss = 3905, Miss_rate = 0.052, Pending_hits = 58, Reservation_fails = 37
L2_cache_bank[4]: Access = 75489, Miss = 4452, Miss_rate = 0.059, Pending_hits = 70, Reservation_fails = 248
L2_cache_bank[5]: Access = 79335, Miss = 4521, Miss_rate = 0.057, Pending_hits = 54, Reservation_fails = 168
L2_cache_bank[6]: Access = 73675, Miss = 3890, Miss_rate = 0.053, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[7]: Access = 76319, Miss = 4108, Miss_rate = 0.054, Pending_hits = 58, Reservation_fails = 67
L2_cache_bank[8]: Access = 75152, Miss = 4711, Miss_rate = 0.063, Pending_hits = 51, Reservation_fails = 17
L2_cache_bank[9]: Access = 76972, Miss = 4332, Miss_rate = 0.056, Pending_hits = 73, Reservation_fails = 64
L2_cache_bank[10]: Access = 74968, Miss = 4149, Miss_rate = 0.055, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[11]: Access = 76101, Miss = 4098, Miss_rate = 0.054, Pending_hits = 60, Reservation_fails = 52
L2_total_cache_accesses = 906312
L2_total_cache_misses = 51365
L2_total_cache_miss_rate = 0.0567
L2_total_cache_pending_hits = 759
L2_total_cache_reservation_fails = 1020
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 623182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230923
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3589738
icnt_total_pkts_simt_to_mem=1142022
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.1408
	minimum = 6
	maximum = 517
Network latency average = 27.1872
	minimum = 6
	maximum = 437
Slowest packet = 1610545
Flit latency average = 18.3596
	minimum = 6
	maximum = 437
Slowest flit = 4623094
Fragmentation average = 0.00617094
	minimum = 0
	maximum = 285
Injected packet rate average = 0.087321
	minimum = 0.0672906 (at node 5)
	maximum = 0.103812 (at node 22)
Accepted packet rate average = 0.087321
	minimum = 0.0672906 (at node 5)
	maximum = 0.103812 (at node 22)
Injected flit rate average = 0.260748
	minimum = 0.0679944 (at node 5)
	maximum = 0.515187 (at node 22)
Accepted flit rate average= 0.260748
	minimum = 0.0946181 (at node 23)
	maximum = 0.451481 (at node 13)
Injected packet length average = 2.98609
Accepted packet length average = 2.98609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.5686 (11 samples)
	minimum = 6 (11 samples)
	maximum = 247.182 (11 samples)
Network latency average = 17.8598 (11 samples)
	minimum = 6 (11 samples)
	maximum = 193.182 (11 samples)
Flit latency average = 15.9744 (11 samples)
	minimum = 6 (11 samples)
	maximum = 192.455 (11 samples)
Fragmentation average = 0.0160314 (11 samples)
	minimum = 0 (11 samples)
	maximum = 96.6364 (11 samples)
Injected packet rate average = 0.0459532 (11 samples)
	minimum = 0.0353879 (11 samples)
	maximum = 0.106773 (11 samples)
Accepted packet rate average = 0.0459532 (11 samples)
	minimum = 0.0353879 (11 samples)
	maximum = 0.106773 (11 samples)
Injected flit rate average = 0.101361 (11 samples)
	minimum = 0.0459292 (11 samples)
	maximum = 0.211485 (11 samples)
Accepted flit rate average = 0.101361 (11 samples)
	minimum = 0.0570046 (11 samples)
	maximum = 0.263512 (11 samples)
Injected packet size average = 2.20574 (11 samples)
Accepted packet size average = 2.20574 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 36604 (inst/sec)
gpgpu_simulation_rate = 2399 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,847078)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,847078)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,847078)
GPGPU-Sim uArch: cycles simulated: 847578  inst.: 12955606 (ipc=68.4) sim_rate=36597 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 07:06:32 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,0,0) tid=(391,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1320,847078), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1321,847078)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1417,847078), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1418,847078)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1422,847078), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1423,847078)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1427,847078), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1428,847078)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1433,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1433,847078), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1434,847078)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1434,847078)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1440,847078), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1441,847078)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1452,847078), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1453,847078)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1530,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1530,847078), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1531,847078)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1531,847078)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1533,847078), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1534,847078)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1536,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1536,847078), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1537,847078)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1537,847078)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1540,847078), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1541,847078)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1541,847078), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1542,847078)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(21,0,0) tid=(327,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2233,847078), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2234,847078)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2325,847078), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2326,847078)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2354,847078), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2355,847078)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2357,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2364,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2364,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2423,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2424,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2424,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2428,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2439,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2445,847078), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 849578  inst.: 13169398 (ipc=99.2) sim_rate=37096 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 07:06:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2542,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2545,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2548,847078), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(39,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2917,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2998,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3038,847078), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3044,847078), 1 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(46,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3057,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3061,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3089,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3093,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3095,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3100,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3101,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3108,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3116,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3214,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3216,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3355,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3359,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3365,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3365,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3399,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3400,847078), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3405,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3423,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3430,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3433,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3433,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3440,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3446,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3550,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3551,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3676,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3688,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3705,847078), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3706
gpu_sim_insn = 450048
gpu_ipc =     121.4377
gpu_tot_sim_cycle = 850784
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      15.7167
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 1929846
gpu_stall_icnt2sh    = 5146575
gpu_total_sim_rate=37666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 629
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 81281, Miss = 54400, Miss_rate = 0.669, Pending_hits = 3709, Reservation_fails = 287568
	L1D_cache_core[1]: Access = 87121, Miss = 62751, Miss_rate = 0.720, Pending_hits = 4726, Reservation_fails = 397181
	L1D_cache_core[2]: Access = 82725, Miss = 56075, Miss_rate = 0.678, Pending_hits = 4111, Reservation_fails = 304818
	L1D_cache_core[3]: Access = 82147, Miss = 57167, Miss_rate = 0.696, Pending_hits = 4266, Reservation_fails = 339470
	L1D_cache_core[4]: Access = 84993, Miss = 59077, Miss_rate = 0.695, Pending_hits = 4173, Reservation_fails = 351280
	L1D_cache_core[5]: Access = 95380, Miss = 67714, Miss_rate = 0.710, Pending_hits = 5091, Reservation_fails = 373003
	L1D_cache_core[6]: Access = 83867, Miss = 58042, Miss_rate = 0.692, Pending_hits = 4040, Reservation_fails = 327018
	L1D_cache_core[7]: Access = 86214, Miss = 65000, Miss_rate = 0.754, Pending_hits = 4633, Reservation_fails = 417977
	L1D_cache_core[8]: Access = 82563, Miss = 55053, Miss_rate = 0.667, Pending_hits = 3884, Reservation_fails = 265420
	L1D_cache_core[9]: Access = 84790, Miss = 59530, Miss_rate = 0.702, Pending_hits = 4539, Reservation_fails = 358700
	L1D_cache_core[10]: Access = 81490, Miss = 55888, Miss_rate = 0.686, Pending_hits = 3722, Reservation_fails = 323817
	L1D_cache_core[11]: Access = 95510, Miss = 66512, Miss_rate = 0.696, Pending_hits = 5036, Reservation_fails = 345815
	L1D_cache_core[12]: Access = 83060, Miss = 59647, Miss_rate = 0.718, Pending_hits = 4370, Reservation_fails = 384220
	L1D_cache_core[13]: Access = 87292, Miss = 61605, Miss_rate = 0.706, Pending_hits = 4599, Reservation_fails = 366537
	L1D_cache_core[14]: Access = 93493, Miss = 64078, Miss_rate = 0.685, Pending_hits = 4490, Reservation_fails = 331877
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 902539
	L1D_total_cache_miss_rate = 0.6986
	L1D_total_cache_pending_hits = 65389
	L1D_total_cache_reservation_fails = 5174701
	L1D_cache_data_port_util = 0.029
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 671009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4773456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 401245
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770703
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3067, 2525, 3067, 3063, 2592, 3078, 2534, 2571, 2620, 2609, 2590, 2592, 2614, 3026, 2633, 2648, 1787, 1325, 1327, 1772, 1340, 1748, 1381, 1368, 1272, 1354, 1354, 1339, 1771, 1313, 1352, 1352, 1323, 1293, 1323, 878, 1338, 1323, 1327, 1738, 1271, 1310, 1273, 1323, 1781, 1338, 1284, 1729, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 6145050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 671009
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6145050
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8433676	W0_Idle:2705477	W0_Scoreboard:9772761	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5368072 {8:671009,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 91257224 {136:671009,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 1089 
averagemflatency = 327 
max_icnt2mem_latency = 798 
max_icnt2sh_latency = 840533 
mrq_lat_table:43840 	2244 	1078 	3513 	8081 	1052 	155 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	305777 	519814 	80868 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	299081 	122825 	90252 	162426 	166113 	65340 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33636 	322063 	290779 	24361 	185 	0 	0 	1 	6 	22 	150 	4099 	5008 	47162 	66658 	62840 	49502 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	687 	1016 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        22        56        58        32        32        26        17        36        34        40        22        21        20        27        18 
dram[1]:        21        17        62        58        31        31        28        31        36        26        30        16        21        23        24        19 
dram[2]:        22        20        64        59        31        29        30        18        36        49        34        42        21        23        27        18 
dram[3]:        20        20        73        61        34        29        33        27        42        43        36        30        22        22        18        17 
dram[4]:        21        21        52        63        33        28        20        22        19        41        40        45        21        32        19        21 
dram[5]:        21        19        62        56        33        28        30        26        40        30        19        58        23        22        20        17 
maximum service time to same row:
dram[0]:     83553     68365     30653     31305     28303     46363     40990     31981     22510     55691     21685     25491     41982     22478     26097     20393 
dram[1]:     83892     64410     32903     32769     33036     30452     92873     45793     22113     19965     25819     40315     65244     65057     33227     70781 
dram[2]:     43970     80273     33041     32840     29327     30415     33740     30185     48272     48269     46310     46704     42848     43954     41898     35070 
dram[3]:     45503     92410     33311     59434     50326     24888     31742     45760     46253     34608     33301     19584     54616     72253     42486     47124 
dram[4]:     66181     65084     21509     44018     45134     46393     27250     31088     48956     58113     34981     88545     42487     49816     23880     36921 
dram[5]:     66220     66162     21655     33085     36745     22762     40321     33843     57228     49598     39630     30985     58284     72635     33991     55566 
average row accesses per activate:
dram[0]:  2.356807  2.273171  2.204402  2.363971  2.216949  2.146342  2.131285  2.073314  2.198454  2.424149  2.142277  2.210797  2.248031  2.410377  2.573460  2.308057 
dram[1]:  2.303371  2.273256  2.473896  2.329412  2.174603  1.917563  2.325259  2.111842  2.261290  2.319149  2.273869  2.154891  2.359788  2.444444  2.555556  2.410256 
dram[2]:  2.227723  2.479167  2.494424  2.118812  2.172757  2.009554  2.201835  2.029491  2.320917  2.334347  2.171296  2.290398  2.457143  2.492537  2.532258  2.683333 
dram[3]:  2.351852  2.483146  2.378723  2.485714  2.147887  2.029900  2.202703  2.247423  2.386207  2.245283  2.226361  2.341737  2.436842  2.508021  2.146342  2.738095 
dram[4]:  2.372093  2.347594  2.216949  2.390511  2.025237  2.102473  2.133333  2.173077  2.146597  2.364458  2.326190  2.448363  2.382716  2.454545  2.468599  2.816568 
dram[5]:  2.333333  2.344633  2.370370  2.309804  2.211539  1.983278  2.249180  1.994100  2.448845  2.239645  2.317204  2.419540  2.492146  2.323383  2.298077  2.544379 
average row locality = 59998/26297 = 2.281553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       502       466       578       525       566       545       669       620       655       601       782       641       531       495       543       487 
dram[1]:       410       391       498       474       472       474       588       576       539       509       670       602       430       428       437       470 
dram[2]:       450       476       550       543       554       555       621       666       633       611       706       716       488       489       471       483 
dram[3]:       381       442       433       480       513       538       577       578       540       552       580       616       445       461       440       460 
dram[4]:       510       439       555       514       551       519       668       605       659       605       727       718       548       471       511       476 
dram[5]:       420       415       519       463       495       530       590       600       563       589       640       638       461       449       478       430 
total reads: 51578
bank skew: 782/381 = 2.05
chip skew: 9206/7968 = 1.16
number of total write accesses:
dram[0]:         0         0       123       118        88        71        94        87       198       182       272       219        40        16         0         0 
dram[1]:         0         0       118       120        76        61        84        66       162       145       235       191        16        12         0         0 
dram[2]:         0         0       121        99       100        76        99        91       177       157       232       262        28        12         0         0 
dram[3]:         0         0       126       129        97        73        75        76       152       162       197       220        18         8         0         0 
dram[4]:         0         0        99       141        91        76       100        73       161       180       250       254        31        15         0         0 
dram[5]:         0         0       121       126        80        63        96        76       179       168       222       204        15        18         0         0 
total reads: 8420
min_bank_accesses = 0!
chip skew: 1508/1286 = 1.17
average mf latency per bank:
dram[0]:       1855      2439      1630      1806      8950     10121     11409     13176      3041      3307      2253      2897      2058      2450      1745      1998
dram[1]:       2287      2678      1551      1889      9721     12555     12257     14171      3126      3684      2287      2776      2229      2442      1837      1870
dram[2]:       2289      2484      1674      1995      9327     11553     12746     13290      3221      3660      2609      2595      2311      4128      2034      2158
dram[3]:       2326      2534      1860      1989      9241     11186     12781     14469      3271      3544      2746      2747      2178      2421      1832      2016
dram[4]:       2142      2560      1803      1791      9667     12569     11940     14837      3316      3587      2514      2687      2105      2517      1851      2203
dram[5]:       2422      2527      1657      1976     10565     11418     12877     13518      3330      3235      2729      2723      2293      2223      1747      1934
maximum mf latency per bank:
dram[0]:        854       874       902       911       922       953       969       959       958       958       871       934      1038       989       786       862
dram[1]:       1053       904       775       906       833       843       931       891       949       859       829       909       769       835       781       867
dram[2]:        853       958       861       966       830      1034      1063       937       936       937       967      1033       810       977       807       922
dram[3]:        788       922       889       833       808       921       905       876       807       936       799       878       770       859       804       933
dram[4]:        908       935       875       982       909      1042      1089       942       974      1082       862      1021       892      1009       815       908
dram[5]:        779       841       852       826       997       985       953       995       860       866       878       880       814       806       805       810

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1123026 n_nop=1092887 n_act=4769 n_pre=4753 n_req=10714 n_rd=18412 n_write=2205 bw_util=0.03672
n_activity=215028 dram_eff=0.1918
bk0: 1004a 1115012i bk1: 932a 1115508i bk2: 1156a 1110900i bk3: 1050a 1112157i bk4: 1132a 1111462i bk5: 1090a 1112127i bk6: 1338a 1109072i bk7: 1240a 1109769i bk8: 1310a 1107548i bk9: 1202a 1109467i bk10: 1564a 1103052i bk11: 1282a 1106718i bk12: 1062a 1112634i bk13: 990a 1114376i bk14: 1086a 1114611i bk15: 974a 1114720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0590627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1123026 n_nop=1097090 n_act=4071 n_pre=4055 n_req=9254 n_rd=15936 n_write=1874 bw_util=0.03172
n_activity=190553 dram_eff=0.1869
bk0: 820a 1116357i bk1: 782a 1116663i bk2: 996a 1113004i bk3: 948a 1112703i bk4: 944a 1113314i bk5: 948a 1112791i bk6: 1176a 1111175i bk7: 1152a 1111182i bk8: 1078a 1110487i bk9: 1018a 1111532i bk10: 1340a 1106451i bk11: 1204a 1107598i bk12: 860a 1115163i bk13: 856a 1115730i bk14: 874a 1116040i bk15: 940a 1115140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508848
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1123026 n_nop=1093704 n_act=4595 n_pre=4579 n_req=10466 n_rd=18024 n_write=2124 bw_util=0.03588
n_activity=209386 dram_eff=0.1924
bk0: 900a 1115689i bk1: 952a 1115774i bk2: 1100a 1112412i bk3: 1086a 1111637i bk4: 1108a 1111102i bk5: 1110a 1111200i bk6: 1242a 1110146i bk7: 1332a 1108592i bk8: 1266a 1108677i bk9: 1222a 1109372i bk10: 1412a 1105491i bk11: 1432a 1104782i bk12: 976a 1114141i bk13: 978a 1114643i bk14: 942a 1115353i bk15: 966a 1115757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.056736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1123026 n_nop=1096891 n_act=4056 n_pre=4040 n_req=9369 n_rd=16072 n_write=1967 bw_util=0.03213
n_activity=189372 dram_eff=0.1905
bk0: 762a 1116946i bk1: 884a 1116239i bk2: 866a 1113664i bk3: 960a 1112686i bk4: 1026a 1112267i bk5: 1076a 1111452i bk6: 1154a 1111204i bk7: 1156a 1111186i bk8: 1080a 1110951i bk9: 1104a 1110177i bk10: 1160a 1108336i bk11: 1232a 1107987i bk12: 890a 1114979i bk13: 922a 1115366i bk14: 880a 1115093i bk15: 920a 1116064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0494503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1123026 n_nop=1093566 n_act=4591 n_pre=4575 n_req=10547 n_rd=18152 n_write=2142 bw_util=0.03614
n_activity=209293 dram_eff=0.1939
bk0: 1020a 1114948i bk1: 878a 1116041i bk2: 1110a 1111805i bk3: 1028a 1111807i bk4: 1102a 1111189i bk5: 1038a 1112115i bk6: 1336a 1108889i bk7: 1210a 1110790i bk8: 1318a 1107831i bk9: 1210a 1109154i bk10: 1454a 1104948i bk11: 1436a 1105861i bk12: 1096a 1112994i bk13: 942a 1114957i bk14: 1022a 1114575i bk15: 952a 1115793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0565837
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1123026 n_nop=1096046 n_act=4215 n_pre=4199 n_req=9648 n_rd=16560 n_write=2006 bw_util=0.03306
n_activity=196933 dram_eff=0.1886
bk0: 840a 1116296i bk1: 830a 1116540i bk2: 1038a 1112399i bk3: 926a 1112724i bk4: 990a 1113107i bk5: 1060a 1111900i bk6: 1180a 1110927i bk7: 1200a 1110137i bk8: 1126a 1110318i bk9: 1178a 1109379i bk10: 1280a 1107696i bk11: 1276a 1108061i bk12: 922a 1115045i bk13: 898a 1115100i bk14: 956a 1114920i bk15: 860a 1116245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0499962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74624, Miss = 4826, Miss_rate = 0.065, Pending_hits = 70, Reservation_fails = 221
L2_cache_bank[1]: Access = 75191, Miss = 4380, Miss_rate = 0.058, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[2]: Access = 73292, Miss = 4044, Miss_rate = 0.055, Pending_hits = 67, Reservation_fails = 145
L2_cache_bank[3]: Access = 75276, Miss = 3924, Miss_rate = 0.052, Pending_hits = 58, Reservation_fails = 37
L2_cache_bank[4]: Access = 75511, Miss = 4473, Miss_rate = 0.059, Pending_hits = 70, Reservation_fails = 248
L2_cache_bank[5]: Access = 79355, Miss = 4539, Miss_rate = 0.057, Pending_hits = 54, Reservation_fails = 168
L2_cache_bank[6]: Access = 73697, Miss = 3909, Miss_rate = 0.053, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[7]: Access = 76339, Miss = 4127, Miss_rate = 0.054, Pending_hits = 58, Reservation_fails = 67
L2_cache_bank[8]: Access = 75174, Miss = 4729, Miss_rate = 0.063, Pending_hits = 51, Reservation_fails = 17
L2_cache_bank[9]: Access = 76992, Miss = 4347, Miss_rate = 0.056, Pending_hits = 73, Reservation_fails = 64
L2_cache_bank[10]: Access = 74990, Miss = 4166, Miss_rate = 0.056, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[11]: Access = 76121, Miss = 4114, Miss_rate = 0.054, Pending_hits = 60, Reservation_fails = 52
L2_total_cache_accesses = 906562
L2_total_cache_misses = 51578
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 759
L2_total_cache_reservation_fails = 1020
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 623219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 356
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230923
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 431
L2_cache_data_port_util = 0.268
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3590988
icnt_total_pkts_simt_to_mem=1142272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.258
	minimum = 6
	maximum = 15
Network latency average = 8.202
	minimum = 6
	maximum = 14
Slowest packet = 1812645
Flit latency average = 6.206
	minimum = 6
	maximum = 10
Slowest flit = 4731771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0049969
	minimum = 0.00431732 (at node 0)
	maximum = 0.00593632 (at node 16)
Accepted packet rate average = 0.0049969
	minimum = 0.00431732 (at node 0)
	maximum = 0.00593632 (at node 16)
Injected flit rate average = 0.0149907
	minimum = 0.00431732 (at node 0)
	maximum = 0.0296816 (at node 16)
Accepted flit rate average= 0.0149907
	minimum = 0.00539665 (at node 15)
	maximum = 0.0269833 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.126 (12 samples)
	minimum = 6 (12 samples)
	maximum = 227.833 (12 samples)
Network latency average = 17.055 (12 samples)
	minimum = 6 (12 samples)
	maximum = 178.25 (12 samples)
Flit latency average = 15.1604 (12 samples)
	minimum = 6 (12 samples)
	maximum = 177.25 (12 samples)
Fragmentation average = 0.0146955 (12 samples)
	minimum = 0 (12 samples)
	maximum = 88.5833 (12 samples)
Injected packet rate average = 0.0425401 (12 samples)
	minimum = 0.0327987 (12 samples)
	maximum = 0.0983695 (12 samples)
Accepted packet rate average = 0.0425401 (12 samples)
	minimum = 0.0327987 (12 samples)
	maximum = 0.0983695 (12 samples)
Injected flit rate average = 0.0941633 (12 samples)
	minimum = 0.0424616 (12 samples)
	maximum = 0.196335 (12 samples)
Accepted flit rate average = 0.0941633 (12 samples)
	minimum = 0.0527039 (12 samples)
	maximum = 0.243801 (12 samples)
Injected packet size average = 2.21352 (12 samples)
Accepted packet size average = 2.21352 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 55 sec (355 sec)
gpgpu_simulation_rate = 37666 (inst/sec)
gpgpu_simulation_rate = 2396 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
