# Verilog

Transmission Module 2: https://github.com/ben-marshall/uart/tree/master
