(PCB digital_stopwatch_18ec068_
 (parser
  (host_cad ARES)
  (host_version 7.7 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -12.80160 -8.99160 52.17160 33.12160))
  (boundary (path signal 0.20320 -12.70000 -8.89000 52.07000 -8.89000 52.07000 33.02000
   -12.70000 33.02000 -12.70000 -8.89000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "7SEG-56_7SEG1" (place 7SEG1 13.97000 -2.54000 front 0))
  (component "7SEG-56_7SEG2" (place 7SEG2 -2.54000 -2.54000 front 0))
  (component "CONN-SIL2_B1" (place B1 33.02000 -3.81000 front -270))
  (component DIL08_U3 (place U3 35.56000 5.08000 front -270))
  (component DIL16_U1 (place U1 -8.89000 22.86000 front 0))
  (component DIL16_U2 (place U2 13.97000 22.86000 front 0))
  (component RES40_R1 (place R1 39.37000 30.48000 front -90))
  (component RES40_R2 (place R2 43.18000 30.48000 front -90))
  (component "CONN-SIL2_S1" (place S1 38.10000 -3.81000 front -270))
  (component "CONN-SIL2_S2" (place S2 43.18000 -3.81000 front -270))
  (component CAP10_C1 (place C1 48.26000 24.13000 front -270))
 )
 (library
  (image "7SEG-56_7SEG1" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_7SEG2" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "CONN-SIL2_B1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image DIL08_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 7.62000 7.62000)
   (pin PS3 (rotate 0) 5 5.08000 7.62000)
   (pin PS3 (rotate 0) 6 2.54000 7.62000)
   (pin PS3 (rotate 0) 7 0.00000 7.62000)
  )
  (image DIL16_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 17.78000 0.00000)
   (pin PS3 (rotate 0) 8 17.78000 7.62000)
   (pin PS3 (rotate 0) 9 15.24000 7.62000)
   (pin PS3 (rotate 0) 10 12.70000 7.62000)
   (pin PS3 (rotate 0) 11 10.16000 7.62000)
   (pin PS3 (rotate 0) 12 7.62000 7.62000)
   (pin PS3 (rotate 0) 13 5.08000 7.62000)
   (pin PS3 (rotate 0) 14 2.54000 7.62000)
   (pin PS3 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 17.78000 0.00000)
   (pin PS3 (rotate 0) 8 17.78000 7.62000)
   (pin PS3 (rotate 0) 9 15.24000 7.62000)
   (pin PS3 (rotate 0) 10 12.70000 7.62000)
   (pin PS3 (rotate 0) 11 10.16000 7.62000)
   (pin PS3 (rotate 0) 12 7.62000 7.62000)
   (pin PS3 (rotate 0) 13 5.08000 7.62000)
   (pin PS3 (rotate 0) 14 2.54000 7.62000)
   (pin PS3 (rotate 0) 15 0.00000 7.62000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image "CONN-SIL2_S1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_S2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-0 S1-1)
  )
  (net "#00002"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins B1-0 U3-3 U3-7 U1-2 U2-2 R2-0 S2-1)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-0 U2-9)
  )
  (net "#00004"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-1 U2-11)
  )
  (net "#00005"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-2 U2-12)
  )
  (net "#00006"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-5 U2-8)
  )
  (net "#00007"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-7 U2-10)
  )
  (net "#00008"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-9 U2-5)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG1-8 U2-6)
  )
  (net "#00010"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 U2-4)
  )
  (net "#00015"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-0 U1-9)
  )
  (net "#00016"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-1 U1-11)
  )
  (net "#00017"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-2 U1-12)
  )
  (net "#00018"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-5 U1-8)
  )
  (net "#00019"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-7 U1-10)
  )
  (net "#00020"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-9 U1-5)
  )
  (net "#00021"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins 7SEG2-8 U1-6)
  )
  (net "#00022"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-6 R1-0 R2-1)
  )
  (net "#00023"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-2 S1-0)
  )
  (net "#00024"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-1 U3-5 R1-1 C1-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins 7SEG1-4 7SEG2-4 B1-1 U3-0 U1-1 U1-7 U1-14 U2-1 U2-7 U2-14 S2-0 C1-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U1-15 U2-15)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00002"
   "#00003"
   "#00004"
   "#00005"
   "#00006"
   "#00007"
   "#00008"
   "#00009"
   "#00010"
   "#00015"
   "#00016"
   "#00017"
   "#00018"
   "#00019"
   "#00020"
   "#00021"
   "#00022"
   "#00023"
   "#00024"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
