#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 15 13:11:21 2023
# Process ID: 7659
# Current directory: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1
# Command line: vivado -log InstructionMemory_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source InstructionMemory_unit.tcl
# Log file: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1/InstructionMemory_unit.vds
# Journal file: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source InstructionMemory_unit.tcl -notrace
Command: synth_design -top InstructionMemory_unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7674 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.270 ; gain = 83.699 ; free physical = 55576 ; free virtual = 67647
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'InstructionMemory_unit' [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/InstructionMemory_unit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory_unit' (1#1) [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/sources_1/new/InstructionMemory_unit.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.895 ; gain = 128.324 ; free physical = 55584 ; free virtual = 67655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.895 ; gain = 128.324 ; free physical = 55581 ; free virtual = 67652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.895 ; gain = 128.324 ; free physical = 55581 ; free virtual = 67652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/constrs_1/new/ALU_unit.xdc]
Finished Parsing XDC File [/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.srcs/constrs_1/new/ALU_unit.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.293 ; gain = 0.000 ; free physical = 55332 ; free virtual = 67404
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55400 ; free virtual = 67472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55400 ; free virtual = 67472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55402 ; free virtual = 67474
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "memory_bank" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55403 ; free virtual = 67475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionMemory_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design InstructionMemory_unit has unconnected port Addr[7]
WARNING: [Synth 8-3331] design InstructionMemory_unit has unconnected port Addr[6]
WARNING: [Synth 8-3331] design InstructionMemory_unit has unconnected port Addr[5]
WARNING: [Synth 8-3331] design InstructionMemory_unit has unconnected port Addr[4]
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[0]' (FD) to 'Data_OUT_reg[8]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[1]' (FD) to 'Data_OUT_reg[2]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[2]' (FD) to 'Data_OUT_reg[3]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[3]' (FD) to 'Data_OUT_reg[5]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[5]' (FD) to 'Data_OUT_reg[6]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[6]' (FD) to 'Data_OUT_reg[7]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[7]' (FD) to 'Data_OUT_reg[9]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[9]' (FD) to 'Data_OUT_reg[10]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[10]' (FD) to 'Data_OUT_reg[11]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[11]' (FD) to 'Data_OUT_reg[13]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[12]' (FD) to 'Data_OUT_reg[20]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[13]' (FD) to 'Data_OUT_reg[14]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[14]' (FD) to 'Data_OUT_reg[15]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[15]' (FD) to 'Data_OUT_reg[17]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[17]' (FD) to 'Data_OUT_reg[18]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[18]' (FD) to 'Data_OUT_reg[19]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[19]' (FD) to 'Data_OUT_reg[21]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[21]' (FD) to 'Data_OUT_reg[22]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[22]' (FD) to 'Data_OUT_reg[23]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[23]' (FD) to 'Data_OUT_reg[24]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[24]' (FD) to 'Data_OUT_reg[27]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[25]' (FD) to 'Data_OUT_reg[26]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[27]' (FD) to 'Data_OUT_reg[28]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[28]' (FD) to 'Data_OUT_reg[29]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[29]' (FD) to 'Data_OUT_reg[30]'
INFO: [Synth 8-3886] merging instance 'Data_OUT_reg[30]' (FD) to 'Data_OUT_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Data_OUT_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Data_OUT_reg[31]) is unused and will be removed from module InstructionMemory_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55394 ; free virtual = 67469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55291 ; free virtual = 67366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55291 ; free virtual = 67366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     5|
|3     |FDRE |     5|
|4     |IBUF |     5|
|5     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55283 ; free virtual = 67357
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.293 ; gain = 128.324 ; free physical = 55344 ; free virtual = 67419
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.293 ; gain = 462.723 ; free physical = 55348 ; free virtual = 67422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1636.293 ; gain = 476.477 ; free physical = 55331 ; free virtual = 67406
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/synth_1/InstructionMemory_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file InstructionMemory_unit_utilization_synth.rpt -pb InstructionMemory_unit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1660.305 ; gain = 0.000 ; free physical = 55328 ; free virtual = 67402
INFO: [Common 17-206] Exiting Vivado at Mon May 15 13:11:57 2023...
