Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jun 01 16:46:24 2016
| Host         : XHDCBALAKR30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/dct_timing_synth.rpt
| Design       : dct
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.843ns (66.432%)  route 0.931ns (33.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 11.147 - 10.000 ) 
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.252     1.252    buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
                         RAMB18E1                                     r  buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     3.052 r  buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[0]
                         net (fo=1, unplaced)         0.466     3.517    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg_0[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.560 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_16/O
                         net (fo=1, unplaced)         0.466     4.026    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[0]
                         DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.147    11.147    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
                         DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.000    11.147    
                         clock uncertainty           -0.035    11.111    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.655     8.456    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  4.431    




