Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 21 02:09:10 2023
| Host         : DELL-XPS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VendingMachine_timing_summary_routed.rpt -pb VendingMachine_timing_summary_routed.pb -rpx VendingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.891        0.000                      0                   86        0.218        0.000                      0                   86        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.891        0.000                      0                   86        0.218        0.000                      0                   86        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.828ns (22.716%)  route 2.817ns (77.284%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.767     8.720    counterClock[0]_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X47Y20         FDRE (Setup_fdre_C_R)       -0.429    14.611    counterClock_reg[16]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.358%)  route 2.717ns (76.642%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.667     8.620    counterClock[0]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X47Y16         FDRE (Setup_fdre_C_R)       -0.429    14.592    counterClock_reg[0]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.358%)  route 2.717ns (76.642%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.667     8.620    counterClock[0]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[1]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X47Y16         FDRE (Setup_fdre_C_R)       -0.429    14.592    counterClock_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.358%)  route 2.717ns (76.642%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.667     8.620    counterClock[0]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[2]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X47Y16         FDRE (Setup_fdre_C_R)       -0.429    14.592    counterClock_reg[2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.358%)  route 2.717ns (76.642%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.667     8.620    counterClock[0]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[3]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X47Y16         FDRE (Setup_fdre_C_R)       -0.429    14.592    counterClock_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.379%)  route 2.714ns (76.621%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.664     8.617    counterClock[0]_i_1_n_0
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.440    14.781    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_R)       -0.429    14.591    counterClock_reg[4]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.379%)  route 2.714ns (76.621%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.664     8.617    counterClock[0]_i_1_n_0
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.440    14.781    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[5]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_R)       -0.429    14.591    counterClock_reg[5]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.379%)  route 2.714ns (76.621%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.664     8.617    counterClock[0]_i_1_n_0
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.440    14.781    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[6]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_R)       -0.429    14.591    counterClock_reg[6]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.379%)  route 2.714ns (76.621%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.664     8.617    counterClock[0]_i_1_n_0
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.440    14.781    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[7]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X47Y17         FDRE (Setup_fdre_C_R)       -0.429    14.591    counterClock_reg[7]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.828ns (23.612%)  route 2.679ns (76.388%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    clock_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  counterClock_reg[16]/Q
                         net (fo=2, routed)           0.958     6.490    counterClock_reg[16]
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  counterAn[1]_i_3/O
                         net (fo=1, routed)           0.663     7.277    counterAn[1]_i_3_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.401 r  counterAn[1]_i_2/O
                         net (fo=3, routed)           0.428     7.829    counterAn
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.953 r  counterClock[0]_i_1/O
                         net (fo=17, routed)          0.629     8.582    counterClock[0]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  counterClock_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    clock_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  counterClock_reg[12]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y19         FDRE (Setup_fdre_C_R)       -0.429    14.588    counterClock_reg[12]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.161%)  route 0.185ns (49.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  sum_reg[6]/Q
                         net (fo=12, routed)          0.185     1.761    sum_reg_n_0_[6]
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  sum[7]_i_2/O
                         net (fo=1, routed)           0.000     1.806    sum[7]_i_2_n_0
    SLICE_X42Y23         FDRE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.818     1.945    clock_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  sum_reg[7]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     1.588    sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 numberc2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberc2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  numberc2_reg[1]/Q
                         net (fo=4, routed)           0.170     1.747    numberc2_reg_n_0_[1]
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.043     1.790 r  numberc2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.790    _numberc2_T_1[4]
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.107     1.543    numberc2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counterClock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.557     1.440    clock_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  counterClock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  counterClock_reg[11]/Q
                         net (fo=2, routed)           0.117     1.698    counterClock_reg[11]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  counterClock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    counterClock_reg[8]_i_1_n_4
    SLICE_X47Y18         FDRE                                         r  counterClock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.825     1.952    clock_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  counterClock_reg[11]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y18         FDRE (Hold_fdre_C_D)         0.105     1.545    counterClock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counterClock_reg[7]/Q
                         net (fo=2, routed)           0.117     1.699    counterClock_reg[7]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  counterClock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    counterClock_reg[4]_i_1_n_4
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.826     1.953    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    counterClock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counterClock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    clock_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  counterClock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counterClock_reg[15]/Q
                         net (fo=2, routed)           0.118     1.698    counterClock_reg[15]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  counterClock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    counterClock_reg[12]_i_1_n_4
    SLICE_X47Y19         FDRE                                         r  counterClock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    clock_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  counterClock_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.105     1.544    counterClock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterAn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.188     1.787    counterAn_reg_n_0_[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I2_O)        0.043     1.830 r  counterAn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    counterAn[1]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.819     1.946    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.131     1.566    counterAn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 numberc2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numberc2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  numberc2_reg[1]/Q
                         net (fo=4, routed)           0.170     1.747    numberc2_reg_n_0_[1]
    SLICE_X41Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  numberc2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    _numberc2_T_1[3]
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.092     1.528    numberc2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counterClock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.559     1.442    clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counterClock_reg[3]/Q
                         net (fo=2, routed)           0.120     1.703    counterClock_reg[3]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  counterClock_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    counterClock_reg[0]_i_2_n_4
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.827     1.954    clock_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  counterClock_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    counterClock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counterClock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterClock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counterClock_reg[4]/Q
                         net (fo=2, routed)           0.115     1.697    counterClock_reg[4]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  counterClock_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    counterClock_reg[4]_i_1_n_7
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.826     1.953    clock_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  counterClock_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    counterClock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.287%)  route 0.216ns (53.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.551     1.434    clock_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sum_reg[1]/Q
                         net (fo=16, routed)          0.216     1.791    sum_reg_n_0_[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  sum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    sum[2]_i_1_n_0
    SLICE_X42Y22         FDRE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  sum_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.120     1.569    sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y21   FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y23   add2_REG_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y24   add5_REG_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y23   FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   FSM_onehot_state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   FSM_onehot_state_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 6.096ns (41.992%)  route 8.421ns (58.008%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.218     5.802    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.926 r  io_seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     5.926    io_seg_OBUF[6]_inst_i_24_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.143 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.804    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     7.103 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.011     8.114    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.152     8.266 r  io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.519    10.785    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.516 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.516    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.486ns  (logic 6.083ns (41.993%)  route 8.403ns (58.007%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.218     5.802    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.926 r  io_seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     5.926    io_seg_OBUF[6]_inst_i_24_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.143 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.804    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     7.103 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.004     8.107    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.508    10.768    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    14.486 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.486    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.227ns  (logic 5.708ns (40.120%)  route 8.519ns (59.880%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.191     5.775    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.899 f  io_seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.876     6.775    io_seg_OBUF[6]_inst_i_16_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.899 r  io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812     7.711    io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.153     7.864 r  io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.629    10.493    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.227 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.227    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.141ns  (logic 5.872ns (41.527%)  route 8.268ns (58.473%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.218     5.802    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.926 r  io_seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     5.926    io_seg_OBUF[6]_inst_i_24_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.143 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.804    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     7.103 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.004     8.107    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.231 r  io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.374    10.605    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.141 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.141    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.139ns  (logic 5.872ns (41.528%)  route 8.267ns (58.472%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.218     5.802    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.926 f  io_seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     5.926    io_seg_OBUF[6]_inst_i_24_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.143 f  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.804    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     7.103 f  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.011     8.114    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.238 r  io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.365    10.604    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.139 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.139    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.138ns  (logic 5.856ns (41.422%)  route 8.282ns (58.578%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.218     5.802    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.926 r  io_seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     5.926    io_seg_OBUF[6]_inst_i_24_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.143 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.804    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     7.103 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.832     7.935    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.059 r  io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.559    10.619    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.138 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.138    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[3]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.923ns  (logic 5.841ns (41.950%)  route 8.082ns (58.050%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  io_price[3] (IN)
                         net (fo=0)                   0.000     0.000    io_price[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_price_IBUF[3]_inst/O
                         net (fo=4, routed)           3.011     4.460    io_price_IBUF[3]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.584 r  io_seg_OBUF[6]_inst_i_20/O
                         net (fo=12, routed)          1.218     5.802    io_seg_OBUF[6]_inst_i_20_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.926 f  io_seg_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000     5.926    io_seg_OBUF[6]_inst_i_24_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     6.143 f  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     6.804    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     7.103 f  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.617     7.720    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.844 r  io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.575    10.419    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.923 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.923    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.915ns  (logic 1.590ns (40.618%)  route 2.325ns (59.382%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 f  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.242     1.934    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.979 r  io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.679    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.915 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.915    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.955ns  (logic 1.575ns (39.820%)  route 2.380ns (60.180%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 r  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 f  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.209     1.901    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.946 r  io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.734    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.955 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.955    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.013ns  (logic 1.637ns (40.782%)  route 2.377ns (59.218%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 f  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.242     1.934    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.049     1.983 r  io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.751     2.734    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.013 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.013    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.029ns  (logic 1.559ns (38.701%)  route 2.470ns (61.299%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 r  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 f  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.300     1.992    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.824    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.029 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.029    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.045ns  (logic 1.590ns (39.308%)  route 2.455ns (60.692%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 f  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.363     2.055    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.100 r  io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.708     2.809    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.045 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.045    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.152ns  (logic 1.645ns (39.617%)  route 2.507ns (60.383%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 f  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.363     2.055    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I1_O)        0.044     2.099 r  io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.761     2.860    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.152 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.152    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.160ns  (logic 1.649ns (39.647%)  route 2.511ns (60.353%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  io_price_IBUF[4]_inst/O
                         net (fo=5, routed)           1.151     1.369    io_price_IBUF[4]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.414 r  io_seg_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.233     1.647    io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.692 f  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.300     1.992    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.043     2.035 r  io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.828     2.862    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     4.160 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.160    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 5.291ns (45.318%)  route 6.384ns (54.682%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.369     6.917    counterAn_reg_n_0_[1]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.295     7.212 r  io_seg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           0.824     8.036    io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.160    io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.372 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     9.034    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     9.333 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.011    10.344    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.496 r  io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.519    13.015    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.746 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.746    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.646ns  (logic 5.279ns (45.328%)  route 6.367ns (54.672%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.369     6.917    counterAn_reg_n_0_[1]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.295     7.212 r  io_seg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           0.824     8.036    io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.160    io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.372 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     9.034    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     9.333 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.004    10.337    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I3_O)        0.152    10.489 r  io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.508    12.997    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    16.716 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.716    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 5.141ns (44.469%)  route 6.420ns (55.531%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.212     6.760    counterAn_reg_n_0_[1]
    SLICE_X45Y25         LUT2 (Prop_lut2_I1_O)        0.325     7.085 r  io_seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.088     8.174    io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.327     8.501 f  io_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.679     9.180    io_seg_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.304 r  io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    10.116    io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.153    10.269 r  io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.629    12.898    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    16.632 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.632    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 5.068ns (44.847%)  route 6.232ns (55.153%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.369     6.917    counterAn_reg_n_0_[1]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.295     7.212 r  io_seg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           0.824     8.036    io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.160    io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.372 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     9.034    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     9.333 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.004    10.337    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.461 r  io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.374    12.835    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.370 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.370    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.298ns  (logic 5.067ns (44.849%)  route 6.231ns (55.151%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.369     6.917    counterAn_reg_n_0_[1]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.295     7.212 f  io_seg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           0.824     8.036    io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.160 f  io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.160    io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.372 f  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     9.034    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     9.333 f  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.011    10.344    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.468 r  io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.365    12.833    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.369 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.369    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.298ns  (logic 5.052ns (44.716%)  route 6.246ns (55.284%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.369     6.917    counterAn_reg_n_0_[1]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.295     7.212 r  io_seg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           0.824     8.036    io_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  io_seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.160    io_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X45Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.372 r  io_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.661     9.034    io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.299     9.333 r  io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.832    10.165    io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.289 r  io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.559    12.848    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.368 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.368    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.249ns  (logic 4.882ns (43.402%)  route 6.367ns (56.598%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.212     6.760    counterAn_reg_n_0_[1]
    SLICE_X45Y25         LUT2 (Prop_lut2_I1_O)        0.325     7.085 r  io_seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.088     8.174    io_seg_OBUF[6]_inst_i_19_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I1_O)        0.327     8.501 f  io_seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.679     9.180    io_seg_OBUF[6]_inst_i_15_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.304 r  io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    10.116    io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.124    10.240 r  io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.575    12.815    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.320 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.320    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_releaseCan
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 4.239ns (42.088%)  route 5.833ns (57.912%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  FSM_onehot_state_reg[6]/Q
                         net (fo=16, routed)          1.197     6.686    numberc2
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.985 r  io_releaseCan_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.637    11.622    io_releaseCan_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.143 r  io_releaseCan_OBUF_inst/O
                         net (fo=0)                   0.000    15.143    io_releaseCan
    L1                                                                r  io_releaseCan (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 4.575ns (50.806%)  route 4.430ns (49.194%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  FSM_onehot_state_reg[6]/Q
                         net (fo=16, routed)          0.621     6.111    numberc2
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.325     6.436 f  io_alarm_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.492     6.927    io_alarm_OBUF_inst_i_2_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I3_O)        0.326     7.253 r  io_alarm_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.317    10.570    io_alarm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.075 r  io_alarm_OBUF_inst/O
                         net (fo=0)                   0.000    14.075    io_alarm
    U16                                                               r  io_alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.498ns (53.441%)  route 3.919ns (46.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.549     5.070    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  counterAn_reg[1]/Q
                         net (fo=18, routed)          1.350     6.898    counterAn_reg_n_0_[1]
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.317     7.215 r  io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.569     9.784    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.487 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.487    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.485ns (60.848%)  route 0.956ns (39.152%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.192     1.791    counterAn_reg_n_0_[0]
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.048     1.839 r  io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.764     2.603    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.876 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.876    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.433ns (56.743%)  route 1.092ns (43.257%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.317     1.916    counterAn_reg_n_0_[0]
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.775     2.737    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.960 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.960    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.473ns (56.754%)  route 1.123ns (43.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.317     1.916    counterAn_reg_n_0_[0]
    SLICE_X46Y25         LUT2 (Prop_lut2_I1_O)        0.043     1.959 r  io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.765    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     4.031 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.031    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.413ns (53.813%)  route 1.213ns (46.187%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.420     2.019    counterAn_reg_n_0_[0]
    SLICE_X45Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.064 r  io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.857    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.061 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.061    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.392ns (51.911%)  route 1.289ns (48.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_state_reg[7]/Q
                         net (fo=1, routed)           0.162     1.739    FSM_onehot_state_reg_n_0_[7]
    SLICE_X40Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  io_alarm_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.128     2.912    io_alarm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.117 r  io_alarm_OBUF_inst/O
                         net (fo=0)                   0.000     4.117    io_alarm
    U16                                                               r  io_alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.490ns (55.480%)  route 1.196ns (44.520%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.254     1.853    counterAn_reg_n_0_[0]
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.242     2.140    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.185 r  io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.885    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.122 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.122    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.475ns (54.108%)  route 1.251ns (45.892%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.254     1.853    counterAn_reg_n_0_[0]
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.898 f  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.209     2.108    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.045     2.153 r  io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.940    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.161 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.161    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.460ns (52.678%)  route 1.311ns (47.322%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.249     1.848    counterAn_reg_n_0_[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.893 f  io_seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.275     2.168    io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.213 r  io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.787     3.000    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.206 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.206    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.537ns (55.193%)  route 1.248ns (44.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.254     1.853    counterAn_reg_n_0_[0]
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.242     2.140    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.049     2.189 r  io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.751     2.941    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.220 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.220    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.490ns (52.915%)  route 1.326ns (47.085%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.552     1.435    clock_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  counterAn_reg[0]/Q
                         net (fo=11, routed)          0.254     1.853    counterAn_reg_n_0_[0]
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.363     2.262    io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.307 r  io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.708     3.015    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.251 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.251    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.698ns (18.993%)  route 7.242ns (81.007%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.355     8.940    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y23         FDSE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.432     4.773    clock_IBUF_BUFG
    SLICE_X40Y23         FDSE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.698ns (18.993%)  route 7.242ns (81.007%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.355     8.940    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.432     4.773    clock_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.698ns (18.993%)  route 7.242ns (81.007%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.355     8.940    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.432     4.773    clock_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.698ns (18.993%)  route 7.242ns (81.007%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.355     8.940    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.432     4.773    clock_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 1.698ns (18.993%)  route 7.242ns (81.007%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.355     8.940    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y21         FDRE                                         r  FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.800ns  (logic 1.698ns (19.295%)  route 7.102ns (80.705%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.215     8.800    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.433     4.774    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 io_buy
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.800ns  (logic 1.698ns (19.295%)  route 7.102ns (80.705%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 f  io_buy (IN)
                         net (fo=0)                   0.000     0.000    io_buy
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  io_buy_IBUF_inst/O
                         net (fo=5, routed)           6.035     7.485    io_buy_IBUF
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.609 r  FSM_onehot_state[7]_i_6/O
                         net (fo=1, routed)           0.853     8.462    FSM_onehot_state[7]_i_6_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  FSM_onehot_state[7]_i_1/O
                         net (fo=7, routed)           0.215     8.800    FSM_onehot_state[7]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.433     4.774    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 io_coin2
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.754ns  (logic 1.722ns (19.674%)  route 7.032ns (80.326%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  io_coin2 (IN)
                         net (fo=0)                   0.000     0.000    io_coin2
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  io_coin2_IBUF_inst/O
                         net (fo=2, routed)           6.213     7.661    io_coin2_IBUF
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.785 r  FSM_onehot_state[7]_i_5/O
                         net (fo=5, routed)           0.819     8.604    FSM_onehot_state[7]_i_5_n_0
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.150     8.754 r  FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     8.754    FSM_onehot_state[6]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.433     4.774    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 io_coin2
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.728ns  (logic 1.696ns (19.434%)  route 7.032ns (80.566%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  io_coin2 (IN)
                         net (fo=0)                   0.000     0.000    io_coin2
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  io_coin2_IBUF_inst/O
                         net (fo=2, routed)           6.213     7.661    io_coin2_IBUF
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.785 f  FSM_onehot_state[7]_i_5/O
                         net (fo=5, routed)           0.819     8.604    FSM_onehot_state[7]_i_5_n_0
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.728 r  FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.728    FSM_onehot_state[5]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.433     4.774    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 io_coin2
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.647ns  (logic 1.696ns (19.616%)  route 6.951ns (80.384%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  io_coin2 (IN)
                         net (fo=0)                   0.000     0.000    io_coin2
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  io_coin2_IBUF_inst/O
                         net (fo=2, routed)           6.213     7.661    io_coin2_IBUF
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.785 f  FSM_onehot_state[7]_i_5/O
                         net (fo=5, routed)           0.738     8.523    FSM_onehot_state[7]_i_5_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.647    FSM_onehot_state[4]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.432     4.773    clock_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  FSM_onehot_state_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.219ns (18.021%)  route 0.997ns (81.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.997     1.217    reset_IBUF
    SLICE_X40Y21         FDRE                                         r  FSM_onehot_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    clock_IBUF_BUFG
    SLICE_X40Y21         FDRE                                         r  FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sum_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.219ns (17.486%)  route 1.035ns (82.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.035     1.254    reset_IBUF
    SLICE_X43Y22         FDRE                                         r  sum_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  sum_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sum_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.219ns (17.486%)  route 1.035ns (82.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.035     1.254    reset_IBUF
    SLICE_X42Y22         FDRE                                         r  sum_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  sum_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sum_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.219ns (17.486%)  route 1.035ns (82.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.035     1.254    reset_IBUF
    SLICE_X43Y22         FDRE                                         r  sum_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  sum_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numberc2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.219ns (17.222%)  route 1.054ns (82.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.054     1.273    reset_IBUF
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numberc2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.219ns (17.222%)  route 1.054ns (82.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.054     1.273    reset_IBUF
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numberc2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.219ns (17.222%)  route 1.054ns (82.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.054     1.273    reset_IBUF
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numberc2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.219ns (17.222%)  route 1.054ns (82.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.054     1.273    reset_IBUF
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numberc2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.219ns (17.222%)  route 1.054ns (82.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.054     1.273    reset_IBUF
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  numberc2_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.219ns (17.163%)  route 1.058ns (82.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.058     1.278    reset_IBUF
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.820     1.947    clock_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  FSM_onehot_state_reg[5]/C





