---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AArch64MCTargetDesc.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="AArch64MCTargetDesc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64ELFStreamer.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64elfstreamer-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64MCAsmInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mcasminfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64WinCOFFStreamer.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64wincoffstreamer-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/AArch64AddressingModes.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64addressingmodes-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/AArch64InstPrinter.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64instprinter-h"
  isLocal="true" />
<IncludesListItem
  filePath="TargetInfo/AArch64TargetInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/targetinfo/aarch64targetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/DebugInfo/CodeView/CodeView.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/debuginfo/include/llvm/debuginfo/codeview/codeview-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCAsmBackend.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcasmbackend-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCCodeEmitter.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mccodeemitter-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrAnalysis.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstranalysis-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCObjectWriter.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcobjectwriter-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCStreamer.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcstreamer-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Endian.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/endian-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/ErrorHandling.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/TargetParser/AArch64TargetParser.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/targetparser/aarch64targetparser-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64GenInstrInfo.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="AArch64GenSubtargetInfo.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="AArch64GenRegisterInfo.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/anonymous-aarch64mctargetdesc-cpp-">anonymous&#123;AArch64MCTargetDesc.cpp&#125;</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis">AArch64MCInstrAnalysis</a></>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinstranalysis">MCInstrAnalysis</a> &#42;</>}
  name={<><a href="#ad696b74a93bab0676312a56a5ac9fd6e">createAArch64InstrAnalysis</a> (const MCInstrInfo &#42;Info)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &#42;</>}
  name={<><a href="#ae215c9475e5b6a8ae5efa8ff60202dfe">createAArch64MCAsmInfo</a> (const MCRegisterInfo &amp;MRI, const Triple &amp;TheTriple, const MCTargetOptions &amp;Options)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinstprinter">MCInstPrinter</a> &#42;</>}
  name={<><a href="#a40a07379ff536bab7da7bd1285f2df18">createAArch64MCInstPrinter</a> (const Triple &amp;T, unsigned SyntaxVariant, const MCAsmInfo &amp;MAI, const MCInstrInfo &amp;MII, const MCRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;</>}
  name={<><a href="#ac543b9b83f20a41014d1cf1d49a59da1">createAArch64MCInstrInfo</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;</>}
  name={<><a href="#a82a574c3e4c6530b42a038de10bea1db">createAArch64MCRegisterInfo</a> (const Triple &amp;Triple)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &#42;</>}
  name={<><a href="#a48e5e7b72b7c3d1567a5dc9a0077e2a5">createAArch64MCSubtargetInfo</a> (const Triple &amp;TT, StringRef CPU, StringRef FS)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcstreamer">MCStreamer</a> &#42;</>}
  name={<><a href="#a13f0ae6d8c2cdbbd9efd0f0dc65a38d8">createELFStreamer</a> (const Triple &amp;T, MCContext &amp;Ctx, std::unique&#95;ptr&lt; MCAsmBackend &gt; &amp;&amp;TAB, std::unique&#95;ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique&#95;ptr&lt; MCCodeEmitter &gt; &amp;&amp;Emitter)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcstreamer">MCStreamer</a> &#42;</>}
  name={<><a href="#a83eb4dab1000a452d338fbfc218b2277">createMachOStreamer</a> (MCContext &amp;Ctx, std::unique&#95;ptr&lt; MCAsmBackend &gt; &amp;&amp;TAB, std::unique&#95;ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique&#95;ptr&lt; MCCodeEmitter &gt; &amp;&amp;Emitter)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcstreamer">MCStreamer</a> &#42;</>}
  name={<><a href="#a366acce4681d4f1c2c8d331917392146">createWinCOFFStreamer</a> (MCContext &amp;Ctx, std::unique&#95;ptr&lt; MCAsmBackend &gt; &amp;&amp;TAB, std::unique&#95;ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique&#95;ptr&lt; MCCodeEmitter &gt; &amp;&amp;Emitter)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> void</>}
  name={<><a href="#ac6cc590ea14328605b961daf062e51e8">LLVMInitializeAArch64TargetMC</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#a6bb37192519dda7f58d047ef64088275">ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a308641466b881118ac1053e55c8b59aa">GET&#95;INSTRINFO&#95;MC&#95;DESC</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9011f8eec608201d9da0eca43b0d12af">GET&#95;INSTRINFO&#95;MC&#95;HELPERS</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a7450ae576d0fab98e1f81508551d6e7e">GET&#95;REGINFO&#95;MC&#95;DESC</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a125da064bb99459483887c91182923b8">GET&#95;SUBTARGETINFO&#95;MC&#95;DESC</a></>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### createAArch64InstrAnalysis() {#ad696b74a93bab0676312a56a5ac9fd6e}

<MemberDefinition
  prototype={<>static MCInstrAnalysis &#42; createAArch64InstrAnalysis (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42; Info)</>}
  labels = {["static"]}>

Definition at line <a href="#l00517">517</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createAArch64MCAsmInfo() {#ae215c9475e5b6a8ae5efa8ff60202dfe}

<MemberDefinition
  prototype={<>static MCAsmInfo &#42; createAArch64MCAsmInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TheTriple, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mctargetoptions">MCTargetOptions</a> &amp; Options)</>}
  labels = {["static"]}>

Definition at line <a href="#l00345">345</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createAArch64MCInstPrinter() {#a40a07379ff536bab7da7bd1285f2df18}

<MemberDefinition
  prototype={<>static MCInstPrinter &#42; createAArch64MCInstPrinter (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; T, unsigned SyntaxVariant, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &amp; MAI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp; MII, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; MRI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00368">368</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createAArch64MCInstrInfo() {#ac543b9b83f20a41014d1cf1d49a59da1}

<MemberDefinition
  prototype={<>static MCInstrInfo &#42; createAArch64MCInstrInfo ()</>}
  labels = {["static"]}>

Definition at line <a href="#l00047">47</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createAArch64MCRegisterInfo() {#a82a574c3e4c6530b42a038de10bea1db}

<MemberDefinition
  prototype={<>static MCRegisterInfo &#42; createAArch64MCRegisterInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; Triple)</>}
  labels = {["static"]}>

Definition at line <a href="#l00338">338</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createAArch64MCSubtargetInfo() {#a48e5e7b72b7c3d1567a5dc9a0077e2a5}

<MemberDefinition
  prototype={<>static MCSubtargetInfo &#42; createAArch64MCSubtargetInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TT, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS)</>}
  labels = {["static"]}>

Definition at line <a href="#l00054">54</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createELFStreamer() {#a13f0ae6d8c2cdbbd9efd0f0dc65a38d8}

<MemberDefinition
  prototype={<>static MCStreamer &#42; createELFStreamer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; T, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcasmbackend">MCAsmBackend</a> &gt; &amp;&amp; TAB, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcobjectwriter">MCObjectWriter</a> &gt; &amp;&amp; OW, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mccodeemitter">MCCodeEmitter</a> &gt; &amp;&amp; Emitter)</>}
  labels = {["static"]}>

Definition at line <a href="#l00381">381</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createMachOStreamer() {#a83eb4dab1000a452d338fbfc218b2277}

<MemberDefinition
  prototype={<>static MCStreamer &#42; createMachOStreamer (<a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcasmbackend">MCAsmBackend</a> &gt; &amp;&amp; TAB, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcobjectwriter">MCObjectWriter</a> &gt; &amp;&amp; OW, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mccodeemitter">MCCodeEmitter</a> &gt; &amp;&amp; Emitter)</>}
  labels = {["static"]}>

Definition at line <a href="#l00390">390</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### createWinCOFFStreamer() {#a366acce4681d4f1c2c8d331917392146}

<MemberDefinition
  prototype={<>static MCStreamer &#42; createWinCOFFStreamer (<a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcasmbackend">MCAsmBackend</a> &gt; &amp;&amp; TAB, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcobjectwriter">MCObjectWriter</a> &gt; &amp;&amp; OW, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mccodeemitter">MCCodeEmitter</a> &gt; &amp;&amp; Emitter)</>}
  labels = {["static"]}>

Definition at line <a href="#l00399">399</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### LLVMInitializeAArch64TargetMC() {#ac6cc590ea14328605b961daf062e51e8}

<MemberDefinition
  prototype={<>LLVM&#95;EXTERNAL&#95;VISIBILITY void LLVMInitializeAArch64TargetMC ()</>}>

Definition at line <a href="#l00522">522</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER {#a6bb37192519dda7f58d047ef64088275}

<MemberDefinition
  prototype={<>#define ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER</>}>

Definition at line <a href="#l00038">38</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;INSTRINFO&#95;MC&#95;DESC {#a308641466b881118ac1053e55c8b59aa}

<MemberDefinition
  prototype={<>#define GET&#95;INSTRINFO&#95;MC&#95;DESC</>}>

Definition at line <a href="#l00036">36</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;INSTRINFO&#95;MC&#95;HELPERS {#a9011f8eec608201d9da0eca43b0d12af}

<MemberDefinition
  prototype={<>#define GET&#95;INSTRINFO&#95;MC&#95;HELPERS</>}>

Definition at line <a href="#l00037">37</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;REGINFO&#95;MC&#95;DESC {#a7450ae576d0fab98e1f81508551d6e7e}

<MemberDefinition
  prototype={<>#define GET&#95;REGINFO&#95;MC&#95;DESC</>}>

Definition at line <a href="#l00044">44</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;SUBTARGETINFO&#95;MC&#95;DESC {#a125da064bb99459483887c91182923b8}

<MemberDefinition
  prototype={<>#define GET&#95;SUBTARGETINFO&#95;MC&#95;DESC</>}>

Definition at line <a href="#l00041">41</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-cpp">AArch64MCTargetDesc.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file provides AArch64 specific target descriptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-h">AArch64MCTargetDesc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64elfstreamer-h">AArch64ELFStreamer.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mcasminfo-h">AArch64MCAsmInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64wincoffstreamer-h">AArch64WinCOFFStreamer.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64addressingmodes-h">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64instprinter-h">MCTargetDesc/AArch64InstPrinter.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/targetinfo/aarch64targetinfo-h">TargetInfo/AArch64TargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/debuginfo/include/llvm/debuginfo/codeview/codeview-h">llvm/DebugInfo/CodeView/CodeView.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcasmbackend-h">llvm/MC/MCAsmBackend.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mccodeemitter-h">llvm/MC/MCCodeEmitter.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstranalysis-h">llvm/MC/MCInstrAnalysis.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h">llvm/MC/MCInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcobjectwriter-h">llvm/MC/MCObjectWriter.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h">llvm/MC/MCRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcstreamer-h">llvm/MC/MCStreamer.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h">llvm/MC/MCSubtargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/endian-h">llvm/Support/Endian.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h">llvm/Support/ErrorHandling.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/aarch64targetparser-h">llvm/TargetParser/AArch64TargetParser.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="#a308641466b881118ac1053e55c8b59aa"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;INSTRINFO&#95;MC&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="#a9011f8eec608201d9da0eca43b0d12af"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;INSTRINFO&#95;MC&#95;HELPERS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="#a6bb37192519dda7f58d047ef64088275"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41" lineLink="#a125da064bb99459483887c91182923b8"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;SUBTARGETINFO&#95;MC&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenSubtargetInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="#a7450ae576d0fab98e1f81508551d6e7e"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;REGINFO&#95;MC&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenRegisterInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47" lineLink="#ac543b9b83f20a41014d1cf1d49a59da1"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="#ac543b9b83f20a41014d1cf1d49a59da1">createAArch64MCInstrInfo</a>() &#123;</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a> = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a>();</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">  InitAArch64MCInstrInfo(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>);</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>;</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &#42;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54" lineLink="#a48e5e7b72b7c3d1567a5dc9a0077e2a5"><Highlight kind="normal"><a href="#a48e5e7b72b7c3d1567a5dc9a0077e2a5">createAArch64MCSubtargetInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS) &#123;</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">  CPU = <a href="/docs/api/namespaces/llvm/aarch64/#ae5a77011844dc14a849ec1e9a4f1b13d">AArch64::resolveCPUAlias</a>(CPU);</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (CPU.empty()) &#123;</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">    CPU = </Highlight><Highlight kind="stringliteral">&quot;generic&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (FS.empty())</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal">      FS = </Highlight><Highlight kind="stringliteral">&quot;+v8a&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TT.isArm64e())</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">      CPU = </Highlight><Highlight kind="stringliteral">&quot;apple-a12&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> createAArch64MCSubtargetInfoImpl(TT, CPU, </Highlight><Highlight kind="comment">/&#42;TuneCPU&#42;/</Highlight><Highlight kind="normal"> CPU, FS);</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="/docs/api/namespaces/llvm/aarch64-mc/#a7cbac6ccc31cf1c6b0a5aca90d273c3b"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64-mc/#a7cbac6ccc31cf1c6b0a5aca90d273c3b">AArch64&#95;MC::initLLVMToCVRegMapping</a>(<a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Mapping from CodeView to MC register id.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/codeview/#a18efaabef8a962bb9f48589ec97b5be9">codeview::RegisterId</a> CVReg;</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg;</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">  &#125; RegMap&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W0, AArch64::W0&#125;,</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W1, AArch64::W1&#125;,</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W2, AArch64::W2&#125;,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W3, AArch64::W3&#125;,</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W4, AArch64::W4&#125;,</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W5, AArch64::W5&#125;,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W6, AArch64::W6&#125;,</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W7, AArch64::W7&#125;,</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W8, AArch64::W8&#125;,</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W9, AArch64::W9&#125;,</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W10, AArch64::W10&#125;,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W11, AArch64::W11&#125;,</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W12, AArch64::W12&#125;,</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W13, AArch64::W13&#125;,</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W14, AArch64::W14&#125;,</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W15, AArch64::W15&#125;,</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W16, AArch64::W16&#125;,</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W17, AArch64::W17&#125;,</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W18, AArch64::W18&#125;,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W19, AArch64::W19&#125;,</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W20, AArch64::W20&#125;,</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W21, AArch64::W21&#125;,</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W22, AArch64::W22&#125;,</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W23, AArch64::W23&#125;,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W24, AArch64::W24&#125;,</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W25, AArch64::W25&#125;,</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W26, AArch64::W26&#125;,</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W27, AArch64::W27&#125;,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W28, AArch64::W28&#125;,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W29, AArch64::W29&#125;,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;W30, AArch64::W30&#125;,</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;WZR, AArch64::WZR&#125;,</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X0, AArch64::X0&#125;,</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X1, AArch64::X1&#125;,</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X2, AArch64::X2&#125;,</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X3, AArch64::X3&#125;,</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X4, AArch64::X4&#125;,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X5, AArch64::X5&#125;,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X6, AArch64::X6&#125;,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X7, AArch64::X7&#125;,</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X8, AArch64::X8&#125;,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X9, AArch64::X9&#125;,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X10, AArch64::X10&#125;,</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X11, AArch64::X11&#125;,</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X12, AArch64::X12&#125;,</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X13, AArch64::X13&#125;,</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X14, AArch64::X14&#125;,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X15, AArch64::X15&#125;,</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X16, AArch64::X16&#125;,</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X17, AArch64::X17&#125;,</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X18, AArch64::X18&#125;,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X19, AArch64::X19&#125;,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X20, AArch64::X20&#125;,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X21, AArch64::X21&#125;,</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X22, AArch64::X22&#125;,</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X23, AArch64::X23&#125;,</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X24, AArch64::X24&#125;,</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X25, AArch64::X25&#125;,</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X26, AArch64::X26&#125;,</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X27, AArch64::X27&#125;,</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;X28, AArch64::X28&#125;,</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;FP, AArch64::FP&#125;,</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;LR, AArch64::LR&#125;,</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;SP, AArch64::SP&#125;,</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;ZR, AArch64::XZR&#125;,</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;NZCV, AArch64::NZCV&#125;,</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S0, AArch64::S0&#125;,</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S1, AArch64::S1&#125;,</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S2, AArch64::S2&#125;,</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S3, AArch64::S3&#125;,</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S4, AArch64::S4&#125;,</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S5, AArch64::S5&#125;,</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S6, AArch64::S6&#125;,</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S7, AArch64::S7&#125;,</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S8, AArch64::S8&#125;,</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S9, AArch64::S9&#125;,</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S10, AArch64::S10&#125;,</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S11, AArch64::S11&#125;,</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S12, AArch64::S12&#125;,</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S13, AArch64::S13&#125;,</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S14, AArch64::S14&#125;,</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S15, AArch64::S15&#125;,</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S16, AArch64::S16&#125;,</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S17, AArch64::S17&#125;,</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S18, AArch64::S18&#125;,</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S19, AArch64::S19&#125;,</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S20, AArch64::S20&#125;,</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S21, AArch64::S21&#125;,</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S22, AArch64::S22&#125;,</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S23, AArch64::S23&#125;,</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S24, AArch64::S24&#125;,</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S25, AArch64::S25&#125;,</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S26, AArch64::S26&#125;,</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S27, AArch64::S27&#125;,</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S28, AArch64::S28&#125;,</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S29, AArch64::S29&#125;,</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S30, AArch64::S30&#125;,</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;S31, AArch64::S31&#125;,</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D0, AArch64::D0&#125;,</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D1, AArch64::D1&#125;,</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D2, AArch64::D2&#125;,</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D3, AArch64::D3&#125;,</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D4, AArch64::D4&#125;,</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D5, AArch64::D5&#125;,</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D6, AArch64::D6&#125;,</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D7, AArch64::D7&#125;,</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D8, AArch64::D8&#125;,</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D9, AArch64::D9&#125;,</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D10, AArch64::D10&#125;,</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D11, AArch64::D11&#125;,</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D12, AArch64::D12&#125;,</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D13, AArch64::D13&#125;,</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D14, AArch64::D14&#125;,</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D15, AArch64::D15&#125;,</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D16, AArch64::D16&#125;,</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D17, AArch64::D17&#125;,</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D18, AArch64::D18&#125;,</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D19, AArch64::D19&#125;,</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D20, AArch64::D20&#125;,</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D21, AArch64::D21&#125;,</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D22, AArch64::D22&#125;,</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D23, AArch64::D23&#125;,</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D24, AArch64::D24&#125;,</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D25, AArch64::D25&#125;,</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D26, AArch64::D26&#125;,</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D27, AArch64::D27&#125;,</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D28, AArch64::D28&#125;,</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D29, AArch64::D29&#125;,</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D30, AArch64::D30&#125;,</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;D31, AArch64::D31&#125;,</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q0, AArch64::Q0&#125;,</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q1, AArch64::Q1&#125;,</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q2, AArch64::Q2&#125;,</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q3, AArch64::Q3&#125;,</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q4, AArch64::Q4&#125;,</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q5, AArch64::Q5&#125;,</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q6, AArch64::Q6&#125;,</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q7, AArch64::Q7&#125;,</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q8, AArch64::Q8&#125;,</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q9, AArch64::Q9&#125;,</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q10, AArch64::Q10&#125;,</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q11, AArch64::Q11&#125;,</Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q12, AArch64::Q12&#125;,</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q13, AArch64::Q13&#125;,</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q14, AArch64::Q14&#125;,</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q15, AArch64::Q15&#125;,</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q16, AArch64::Q16&#125;,</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q17, AArch64::Q17&#125;,</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q18, AArch64::Q18&#125;,</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q19, AArch64::Q19&#125;,</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q20, AArch64::Q20&#125;,</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q21, AArch64::Q21&#125;,</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q22, AArch64::Q22&#125;,</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q23, AArch64::Q23&#125;,</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q24, AArch64::Q24&#125;,</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q25, AArch64::Q25&#125;,</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q26, AArch64::Q26&#125;,</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q27, AArch64::Q27&#125;,</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q28, AArch64::Q28&#125;,</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q29, AArch64::Q29&#125;,</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q30, AArch64::Q30&#125;,</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;Q31, AArch64::Q31&#125;,</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B0, AArch64::B0&#125;,</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B1, AArch64::B1&#125;,</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B2, AArch64::B2&#125;,</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B3, AArch64::B3&#125;,</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B4, AArch64::B4&#125;,</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B5, AArch64::B5&#125;,</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B6, AArch64::B6&#125;,</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B7, AArch64::B7&#125;,</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B8, AArch64::B8&#125;,</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B9, AArch64::B9&#125;,</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B10, AArch64::B10&#125;,</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B11, AArch64::B11&#125;,</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B12, AArch64::B12&#125;,</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B13, AArch64::B13&#125;,</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B14, AArch64::B14&#125;,</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B15, AArch64::B15&#125;,</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B16, AArch64::B16&#125;,</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B17, AArch64::B17&#125;,</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B18, AArch64::B18&#125;,</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B19, AArch64::B19&#125;,</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B20, AArch64::B20&#125;,</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B21, AArch64::B21&#125;,</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B22, AArch64::B22&#125;,</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B23, AArch64::B23&#125;,</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B24, AArch64::B24&#125;,</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B25, AArch64::B25&#125;,</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B26, AArch64::B26&#125;,</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B27, AArch64::B27&#125;,</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B28, AArch64::B28&#125;,</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B29, AArch64::B29&#125;,</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B30, AArch64::B30&#125;,</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;B31, AArch64::B31&#125;,</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H0, AArch64::H0&#125;,</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H1, AArch64::H1&#125;,</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H2, AArch64::H2&#125;,</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H3, AArch64::H3&#125;,</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H4, AArch64::H4&#125;,</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H5, AArch64::H5&#125;,</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H6, AArch64::H6&#125;,</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H7, AArch64::H7&#125;,</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H8, AArch64::H8&#125;,</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H9, AArch64::H9&#125;,</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H10, AArch64::H10&#125;,</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H11, AArch64::H11&#125;,</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H12, AArch64::H12&#125;,</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H13, AArch64::H13&#125;,</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H14, AArch64::H14&#125;,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H15, AArch64::H15&#125;,</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H16, AArch64::H16&#125;,</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H17, AArch64::H17&#125;,</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H18, AArch64::H18&#125;,</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H19, AArch64::H19&#125;,</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H20, AArch64::H20&#125;,</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H21, AArch64::H21&#125;,</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H22, AArch64::H22&#125;,</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H23, AArch64::H23&#125;,</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H24, AArch64::H24&#125;,</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H25, AArch64::H25&#125;,</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H26, AArch64::H26&#125;,</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H27, AArch64::H27&#125;,</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H28, AArch64::H28&#125;,</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H29, AArch64::H29&#125;,</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H30, AArch64::H30&#125;,</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">      &#123;codeview::RegisterId::ARM64&#95;H31, AArch64::H31&#125;,</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> : RegMap)</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;mapLLVMRegToCVReg(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Reg, </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>.CVReg));</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306" lineLink="/docs/api/namespaces/llvm/aarch64-mc/#a2c9f1af8bf17bc904beacda32a1d16cb"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64-mc/#a2c9f1af8bf17bc904beacda32a1d16cb">AArch64&#95;MC::isHForm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;MCII) &#123;</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR16 = AArch64MCRegisterClasses&#91;AArch64::FPR16RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a61d13d6824ec46c31260a4fd0997eda0">llvm::any&#95;of</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &#91;&amp;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg() &amp;&amp; FPR16.contains(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg());</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313" lineLink="/docs/api/namespaces/llvm/aarch64-mc/#a982052fe86f23ea001b0fc4a544dd983"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64-mc/#a982052fe86f23ea001b0fc4a544dd983">AArch64&#95;MC::isQForm</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;MCII) &#123;</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR128 = AArch64MCRegisterClasses&#91;AArch64::FPR128RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a61d13d6824ec46c31260a4fd0997eda0">llvm::any&#95;of</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &#91;&amp;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg() &amp;&amp; FPR128.contains(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg());</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320" lineLink="/docs/api/namespaces/llvm/aarch64-mc/#af892036fbdaa04251900fde0102dfd54"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64-mc/#af892036fbdaa04251900fde0102dfd54">AArch64&#95;MC::isFpOrNEON</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;MCII) &#123;</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR128 = AArch64MCRegisterClasses&#91;AArch64::FPR128RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR64 = AArch64MCRegisterClasses&#91;AArch64::FPR64RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR32 = AArch64MCRegisterClasses&#91;AArch64::FPR32RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR16 = AArch64MCRegisterClasses&#91;AArch64::FPR16RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;FPR8 = AArch64MCRegisterClasses&#91;AArch64::FPR8RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> IsFPR = &#91;&amp;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg())</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> Reg = <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg();</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> FPR128.contains(Reg) || FPR64.contains(Reg) || FPR32.contains(Reg) ||</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">           FPR16.contains(Reg) || FPR8.contains(Reg);</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a61d13d6824ec46c31260a4fd0997eda0">llvm::any&#95;of</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, IsFPR);</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338" lineLink="#a82a574c3e4c6530b42a038de10bea1db"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="#a82a574c3e4c6530b42a038de10bea1db">createAArch64MCRegisterInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;<a href="/docs/api/classes/llvm/triple">Triple</a>) &#123;</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a> = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a>();</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">  InitAArch64MCRegisterInfo(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>, AArch64::LR);</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/aarch64-mc/#a7cbac6ccc31cf1c6b0a5aca90d273c3b">AArch64&#95;MC::initLLVMToCVRegMapping</a>(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>);</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>;</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345" lineLink="#ae215c9475e5b6a8ae5efa8ff60202dfe"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &#42;<a href="#ae215c9475e5b6a8ae5efa8ff60202dfe">createAArch64MCAsmInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TheTriple,</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mctargetoptions">MCTargetOptions</a> &amp;<a href="/docs/api/files/lib/lib/debuginfo/lib/debuginfo/logicalview/lib/debuginfo/logicalview/core/lvoptions-cpp/#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>) &#123;</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &#42;MAI;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>())</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/aarch64mcasminfodarwin">AArch64MCAsmInfoDarwin</a>(TheTriple.<a href="/docs/api/classes/llvm/triple/#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a href="/docs/api/classes/llvm/triple/#a547abd13f7a3c063aa72c8192a868154af26b2aa05e5a49b91b981143e0e49a34">Triple::aarch64&#95;32</a>);</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#aed5b9fcccfe88a419343c80064d44d74">isWindowsMSVCEnvironment</a>())</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/aarch64mcasminfomicrosoftcoff">AArch64MCAsmInfoMicrosoftCOFF</a>();</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#a6300d761fd69580d711fad99b934950a">isOSBinFormatCOFF</a>())</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/aarch64mcasminfognucoff">AArch64MCAsmInfoGNUCOFF</a>();</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TheTriple.<a href="/docs/api/classes/llvm/triple/#aea6d215256ae43bc9149bf41f2cc7694">isOSBinFormatELF</a>() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid target&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/aarch64mcasminfoelf">AArch64MCAsmInfoELF</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Initial state of the frame pointer is SP.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getDwarfRegNum(AArch64::SP, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mccfiinstruction">MCCFIInstruction</a> Inst = <a href="/docs/api/classes/llvm/mccfiinstruction/#a64fe578753bb594671a8e440e32a2b95">MCCFIInstruction::cfiDefCfa</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">, <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, 0);</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">  MAI-&gt;<a href="/docs/api/classes/llvm/mcasminfo/#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst);</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MAI;</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368" lineLink="#a40a07379ff536bab7da7bd1285f2df18"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstprinter">MCInstPrinter</a> &#42;<a href="#a40a07379ff536bab7da7bd1285f2df18">createAArch64MCInstPrinter</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">                                                 </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> SyntaxVariant,</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">                                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &amp;MAI,</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">                                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp;MII,</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">                                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (SyntaxVariant == 0)</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64instprinter">AArch64InstPrinter</a>(MAI, MII, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (SyntaxVariant == 1)</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64appleinstprinter">AArch64AppleInstPrinter</a>(MAI, MII, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381" lineLink="#a13f0ae6d8c2cdbbd9efd0f0dc65a38d8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcstreamer">MCStreamer</a> &#42;<a href="/docs/api/namespaces/llvm/#a32337ea1e38b878e9d49d18531d147fe">createELFStreamer</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx,</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">                                     std::unique&#95;ptr&lt;MCAsmBackend&gt; &amp;&amp;TAB,</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">                                     std::unique&#95;ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">                                     std::unique&#95;ptr&lt;MCCodeEmitter&gt; &amp;&amp;<a href="/docs/api/files/lib/lib/target/lib/target/directx/dxcontainerglobals-cpp/#a4e37c99d7f846fd82966c68def83c4fc">Emitter</a>) &#123;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#addbc7c1650a854f77cc27eeb437a179f">createAArch64ELFStreamer</a>(Ctx, std::move(TAB), std::move(OW),</Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">                                  std::move(<a href="/docs/api/files/lib/lib/target/lib/target/directx/dxcontainerglobals-cpp/#a4e37c99d7f846fd82966c68def83c4fc">Emitter</a>));</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcstreamer">MCStreamer</a> &#42;</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390" lineLink="#a83eb4dab1000a452d338fbfc218b2277"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/#a5b42169c0c7db325d62e91eae0950fa6">createMachOStreamer</a>(<a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx, std::unique&#95;ptr&lt;MCAsmBackend&gt; &amp;&amp;TAB,</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">                    std::unique&#95;ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">                    std::unique&#95;ptr&lt;MCCodeEmitter&gt; &amp;&amp;<a href="/docs/api/files/lib/lib/target/lib/target/directx/dxcontainerglobals-cpp/#a4e37c99d7f846fd82966c68def83c4fc">Emitter</a>) &#123;</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a5b42169c0c7db325d62e91eae0950fa6">createMachOStreamer</a>(Ctx, std::move(TAB), std::move(OW),</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">                             std::move(<a href="/docs/api/files/lib/lib/target/lib/target/directx/dxcontainerglobals-cpp/#a4e37c99d7f846fd82966c68def83c4fc">Emitter</a>), </Highlight><Highlight kind="comment">/&#42;ignore=&#42;/</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">                             </Highlight><Highlight kind="comment">/&#42;LabelSections&#42;/</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcstreamer">MCStreamer</a> &#42;</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399" lineLink="#a366acce4681d4f1c2c8d331917392146"><Highlight kind="normal"><a href="#a366acce4681d4f1c2c8d331917392146">createWinCOFFStreamer</a>(<a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx, std::unique&#95;ptr&lt;MCAsmBackend&gt; &amp;&amp;TAB,</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">                      std::unique&#95;ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">                      std::unique&#95;ptr&lt;MCCodeEmitter&gt; &amp;&amp;<a href="/docs/api/files/lib/lib/target/lib/target/directx/dxcontainerglobals-cpp/#a4e37c99d7f846fd82966c68def83c4fc">Emitter</a>) &#123;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a437d6950335e06fd6f5bf90cf2d9ec5e">createAArch64WinCOFFStreamer</a>(Ctx, std::move(TAB), std::move(OW),</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">                                      std::move(<a href="/docs/api/files/lib/lib/target/lib/target/directx/dxcontainerglobals-cpp/#a4e37c99d7f846fd82966c68def83c4fc">Emitter</a>));</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406" lineLink="/docs/api/namespaces/anonymous-aarch64mctargetdesc-cpp-"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408" lineLink="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#aee5f750236864959af9a740da1ca84db">AArch64MCInstrAnalysis</a> : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstranalysis/#ad3b05756e9ba8f98ac91be359f4ea275">MCInstrAnalysis</a> &#123;</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410" lineLink="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#aee5f750236864959af9a740da1ca84db"><Highlight kind="normal">  <a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#aee5f750236864959af9a740da1ca84db">AArch64MCInstrAnalysis</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>) : <a href="/docs/api/classes/llvm/mcinstranalysis/#ad3b05756e9ba8f98ac91be359f4ea275">MCInstrAnalysis</a>(<a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>) &#123;&#125;</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412" lineLink="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#a4c72497e2b74e57f8a4b77ef72eb298c"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#a4c72497e2b74e57f8a4b77ef72eb298c">evaluateBranch</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint64&#95;t Addr, uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal">                      uint64&#95;t &amp;<a href="/docs/api/classes/llvm/mcinstranalysis/#aaec4eb5c2964764409c3ecc82bb90f57">Target</a>)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Search for a PC-relative argument.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// This will handle instructions like bcc (where the first argument is the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// condition code) and cbz (where it is a register).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = <a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;get(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0, e = Inst.<a href="/docs/api/classes/llvm/mcinst/#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>(); i != e; i++) &#123;</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.operands()&#91;i&#93;.OperandType == <a href="/docs/api/namespaces/llvm/mcoi/#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">MCOI::OPERAND&#95;PCREL</a>) &#123;</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">        int64&#95;t Imm = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(i).<a href="/docs/api/classes/llvm/mcoperand/#a4509c43893edc940979f690c468664c1">getImm</a>();</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::ADR)</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/mcinstranalysis/#aaec4eb5c2964764409c3ecc82bb90f57">Target</a> = Addr + Imm;</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::ADRP)</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/mcinstranalysis/#aaec4eb5c2964764409c3ecc82bb90f57">Target</a> = (Addr &amp; -4096) + Imm &#42; 4096;</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/mcinstranalysis/#aaec4eb5c2964764409c3ecc82bb90f57">Target</a> = Addr + Imm &#42; 4;</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433" lineLink="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#afc4096fa52a7823c60752ddf56f4356d"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#afc4096fa52a7823c60752ddf56f4356d">clearsSuperRegisters</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst,</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;Mask)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = <a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;get(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumDefs = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getNumDefs();</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumImplicitDefs = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.implicit&#95;defs().size();</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask.getBitWidth() == NumDefs + NumImplicitDefs &amp;&amp;</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Unexpected number of bits in the mask!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// 32-bit General Purpose Register class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;GPR32RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AArch64::GPR32RegClassID);</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Floating Point Register classes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;FPR8RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AArch64::FPR8RegClassID);</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;FPR16RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AArch64::FPR16RegClassID);</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;FPR32RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AArch64::FPR32RegClassID);</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;FPR64RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AArch64::FPR64RegClassID);</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;FPR128RC =</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AArch64::FPR128RegClassID);</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> ClearsSuperReg = &#91;=&#93;(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) &#123;</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// An update to the lower 32 bits of a 64 bit integer register is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// architecturally defined to zero extend the upper 32 bits on a write.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (GPR32RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg))</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// SIMD&amp;FP instructions operating on scalar data only acccess the lower</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// bits of a register, the upper bits are zero extended on a write. For</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// SIMD vector registers smaller than 128-bits, the upper 64-bits of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// register are zero extended on a write.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// When VL is higher than 128 bits, any write to a SIMD&amp;FP register sets</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// bits higher than 128 to zero.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> FPR8RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg) || FPR16RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg) ||</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">             FPR32RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg) || FPR64RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg) ||</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">             FPR128RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Reg);</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">    &#125;;</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">    Mask.clearAllBits();</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = NumDefs; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; E; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ClearsSuperReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg()))</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">        Mask.setBit(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = NumImplicitDefs; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; E; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.implicit&#95;defs()&#91;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#93;;</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ClearsSuperReg(Reg))</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">        Mask.setBit(NumDefs + <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Mask.getBoolValue();</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">  std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt;</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483" lineLink="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#ab74d7f466279e42ef6ac5ba405ef4301"><Highlight kind="normal">  <a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#ab74d7f466279e42ef6ac5ba405ef4301">findPltEntries</a>(uint64&#95;t PltSectionVA, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> PltContents,</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TargetTriple)</Highlight><Highlight kind="keyword"> const override </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Do a lightweight parsing of PLT entries.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">    std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt; Result;</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint64&#95;t Byte = 0, End = PltContents.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 7 &lt; End;</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">         Byte += 4) &#123;</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">      uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte);</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">      uint64&#95;t Off = 0;</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Check for optional bti c that prefixes adrp in BTI enabled entries</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> == 0xd503245f) &#123;</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">         Off = 4;</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">         <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + Off);</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Check for adrp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> &amp; 0x9f000000) != 0x90000000)</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">      Off += 4;</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">      uint64&#95;t Imm = (((PltSectionVA + Byte) &gt;&gt; 12) &lt;&lt; 12) +</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">            (((<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> &gt;&gt; 29) &amp; 3) &lt;&lt; 12) + (((<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> &gt;&gt; 5) &amp; 0x3ffff) &lt;&lt; 14);</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">      uint32&#95;t Insn2 =</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + Off);</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Check for: ldr Xt, &#91;Xn, #pimm&#93;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Insn2 &gt;&gt; 22 == 0x3e5) &#123;</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">        Imm += ((Insn2 &gt;&gt; 10) &amp; 0xfff) &lt;&lt; 3;</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal">        Result.push&#95;back(std::make&#95;pair(PltSectionVA + Byte, Imm));</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">        Byte += 4;</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Result;</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end anonymous namespace</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517" lineLink="#ad696b74a93bab0676312a56a5ac9fd6e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstranalysis">MCInstrAnalysis</a> &#42;<a href="#ad696b74a93bab0676312a56a5ac9fd6e">createAArch64InstrAnalysis</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/cseinfo-cpp/#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) &#123;</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/anonymous-namespace-aarch64mctargetdesc-cpp-/aarch64mcinstranalysis/#aee5f750236864959af9a740da1ca84db">AArch64MCInstrAnalysis</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/cseinfo-cpp/#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Force static initialization.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522" lineLink="#ac6cc590ea14328605b961daf062e51e8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="stringliteral">&quot;C&quot;</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#ac6cc590ea14328605b961daf062e51e8">LLVMInitializeAArch64TargetMC</a>() &#123;</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/target">Target</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a> : &#123;&amp;<a href="/docs/api/namespaces/llvm/#a5504cff079de2ebf921f62c1734de177">getTheAArch64leTarget</a>(), &amp;<a href="/docs/api/namespaces/llvm/#a35741a6418a8623f73066fb4cfe60f6e">getTheAArch64beTarget</a>(),</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">                    &amp;<a href="/docs/api/namespaces/llvm/#a6801bd0c4f489c415aa4dd112f689431">getTheAArch64&#95;32Target</a>(), &amp;<a href="/docs/api/namespaces/llvm/#ab3383917acb3327d70b33774b69e9d23">getTheARM64Target</a>(),</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">                    &amp;<a href="/docs/api/namespaces/llvm/#a9822de3617fc8c79df9cefed09ecd5dc">getTheARM64&#95;32Target</a>()&#125;) &#123;</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC asm info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/registermcasminfofn">RegisterMCAsmInfoFn</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#ae215c9475e5b6a8ae5efa8ff60202dfe">createAArch64MCAsmInfo</a>);</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC instruction info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#abea956a9e4d1526501d68bee93470e53">TargetRegistry::RegisterMCInstrInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#ac543b9b83f20a41014d1cf1d49a59da1">createAArch64MCInstrInfo</a>);</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC register info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a0be8ffbacd90d86a1c1f27a032e2265e">TargetRegistry::RegisterMCRegInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a82a574c3e4c6530b42a038de10bea1db">createAArch64MCRegisterInfo</a>);</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC subtarget info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a469331cb6070bffd3354391877547014">TargetRegistry::RegisterMCSubtargetInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a48e5e7b72b7c3d1567a5dc9a0077e2a5">createAArch64MCSubtargetInfo</a>);</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC instruction analyzer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a515b55c070d9124a373c062641765ed1">TargetRegistry::RegisterMCInstrAnalysis</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#ad696b74a93bab0676312a56a5ac9fd6e">createAArch64InstrAnalysis</a>);</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC Code Emitter</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a2e06603b238d255bf8d182eaa9e18c7a">TargetRegistry::RegisterMCCodeEmitter</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#afdc408ebd30965b70994f34e29df7043">createAArch64MCCodeEmitter</a>);</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the obj streamers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a73452a801e9e22c8eac961cc7b598fe3">TargetRegistry::RegisterELFStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#a32337ea1e38b878e9d49d18531d147fe">createELFStreamer</a>);</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#aef0928a326d69d175d200274daa7303e">TargetRegistry::RegisterMachOStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#a5b42169c0c7db325d62e91eae0950fa6">createMachOStreamer</a>);</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#aade8ca8e50ff109c69a5953007ed18d7">TargetRegistry::RegisterCOFFStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a366acce4681d4f1c2c8d331917392146">createWinCOFFStreamer</a>);</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the obj target streamer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a4fb8d8db91a731340d7ce8dd79af8a70">TargetRegistry::RegisterObjectTargetStreamer</a>(</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">        &#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#af2532a17ecee4a1e1ad34b08fbebee2c">createAArch64ObjectTargetStreamer</a>);</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the asm streamer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#af5d003503498e90bccf7a5d1626e9af6">TargetRegistry::RegisterAsmTargetStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">                                              <a href="/docs/api/namespaces/llvm/#a18c2b17c85ed6b86dfde7b69dfe2b469">createAArch64AsmTargetStreamer</a>);</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the null streamer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a7829ce3a27ad6098c5997b933c8a42f9">TargetRegistry::RegisterNullTargetStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">                                               <a href="/docs/api/namespaces/llvm/#a5ecd04b2aeaeb042db71e53a35b33fca">createAArch64NullTargetStreamer</a>);</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MCInstPrinter.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#aabd8e913cb341182f1ef8c24c25e50ad">TargetRegistry::RegisterMCInstPrinter</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a40a07379ff536bab7da7bd1285f2df18">createAArch64MCInstPrinter</a>);</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register the asm backend.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/target">Target</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a> : &#123;&amp;<a href="/docs/api/namespaces/llvm/#a5504cff079de2ebf921f62c1734de177">getTheAArch64leTarget</a>(), &amp;<a href="/docs/api/namespaces/llvm/#a6801bd0c4f489c415aa4dd112f689431">getTheAArch64&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">                    &amp;<a href="/docs/api/namespaces/llvm/#ab3383917acb3327d70b33774b69e9d23">getTheARM64Target</a>(), &amp;<a href="/docs/api/namespaces/llvm/#a9822de3617fc8c79df9cefed09ecd5dc">getTheARM64&#95;32Target</a>()&#125;)</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#a676b531bfbeddd2a9614c12d21ad4c88">createAArch64leAsmBackend</a>);</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a href="/docs/api/namespaces/llvm/#a35741a6418a8623f73066fb4cfe60f6e">getTheAArch64beTarget</a>(),</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">                                       <a href="/docs/api/namespaces/llvm/#ad838b75c8aa824335f1f1642d5d78545">createAArch64beAsmBackend</a>);</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
