--lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data eq
--VERSION_BEGIN 16.0 cbx_cycloneii 2016:04:27:18:05:34:SJ cbx_lpm_add_sub 2016:04:27:18:05:34:SJ cbx_lpm_compare 2016:04:27:18:05:34:SJ cbx_lpm_decode 2016:04:27:18:05:34:SJ cbx_mgl 2016:04:27:18:06:48:SJ cbx_nadder 2016:04:27:18:05:34:SJ cbx_stratix 2016:04:27:18:05:34:SJ cbx_stratixii 2016:04:27:18:05:34:SJ  VERSION_END


-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, the Altera Quartus Prime License Agreement,
--  the Altera MegaCore Function License Agreement, or other 
--  applicable license agreement, including, without limitation, 
--  that your use is for the sole purpose of programming logic 
--  devices manufactured by Altera and sold by Altera or its 
--  authorized distributors.  Please refer to the applicable 
--  agreement for further details.



--synthesis_resources = lut 4 
SUBDESIGN decode_01a
( 
	data[1..0]	:	input;
	eq[2..0]	:	output;
) 
VARIABLE 
	data_wire[1..0]	: WIRE;
	eq_node[2..0]	: WIRE;
	eq_wire[3..0]	: WIRE;
	w_anode668w[2..0]	: WIRE;
	w_anode682w[2..0]	: WIRE;
	w_anode691w[2..0]	: WIRE;
	w_anode700w[2..0]	: WIRE;

BEGIN 
	data_wire[] = data[];
	eq[] = eq_node[];
	eq_node[2..0] = eq_wire[2..0];
	eq_wire[] = ( w_anode700w[2..2], w_anode691w[2..2], w_anode682w[2..2], w_anode668w[2..2]);
	w_anode668w[] = ( (w_anode668w[1..1] & (! data_wire[1..1])), (w_anode668w[0..0] & (! data_wire[0..0])), B"1");
	w_anode682w[] = ( (w_anode682w[1..1] & (! data_wire[1..1])), (w_anode682w[0..0] & data_wire[0..0]), B"1");
	w_anode691w[] = ( (w_anode691w[1..1] & data_wire[1..1]), (w_anode691w[0..0] & (! data_wire[0..0])), B"1");
	w_anode700w[] = ( (w_anode700w[1..1] & data_wire[1..1]), (w_anode700w[0..0] & data_wire[0..0]), B"1");
END;
--VALID FILE
