

================================================================
== Vitis HLS Report for 'cpp_FIR'
================================================================
* Date:           Mon Apr 18 12:06:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Tutorial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160ti-ffv676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      173|      173|  1.730 us|  1.730 us|  174|  174|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      171|      171|         4|          2|          1|    85|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 7 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.cpp:20]   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.83ns)   --->   "%store_ln60 = store i8 84, i8 %i" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 14 'store' 'store_ln60' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "%store_ln60 = store i32 0, i32 %acc" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 15 'store' 'store_ln60' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln60 = br void" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 16 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i"   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %.split, void %_ZN4CFirIiiiEclEi.exit" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 21 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast1 = zext i8 %i_1"   --->   Operation 22 'zext' 'i_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_6 = trunc i8 %i_1"   --->   Operation 23 'trunc' 'empty_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:56]   --->   Operation 24 'specloopname' 'specloopname_ln56' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln61 = icmp_eq  i8 %i_1, i8 0" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:61]   --->   Operation 25 'icmp' 'icmp_ln61' <Predicate = (!tmp)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void, void" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:61]   --->   Operation 26 'br' 'br_ln61' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.27ns)   --->   "%add_ln65 = add i7 %empty_6, i7 127" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65]   --->   Operation 27 'add' 'add_ln65' <Predicate = (!tmp & !icmp_ln61)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %add_ln65" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65]   --->   Operation 28 'zext' 'zext_ln65' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fir1_shift_reg_addr = getelementptr i32 %fir1_shift_reg, i64 0, i64 %zext_ln65" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65]   --->   Operation 29 'getelementptr' 'fir1_shift_reg_addr' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.26ns)   --->   "%m = load i7 %fir1_shift_reg_addr" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65]   --->   Operation 30 'load' 'm' <Predicate = (!tmp & !icmp_ln61)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_1 : Operation 31 [1/1] (0.94ns)   --->   "%icmp_ln66 = icmp_eq  i8 %i_1, i8 84" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:66]   --->   Operation 31 'icmp' 'icmp_ln66' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void, void %._crit_edge" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:66]   --->   Operation 32 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "%store_ln63 = store i32 %x_read, i32 0" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:63]   --->   Operation 33 'store' 'store_ln63' <Predicate = (!tmp & icmp_ln61)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_1 : Operation 34 [1/1] (0.83ns)   --->   "%br_ln64 = br void" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = (!tmp & icmp_ln61)> <Delay = 0.83>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%CFir_int_int_int_c_addr = getelementptr i16 %CFir_int_int_int_c, i64 0, i64 %i_cast1" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 35 'getelementptr' 'CFir_int_int_int_c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.26ns)   --->   "%CFir_int_int_int_c_load = load i7 %CFir_int_int_int_c_addr" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 36 'load' 'CFir_int_int_int_c_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 85> <ROM>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%add_ln60 = add i8 %i_1, i8 255" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 37 'add' 'add_ln60' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "%store_ln60 = store i8 %add_ln60, i8 %i" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:60]   --->   Operation 38 'store' 'store_ln60' <Predicate = (!tmp)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 39 [1/2] (2.26ns)   --->   "%m = load i7 %fir1_shift_reg_addr" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65]   --->   Operation 39 'load' 'm' <Predicate = (!tmp & !icmp_ln61)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%fir1_shift_reg_addr_1 = getelementptr i32 %fir1_shift_reg, i64 0, i64 %i_cast1" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:67]   --->   Operation 40 'getelementptr' 'fir1_shift_reg_addr_1' <Predicate = (!tmp & !icmp_ln61 & !icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.26ns)   --->   "%store_ln67 = store i32 %m, i7 %fir1_shift_reg_addr_1" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:67]   --->   Operation 41 'store' 'store_ln67' <Predicate = (!tmp & !icmp_ln61 & !icmp_ln66)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:67]   --->   Operation 42 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln61 & !icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.83ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.83>
ST_2 : Operation 44 [1/2] (2.26ns)   --->   "%CFir_int_int_int_c_load = load i7 %CFir_int_int_int_c_addr" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 44 'load' 'CFir_int_int_int_c_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 85> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.cpp:26]   --->   Operation 52 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 %acc_load_1" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.cpp:26]   --->   Operation 53 'ret' 'ret_ln26' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%m_1 = phi i32 %x_read, void, i32 %m, void %._crit_edge"   --->   Operation 45 'phi' 'm_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %CFir_int_int_int_c_load" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 46 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (5.49ns)   --->   "%mul_ln69 = mul i32 %sext_ln69, i32 %m_1" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 47 'mul' 'mul_ln69' <Predicate = true> <Delay = 5.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 48 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.51ns)   --->   "%acc_1 = add i32 %mul_ln69, i32 %acc_load" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 49 'add' 'acc_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.83ns)   --->   "%store_ln69 = store i32 %acc_1, i32 %acc" [../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69]   --->   Operation 50 'store' 'store_ln69' <Predicate = true> <Delay = 0.83>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.69ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i') on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln65', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65) [27]  (1.27 ns)
	'getelementptr' operation ('fir1_shift_reg_addr', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65) [29]  (0 ns)
	'load' operation ('m', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65) on array 'fir1_shift_reg' [30]  (2.27 ns)
	blocking operation 0.154 ns on control path)

 <State 2>: 4.53ns
The critical path consists of the following:
	'load' operation ('m', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65) on array 'fir1_shift_reg' [30]  (2.27 ns)
	'store' operation ('store_ln67', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:67) of variable 'm', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65 on array 'fir1_shift_reg' [35]  (2.27 ns)

 <State 3>: 5.49ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('x', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.cpp:20) ('m', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:65) [43]  (0 ns)
	'mul' operation ('mul_ln69', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69) [48]  (5.49 ns)

 <State 4>: 2.35ns
The critical path consists of the following:
	'load' operation ('acc_load', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69) on local variable 'acc' [44]  (0 ns)
	'add' operation ('acc', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69) [49]  (1.51 ns)
	'store' operation ('store_ln69', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69) of variable 'acc', ../../../../.Xilinx/vitis_hls/2021.1/vitis_hls_examples/HLS-Tiny-Tutorials/algorithm_template_fir_filter/cpp_FIR.h:69 on local variable 'acc' [52]  (0.833 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
