{"Source Block": ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@137:147@HdlStmAssign", "assign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\n"], "Clone Blocks": [["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@140:150", "assign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@136:146", "assign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@135:145", "assign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@139:149", "\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\n"]], "Diff Content": {"Delete": [[142, "assign m_axi_bready = s_wr_axi_bready;\n"]], "Add": []}}