
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003553                       # Number of seconds simulated
sim_ticks                                  3553208211                       # Number of ticks simulated
final_tick                               533117588148                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336317                       # Simulator instruction rate (inst/s)
host_op_rate                                   435182                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301483                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924640                       # Number of bytes of host memory used
host_seconds                                 11785.77                       # Real time elapsed on the host
sim_insts                                  3963752281                       # Number of instructions simulated
sim_ops                                    5128959045                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       230528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        73216                       # Number of bytes read from this memory
system.physmem.bytes_read::total               720128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       201088                       # Number of bytes written to this memory
system.physmem.bytes_written::total            201088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1801                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5626                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1571                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1571                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       360238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60592002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       540357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54648078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       468309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     64878832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       576381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20605604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               202669801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       360238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       540357                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       468309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       576381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1945284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56593362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56593362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56593362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       360238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60592002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       540357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54648078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       468309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     64878832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       576381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20605604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              259263163                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8520884                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3106558                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550158                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202372                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1272822                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203473                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314481                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8824                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3197699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17040774                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3106558                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517954                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1082721                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        679813                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563867                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80439                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8413380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4754786     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365214      4.34%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318277      3.78%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343081      4.08%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300907      3.58%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155021      1.84%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101536      1.21%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268820      3.20%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1805738     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8413380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364582                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999883                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3366667                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       636413                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3478161                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55699                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876431                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506839                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          920                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20209349                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6329                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876431                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3534367                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         289972                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71748                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3362832                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278022                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19522367                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          806                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173993                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27101373                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91011577                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91011577                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10294386                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3292                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1695                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740738                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26180                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       303893                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18404849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14772945                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28572                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6123263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18713162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8413380                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2998127     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1787303     21.24%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1185644     14.09%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       762215      9.06%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       758845      9.02%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442230      5.26%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337732      4.01%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75485      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65799      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8413380                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108169     69.44%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20877     13.40%     82.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26730     17.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140181     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200525      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579655     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850987      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14772945                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733734                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010545                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38143621                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24531528                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14928726                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26445                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708563                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227693                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876431                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         214050                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16864                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18408140                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937766                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007593                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1693                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          896                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236802                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14514116                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486493                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258827                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312944                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057339                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826451                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703358                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14371726                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356948                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361204                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26120255                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684913                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358389                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6169093                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204517                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7536949                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173458                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3012544     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041264     27.08%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834860     11.08%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429404      5.70%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367201      4.87%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180655      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199476      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101164      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370381      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7536949                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370381                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25574988                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37694259                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 107504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852088                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852088                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173587                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173587                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65545562                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679815                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18967329                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8520884                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3120523                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2723849                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199464                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1545026                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1489983                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226234                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6416                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3656249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17336225                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3120523                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1716217                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3576486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         979513                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        414045                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1802288                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79759                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8425718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.373987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.176700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4849232     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179339      2.13%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328148      3.89%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          306930      3.64%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          494368      5.87%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510465      6.06%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123897      1.47%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93768      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1539571     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8425718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366221                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034557                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3774254                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       400361                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3459092                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13865                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        778145                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344807                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19426511                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        778145                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3936765                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         132959                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46812                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3308866                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222170                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18898527                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76043                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25143100                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86074241                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86074241                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16291708                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8851328                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2260                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           597810                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2872300                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10609                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       210494                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17879071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15053717                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20509                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5409730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14891846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8425718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2917489     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1578954     18.74%     53.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1365901     16.21%     69.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839392      9.96%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       875314     10.39%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514613      6.11%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230185      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61606      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42264      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8425718                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60179     66.38%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19203     21.18%     87.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11280     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11830785     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120340      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2558779     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542711      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15053717                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766685                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90662                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006023                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38644319                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23291055                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14565591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15144379                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37204                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       830505                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156404                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        778145                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          69456                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6301                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17881276                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2872300                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638063                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224290                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14773043                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2458358                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280670                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2987654                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2229813                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529296                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733745                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14581734                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14565591                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8954030                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21969273                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709399                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407571                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10897707                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12408482                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5472852                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199803                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7647573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622539                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.314129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3503346     45.81%     45.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1635200     21.38%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905392     11.84%     79.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311017      4.07%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298333      3.90%     87.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124461      1.63%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       324836      4.25%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95110      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       449878      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7647573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10897707                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12408482                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2523451                       # Number of memory references committed
system.switch_cpus1.commit.loads              2041792                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1939169                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10840913                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170005                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       449878                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25079029                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36541499                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  95166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10897707                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12408482                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10897707                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.781897                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781897                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.278941                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278941                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68278549                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19125424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19961395                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8520884                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3080043                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2503507                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212524                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1307230                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1196654                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324253                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9089                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3090979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17069055                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3080043                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1520907                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3751756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1133429                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        635080                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1513506                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8394144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4642388     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          330168      3.93%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          265730      3.17%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          644995      7.68%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          174060      2.07%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          226193      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163840      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91125      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1855645     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8394144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361470                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003202                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3234792                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       616783                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3606611                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24355                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        911594                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525824                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4779                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20397202                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11676                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        911594                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3472990                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         139614                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       129180                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3387156                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       353602                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19668584                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2659                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146264                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          388                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27541515                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91802498                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91802498                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16829920                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10711523                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4034                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2285                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           972437                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1837167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       932606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14759                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       299770                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18591783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14745882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29861                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6454358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19734341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          626                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8394144                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756687                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886687                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2930463     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1803712     21.49%     56.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1176379     14.01%     70.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       873665     10.41%     80.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       753370      8.97%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       388639      4.63%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       334318      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62950      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70648      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8394144                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86515     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17621     14.48%     85.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17530     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12285084     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209210      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1465546      9.94%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       784412      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14745882                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.730558                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121668                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008251                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38037436                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25050098                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14364964                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14867550                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55429                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729574                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239873                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        911594                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63173                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8453                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18595671                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1837167                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       932606                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2256                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7535                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245749                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14507700                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1373801                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       238181                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2137356                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2046199                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            763555                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.702605                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14374848                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14364964                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9352955                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26413865                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.685854                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354093                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9859260                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12108257                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6487482                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212366                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7482550                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618199                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.136821                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2921340     39.04%     39.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2069258     27.65%     66.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       841733     11.25%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       472661      6.32%     84.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       386011      5.16%     89.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       157089      2.10%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187058      2.50%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93487      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       353913      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7482550                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9859260                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12108257                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1800323                       # Number of memory references committed
system.switch_cpus2.commit.loads              1107590                       # Number of loads committed
system.switch_cpus2.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1739624                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10910094                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246522                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       353913                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25724376                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38103730                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 126740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9859260                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12108257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9859260                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.864252                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.864252                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.157070                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.157070                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65258458                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19858286                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18824654                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3260                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8520884                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3209502                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2619740                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215546                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1360316                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1261836                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331622                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9560                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3326540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17440587                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3209502                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1593458                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3779847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1122582                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        476963                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1619872                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8488628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.541383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4708781     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310706      3.66%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          461662      5.44%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321621      3.79%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224859      2.65%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219634      2.59%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134937      1.59%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284694      3.35%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1821734     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8488628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376663                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.046805                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3420402                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       501436                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3609084                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52602                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        905098                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539398                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20892146                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        905098                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3613712                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51570                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       173408                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3464499                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280336                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20263886                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        116222                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95726                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28427000                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94334412                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94334412                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17449034                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10977939                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3619                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           837118                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1859794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       949026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11250                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       291731                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18874762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15061582                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30164                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6320322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19350339                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8488628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.774325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916527                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3035083     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1694312     19.96%     55.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1233422     14.53%     70.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       815687      9.61%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       819551      9.65%     89.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       394059      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       350907      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65432      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80175      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8488628                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82024     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16223     14.08%     85.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16991     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12597410     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189749      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1482396      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       790294      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15061582                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.767608                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115238                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38757192                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25198599                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14641021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15176820                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46748                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       725852                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          638                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227961                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        905098                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27503                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5016                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18878237                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1859794                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       949026                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130980                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248119                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14781945                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1383795                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       279635                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2154647                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2099321                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            770852                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.734790                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14647436                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14641021                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9484654                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26954527                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.718251                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351876                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10145383                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12505814                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6372432                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217113                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7583530                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.649076                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174402                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2901933     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2171565     28.64%     66.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       821213     10.83%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458399      6.04%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       389355      5.13%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174259      2.30%     91.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       166226      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114085      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       386495      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7583530                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10145383                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12505814                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855003                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133942                       # Number of loads committed
system.switch_cpus3.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1814509                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11258415                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258657                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       386495                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26075281                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38662181                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  32256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10145383                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12505814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10145383                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839878                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839878                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190649                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190649                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66389933                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20369100                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19195066                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           5626                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1189537                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38394                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.982367                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           446.005434                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    871.140387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.939285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    798.333859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.971140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    937.326083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962516                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    291.705487                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8919.075486                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8728.856129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7591.774944                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4129.933789                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013611                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026585                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024363                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028605                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.008902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.272189                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.266384                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.231683                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.126036                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3842                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5482                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2813                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20289                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5584                       # number of Writeback hits
system.l2.Writeback_hits::total                  5584                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5482                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2813                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20289                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8152                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3842                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5482                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2813                       # number of overall hits
system.l2.overall_hits::total                   20289                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1682                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1801                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5626                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          572                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5626                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1682                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1517                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1801                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          572                       # number of overall misses
system.l2.overall_misses::total                  5626                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       402352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     79991905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       672332                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     69992390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       540228                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     82662422                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       731108                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     25961133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       260953870                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       402352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     79991905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       672332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69992390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       540228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     82662422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       731108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     25961133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        260953870                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       402352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     79991905                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       672332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69992390                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       540228                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     82662422                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       731108                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     25961133                       # number of overall miss cycles
system.l2.overall_miss_latency::total       260953870                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9834                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25915                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5584                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5584                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25915                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25915                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.171039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.283075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.247288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.168981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.217094                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.171039                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.283075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247288                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.168981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217094                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.171039                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.283075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247288                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.168981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217094                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40235.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47557.612961                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44822.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46138.688200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        41556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45898.068851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45694.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45386.596154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46383.553146                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40235.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47557.612961                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44822.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46138.688200                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        41556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45898.068851                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45694.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45386.596154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46383.553146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40235.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47557.612961                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44822.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46138.688200                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        41556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45898.068851                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45694.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45386.596154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46383.553146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1571                       # number of writebacks
system.l2.writebacks::total                      1571                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5626                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5626                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       344939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     70319193                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       584498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     61192871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       466369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     72258293                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       638854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     22654599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    228459616                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       344939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70319193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       584498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     61192871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       466369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     72258293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       638854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     22654599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    228459616                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       344939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70319193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       584498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     61192871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       466369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     72258293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       638854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     22654599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    228459616                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.171039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.283075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.247288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.168981                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.217094                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.171039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.283075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.168981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.171039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.283075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.168981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217094                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34493.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41806.892390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38966.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40338.082399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35874.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40121.206552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39928.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39605.942308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40607.823676                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34493.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41806.892390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38966.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40338.082399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35874.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40121.206552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39928.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39605.942308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40607.823676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34493.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41806.892390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38966.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40338.082399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35874.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40121.206552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39928.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39605.942308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40607.823676                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975446                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821039.121818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563856                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563856                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563856                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563856                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563856                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       493702                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       493702                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       493702                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       493702                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       493702                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       493702                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563867                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563867                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563867                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563867                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       413022                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       413022                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       413022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       413022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       413022                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       413022                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41302.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41302.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41302.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9834                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470159                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10090                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17291.393360                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.858832                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.141168                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897886                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102114                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168421                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1631                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1631                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945108                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945108                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37980                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37980                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37985                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37985                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37985                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37985                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1091428607                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1091428607                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       176496                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       176496                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1091605103                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1091605103                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1091605103                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1091605103                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206401                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206401                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983093                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031482                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019154                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019154                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019154                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019154                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28736.930147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28736.930147                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35299.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35299.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28737.793945                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28737.793945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28737.793945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28737.793945                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1692                       # number of writebacks
system.cpu0.dcache.writebacks::total             1692                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28146                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28146                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28151                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28151                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9834                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9834                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9834                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9834                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9834                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    164045204                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    164045204                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    164045204                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    164045204                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    164045204                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    164045204                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008152                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008152                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004959                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004959                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004959                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004959                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16681.432174                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16681.432174                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16681.432174                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16681.432174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16681.432174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16681.432174                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939258                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913268262                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684996.793358                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939258                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868492                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1802272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1802272                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1802272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1802272                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1802272                       # number of overall hits
system.cpu1.icache.overall_hits::total        1802272                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       780068                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       780068                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       780068                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       780068                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       780068                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       780068                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1802288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1802288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1802288                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1802288                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1802288                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1802288                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48754.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48754.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48754.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48754.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48754.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48754.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       696356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       696356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       696356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       696356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       696356                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       696356                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46423.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46423.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46423.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5359                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207677323                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5615                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36986.166162                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.623144                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.376856                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.779778                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.220222                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2226461                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2226461                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479457                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2705918                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2705918                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2705918                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2705918                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16902                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16902                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16902                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16902                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    626481346                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    626481346                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    626481346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    626481346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    626481346                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    626481346                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2243363                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2243363                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2722820                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2722820                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2722820                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2722820                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007534                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007534                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006208                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006208                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006208                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006208                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37065.515679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37065.515679                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37065.515679                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37065.515679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37065.515679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37065.515679                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1107                       # number of writebacks
system.cpu1.dcache.writebacks::total             1107                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11543                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11543                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11543                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5359                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5359                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5359                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105393921                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105393921                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105393921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105393921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105393921                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105393921                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19666.714126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19666.714126                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19666.714126                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19666.714126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19666.714126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19666.714126                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.971114                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006594245                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029423.881048                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.971114                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020787                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794826                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1513490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1513490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1513490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1513490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1513490                       # number of overall hits
system.cpu2.icache.overall_hits::total        1513490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       755211                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       755211                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       755211                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       755211                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       755211                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       755211                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1513506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1513506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1513506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1513506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1513506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1513506                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47200.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47200.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47200.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47200.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47200.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47200.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       572946                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       572946                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       572946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       572946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       572946                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       572946                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44072.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44072.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44072.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7283                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165469721                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7539                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21948.497281                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.027359                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.972641                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.879013                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.120987                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1042941                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1042941                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       689468                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        689468                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2122                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2122                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1630                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1732409                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1732409                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1732409                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1732409                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16286                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16286                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16286                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16286                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16286                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16286                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    524103293                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    524103293                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    524103293                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    524103293                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    524103293                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    524103293                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1059227                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1059227                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       689468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       689468                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1748695                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1748695                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1748695                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1748695                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015375                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015375                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009313                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009313                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009313                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009313                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32181.216566                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32181.216566                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32181.216566                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32181.216566                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32181.216566                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32181.216566                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1971                       # number of writebacks
system.cpu2.dcache.writebacks::total             1971                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9003                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9003                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9003                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7283                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7283                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7283                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7283                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7283                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7283                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    137643356                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    137643356                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    137643356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    137643356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    137643356                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    137643356                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006876                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006876                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004165                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004165                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004165                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004165                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18899.266236                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18899.266236                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18899.266236                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18899.266236                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18899.266236                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18899.266236                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962480                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007970419                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181754.153680                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1619854                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1619854                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1619854                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1619854                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1619854                       # number of overall hits
system.cpu3.icache.overall_hits::total        1619854                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       905272                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       905272                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       905272                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       905272                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       905272                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       905272                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1619872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1619872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1619872                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1619872                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1619872                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1619872                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50292.888889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50292.888889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50292.888889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50292.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50292.888889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50292.888889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       783449                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       783449                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       783449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       783449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       783449                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       783449                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48965.562500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48965.562500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48965.562500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48965.562500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48965.562500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48965.562500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3385                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148915711                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3641                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40899.673441                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.447487                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.552513                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837685                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162315                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1053945                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1053945                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717594                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717594                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1734                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1771539                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1771539                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1771539                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1771539                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7028                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7028                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7028                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7028                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7028                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7028                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    188018791                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    188018791                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    188018791                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    188018791                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    188018791                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    188018791                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1060973                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060973                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1778567                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1778567                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1778567                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1778567                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006624                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006624                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003951                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003951                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003951                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003951                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26752.816022                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26752.816022                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26752.816022                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26752.816022                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26752.816022                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26752.816022                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu3.dcache.writebacks::total              814                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3643                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3643                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3643                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3643                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3385                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3385                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3385                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3385                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     53320549                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     53320549                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     53320549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     53320549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     53320549                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     53320549                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001903                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001903                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15752.008567                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15752.008567                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15752.008567                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15752.008567                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15752.008567                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15752.008567                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
