Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 12 21:26:42 2016
| Host         : Jacky-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_timing_summary_routed.rpt -rpx project_timing_summary_routed.rpx
| Design       : project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: quad_seven_seg_inst/divclkdiv_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.629        0.000                      0                 1351        0.079        0.000                      0                 1351        3.000        0.000                       0                   399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            12.629        0.000                      0                 1351        0.079        0.000                      0                 1351       11.250        0.000                       0                   396  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       12.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.629ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        12.037ns  (logic 4.862ns (40.391%)  route 7.175ns (59.609%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 30.815 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.445    14.143    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.146    14.289 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.710    14.999    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.328    15.327 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.603    15.930    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.054    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.434 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.434    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  vga_example_inst/my_linedraw/err20__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.551    vga_example_inst/my_linedraw/err20__0_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.790 r  vga_example_inst/my_linedraw/err20__0_carry__2/O[2]
                         net (fo=1, routed)           0.581    17.371    vga_example_inst/my_linedraw/err2[14]
    SLICE_X6Y16          LUT4 (Prop_lut4_I0_O)        0.294    17.665 r  vga_example_inst/my_linedraw/err[14]_i_1/O
                         net (fo=1, routed)           0.478    18.143    vga_example_inst/my_linedraw/err_next[14]
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.510    30.815    vga_example_inst/my_linedraw/clkb
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[14]/C
                         clock pessimism              0.312    31.127    
                         clock uncertainty           -0.085    31.043    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)       -0.271    30.772    vga_example_inst/my_linedraw/err_reg[14]
  -------------------------------------------------------------------
                         required time                         30.772    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 12.629    

Slack (MET) :             12.850ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 4.168ns (35.322%)  route 7.632ns (64.678%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 30.755 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X0Y0          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          2.227    10.830    kcpsm6_inst/lower_reg_banks/ADDRC0
    SLICE_X8Y4           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    10.983 f  kcpsm6_inst/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.875    11.858    kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y3           LUT5 (Prop_lut5_I0_O)        0.359    12.217 f  kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=62, routed)          2.465    14.681    kcpsm6_inst/port_id[2]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.332    15.013 f  kcpsm6_inst/data_path_loop[1].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.432    15.445    kcpsm6_inst/data_path_loop[1].alu_mux_lut_i_4_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.569 f  kcpsm6_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.659    16.228    kcpsm6_inst/data_path_loop[1].alu_mux_lut_i_1_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124    16.352 f  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.975    17.327    kcpsm6_inst/alu_result_1
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.152    17.479 r  kcpsm6_inst/lower_zero_lut/O
                         net (fo=1, routed)           0.000    17.479    kcpsm6_inst/lower_zero
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    17.949 r  kcpsm6_inst/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.949    kcpsm6_inst/zero_flag_value
    SLICE_X9Y4           FDRE                                         r  kcpsm6_inst/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.450    30.755    kcpsm6_inst/pclk
    SLICE_X9Y4           FDRE                                         r  kcpsm6_inst/zero_flag_flop/C
                         clock pessimism              0.326    31.081    
                         clock uncertainty           -0.085    30.997    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.198    30.799    kcpsm6_inst/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         30.799    
                         arrival time                         -17.949    
  -------------------------------------------------------------------
                         slack                                 12.850    

Slack (MET) :             13.299ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 4.834ns (41.424%)  route 6.836ns (58.576%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 30.815 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.445    14.143    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.146    14.289 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.710    14.999    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.328    15.327 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.603    15.930    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.054    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.434 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.434    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.749 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[3]
                         net (fo=1, routed)           0.719    17.468    vga_example_inst/my_linedraw/err2[11]
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.307    17.775 r  vga_example_inst/my_linedraw/err[11]_i_1/O
                         net (fo=1, routed)           0.000    17.775    vga_example_inst/my_linedraw/err_next[11]
    SLICE_X7Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.510    30.815    vga_example_inst/my_linedraw/clkb
    SLICE_X7Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[11]/C
                         clock pessimism              0.312    31.127    
                         clock uncertainty           -0.085    31.043    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)        0.031    31.074    vga_example_inst/my_linedraw/err_reg[11]
  -------------------------------------------------------------------
                         required time                         31.074    
                         arrival time                         -17.775    
  -------------------------------------------------------------------
                         slack                                 13.299    

Slack (MET) :             13.452ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 4.958ns (43.054%)  route 6.558ns (56.946%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 30.816 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.445    14.143    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.146    14.289 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.710    14.999    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.328    15.327 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.603    15.930    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.054    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.434 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.434    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  vga_example_inst/my_linedraw/err20__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.551    vga_example_inst/my_linedraw/err20__0_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.874 r  vga_example_inst/my_linedraw/err20__0_carry__2/O[1]
                         net (fo=1, routed)           0.441    17.315    vga_example_inst/my_linedraw/err2[13]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.306    17.621 r  vga_example_inst/my_linedraw/err[13]_i_1/O
                         net (fo=1, routed)           0.000    17.621    vga_example_inst/my_linedraw/err_next[13]
    SLICE_X7Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.511    30.816    vga_example_inst/my_linedraw/clkb
    SLICE_X7Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[13]/C
                         clock pessimism              0.312    31.128    
                         clock uncertainty           -0.085    31.044    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.029    31.073    vga_example_inst/my_linedraw/err_reg[13]
  -------------------------------------------------------------------
                         required time                         31.073    
                         arrival time                         -17.621    
  -------------------------------------------------------------------
                         slack                                 13.452    

Slack (MET) :             13.573ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.393ns  (logic 4.843ns (42.508%)  route 6.550ns (57.492%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 30.815 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.445    14.143    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.146    14.289 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.710    14.999    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.328    15.327 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.603    15.930    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.054    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.434 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.434    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.551 r  vga_example_inst/my_linedraw/err20__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.551    vga_example_inst/my_linedraw/err20__0_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.770 r  vga_example_inst/my_linedraw/err20__0_carry__2/O[0]
                         net (fo=1, routed)           0.434    17.204    vga_example_inst/my_linedraw/err2[12]
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.295    17.499 r  vga_example_inst/my_linedraw/err[12]_i_1/O
                         net (fo=1, routed)           0.000    17.499    vga_example_inst/my_linedraw/err_next[12]
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.510    30.815    vga_example_inst/my_linedraw/clkb
    SLICE_X5Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[12]/C
                         clock pessimism              0.312    31.127    
                         clock uncertainty           -0.085    31.043    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.029    31.072    vga_example_inst/my_linedraw/err_reg[12]
  -------------------------------------------------------------------
                         required time                         31.072    
                         arrival time                         -17.499    
  -------------------------------------------------------------------
                         slack                                 13.573    

Slack (MET) :             13.602ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 4.841ns (42.585%)  route 6.527ns (57.415%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 30.816 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.445    14.143    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.146    14.289 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.710    14.999    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.328    15.327 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.603    15.930    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.054    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.434 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.434    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.757 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[1]
                         net (fo=1, routed)           0.410    17.167    vga_example_inst/my_linedraw/err2[9]
    SLICE_X7Y15          LUT4 (Prop_lut4_I0_O)        0.306    17.473 r  vga_example_inst/my_linedraw/err[9]_i_1/O
                         net (fo=1, routed)           0.000    17.473    vga_example_inst/my_linedraw/err_next[9]
    SLICE_X7Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.511    30.816    vga_example_inst/my_linedraw/clkb
    SLICE_X7Y15          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[9]/C
                         clock pessimism              0.312    31.128    
                         clock uncertainty           -0.085    31.044    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.031    31.075    vga_example_inst/my_linedraw/err_reg[9]
  -------------------------------------------------------------------
                         required time                         31.075    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                 13.602    

Slack (MET) :             13.609ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.363ns  (logic 4.752ns (41.821%)  route 6.611ns (58.179%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 30.817 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.445    14.143    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.146    14.289 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_10/O
                         net (fo=1, routed)           0.710    14.999    vga_example_inst/my_linedraw/err20__0_carry__0_i_10_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.328    15.327 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_2/O
                         net (fo=2, routed)           0.603    15.930    vga_example_inst/my_linedraw/err20__0_carry__0_i_2_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    16.054 r  vga_example_inst/my_linedraw/err20__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.054    vga_example_inst/my_linedraw/err20__0_carry__0_i_6_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.434 r  vga_example_inst/my_linedraw/err20__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.434    vga_example_inst/my_linedraw/err20__0_carry__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.673 r  vga_example_inst/my_linedraw/err20__0_carry__1/O[2]
                         net (fo=1, routed)           0.494    17.167    vga_example_inst/my_linedraw/err2[10]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.301    17.468 r  vga_example_inst/my_linedraw/err[10]_i_1/O
                         net (fo=1, routed)           0.000    17.468    vga_example_inst/my_linedraw/err_next[10]
    SLICE_X5Y14          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.512    30.817    vga_example_inst/my_linedraw/clkb
    SLICE_X5Y14          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[10]/C
                         clock pessimism              0.312    31.129    
                         clock uncertainty           -0.085    31.045    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.032    31.077    vga_example_inst/my_linedraw/err_reg[10]
  -------------------------------------------------------------------
                         required time                         31.077    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                 13.609    

Slack (MET) :             13.725ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 4.832ns (42.975%)  route 6.412ns (57.025%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.815ns = ( 30.815 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.710    14.408    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.148    14.556 r  vga_example_inst/my_linedraw/err20__0_carry_i_8/O
                         net (fo=1, routed)           0.469    15.026    vga_example_inst/my_linedraw/err20__0_carry_i_8_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.328    15.354 r  vga_example_inst/my_linedraw/err20__0_carry_i_1/O
                         net (fo=2, routed)           0.436    15.790    vga_example_inst/my_linedraw/err20__0_carry_i_1_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.914 r  vga_example_inst/my_linedraw/err20__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.914    vga_example_inst/my_linedraw/err20__0_carry_i_4_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.290 r  vga_example_inst/my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.290    vga_example_inst/my_linedraw/err20__0_carry_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.605 r  vga_example_inst/my_linedraw/err20__0_carry__0/O[3]
                         net (fo=1, routed)           0.437    17.042    vga_example_inst/my_linedraw/err2[7]
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.307    17.349 r  vga_example_inst/my_linedraw/err[7]_i_1/O
                         net (fo=1, routed)           0.000    17.349    vga_example_inst/my_linedraw/err_next[7]
    SLICE_X7Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.510    30.815    vga_example_inst/my_linedraw/clkb
    SLICE_X7Y16          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[7]/C
                         clock pessimism              0.312    31.127    
                         clock uncertainty           -0.085    31.043    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)        0.031    31.074    vga_example_inst/my_linedraw/err_reg[7]
  -------------------------------------------------------------------
                         required time                         31.074    
                         arrival time                         -17.349    
  -------------------------------------------------------------------
                         slack                                 13.725    

Slack (MET) :             13.781ns  (required time - arrival time)
  Source:                 vga_example_inst/stax_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_linedraw/err_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 4.839ns (43.048%)  route 6.402ns (56.952%))
  Logic Levels:           15  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.568     6.105    vga_example_inst/pclk
    SLICE_X10Y8          FDRE                                         r  vga_example_inst/stax_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     6.623 r  vga_example_inst/stax_reg[0]/Q
                         net (fo=3, routed)           0.680     7.303    vga_example_inst/my_linedraw/stax_reg[7][0]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.124     7.427 r  vga_example_inst/my_linedraw/deltax_carry_i_4/O
                         net (fo=1, routed)           0.000     7.427    vga_example_inst/my_linedraw/deltax_carry_i_4_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.959 r  vga_example_inst/my_linedraw/deltax_carry/CO[3]
                         net (fo=1, routed)           0.000     7.959    vga_example_inst/my_linedraw/deltax_carry_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 f  vga_example_inst/my_linedraw/deltax_carry__0/O[2]
                         net (fo=5, routed)           0.724     8.922    vga_example_inst/my_linedraw/deltax[6]
    SLICE_X9Y13          LUT1 (Prop_lut1_I0_O)        0.302     9.224 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_13/O
                         net (fo=1, routed)           0.000     9.224    vga_example_inst/my_linedraw/err_next0_carry__0_i_13_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.804 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_9/O[2]
                         net (fo=4, routed)           0.701    10.505    vga_example_inst/my_linedraw/dx0[7]
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.302    10.807 r  vga_example_inst/my_linedraw/err_next0_carry__0_i_1/O
                         net (fo=3, routed)           0.765    11.572    vga_example_inst/my_linedraw/dx[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124    11.696 r  vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1/O
                         net (fo=1, routed)           0.489    12.186    vga_example_inst/my_linedraw/e2_lt_dx_carry_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.582 r  vga_example_inst/my_linedraw/e2_lt_dx_carry/CO[3]
                         net (fo=1, routed)           0.000    12.582    vga_example_inst/my_linedraw/e2_lt_dx_carry_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.699 r  vga_example_inst/my_linedraw/e2_lt_dx_carry__0/CO[3]
                         net (fo=30, routed)          1.710    14.408    vga_example_inst/my_linedraw/e2_lt_dx
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.148    14.556 r  vga_example_inst/my_linedraw/err20__0_carry_i_8/O
                         net (fo=1, routed)           0.469    15.026    vga_example_inst/my_linedraw/err20__0_carry_i_8_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.328    15.354 r  vga_example_inst/my_linedraw/err20__0_carry_i_1/O
                         net (fo=2, routed)           0.436    15.790    vga_example_inst/my_linedraw/err20__0_carry_i_1_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    15.914 r  vga_example_inst/my_linedraw/err20__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.914    vga_example_inst/my_linedraw/err20__0_carry_i_4_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.290 r  vga_example_inst/my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.290    vga_example_inst/my_linedraw/err20__0_carry_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.613 r  vga_example_inst/my_linedraw/err20__0_carry__0/O[1]
                         net (fo=1, routed)           0.427    17.040    vga_example_inst/my_linedraw/err2[5]
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.306    17.346 r  vga_example_inst/my_linedraw/err[5]_i_1/O
                         net (fo=1, routed)           0.000    17.346    vga_example_inst/my_linedraw/err_next[5]
    SLICE_X6Y10          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.515    30.820    vga_example_inst/my_linedraw/clkb
    SLICE_X6Y10          FDRE                                         r  vga_example_inst/my_linedraw/err_reg[5]/C
                         clock pessimism              0.312    31.132    
                         clock uncertainty           -0.085    31.048    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)        0.079    31.127    vga_example_inst/my_linedraw/err_reg[5]
  -------------------------------------------------------------------
                         required time                         31.127    
                         arrival time                         -17.346    
  -------------------------------------------------------------------
                         slack                                 13.781    

Slack (MET) :             13.826ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 3.534ns (33.291%)  route 7.081ns (66.709%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 30.755 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X0Y0          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.810    10.413    kcpsm6_inst/lower_reg_banks/ADDRA0
    SLICE_X8Y4           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    10.563 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.015    11.577    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y3           LUT5 (Prop_lut5_I0_O)        0.356    11.933 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=71, routed)          2.189    14.123    kcpsm6_inst/port_id[0]
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.326    14.449 r  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_5/O
                         net (fo=1, routed)           0.446    14.895    kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.019 r  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           1.064    16.082    kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_1_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.206 r  kcpsm6_inst/data_path_loop[0].alu_mux_lut/O
                         net (fo=3, routed)           0.558    16.764    kcpsm6_inst/lower_reg_banks/DIA0
    SLICE_X8Y4           RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         1.450    30.755    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y4           RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.326    31.081    
                         clock uncertainty           -0.085    30.997    
    SLICE_X8Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    30.590    kcpsm6_inst/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         30.590    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                 13.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.565%)  route 0.198ns (58.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.562     1.790    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y13         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  vga_example_inst/my_linedraw/y_reg[6]/Q
                         net (fo=10, routed)          0.198     2.129    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 quad_seven_seg_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            quad_seven_seg_inst/divclkdiv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.557     1.785    quad_seven_seg_inst/pclk
    SLICE_X15Y20         FDRE                                         r  quad_seven_seg_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  quad_seven_seg_inst/count_reg[6]/Q
                         net (fo=2, routed)           0.067     1.993    quad_seven_seg_inst/count_reg[6]
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.038 r  quad_seven_seg_inst/divclkdiv_i_1/O
                         net (fo=1, routed)           0.000     2.038    quad_seven_seg_inst/divclkdiv_i_1_n_0
    SLICE_X14Y20         FDRE                                         r  quad_seven_seg_inst/divclkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.825     2.330    quad_seven_seg_inst/pclk
    SLICE_X14Y20         FDRE                                         r  quad_seven_seg_inst/divclkdiv_reg/C
                         clock pessimism             -0.532     1.798    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.120     1.918    quad_seven_seg_inst/divclkdiv_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.094%)  route 0.239ns (62.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.563     1.791    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y12         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  vga_example_inst/my_linedraw/y_reg[3]/Q
                         net (fo=10, routed)          0.239     2.171    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_example_inst/safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    vga_example_inst/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  vga_example_inst/clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    vga_example_inst/clk_ss
    SLICE_X35Y45         FDRE                                         r  vga_example_inst/safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  vga_example_inst/safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    vga_example_inst/safe_start[0]
    SLICE_X35Y45         FDRE                                         r  vga_example_inst/safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    vga_example_inst/clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  vga_example_inst/clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    vga_example_inst/clk_ss
    SLICE_X35Y45         FDRE                                         r  vga_example_inst/safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    vga_example_inst/safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.563     1.791    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y12         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  vga_example_inst/my_linedraw/y_reg[2]/Q
                         net (fo=10, routed)          0.240     2.173    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.862%)  route 0.242ns (63.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.562     1.790    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y13         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  vga_example_inst/my_linedraw/y_reg[4]/Q
                         net (fo=10, routed)          0.242     2.173    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.828%)  route 0.242ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.563     1.791    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y12         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  vga_example_inst/my_linedraw/y_reg[1]/Q
                         net (fo=10, routed)          0.242     2.174    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_example_inst/my_linedraw/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.683%)  route 0.254ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.563     1.791    vga_example_inst/my_linedraw/clkb
    SLICE_X11Y12         FDRE                                         r  vga_example_inst/my_linedraw/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  vga_example_inst/my_linedraw/y_reg[0]/Q
                         net (fo=10, routed)          0.254     2.186    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.873     2.379    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.051    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.593     1.821    kcpsm6_inst/pclk
    SLICE_X7Y4           FDRE                                         r  kcpsm6_inst/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.962 r  kcpsm6_inst/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.135     2.097    kcpsm6_inst/stack_ram_low/DID1
    SLICE_X6Y5           RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.864     2.369    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y5           RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.532     1.837    
    SLICE_X6Y5           RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.958    kcpsm6_inst/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_example_inst/my_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.137%)  route 0.216ns (56.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.556     1.784    vga_example_inst/my_timing/clkb
    SLICE_X8Y21          FDRE                                         r  vga_example_inst/my_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.948 r  vga_example_inst/my_timing/hcount_reg[1]/Q
                         net (fo=17, routed)          0.216     2.164    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y4          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=385, routed)         0.866     2.372    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.531     1.841    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.024    vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y3      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y4       kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X6Y5       kcpsm6_inst/stack_ram_low/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT



