âš¡ Zynq-7020 TCP Performance Server + AXI DMA High-Speed Writer
~390 MB/s DDR Write Throughput Â· lwIP RAW TCP Perf Server Â· 1 Gbit/s iperf
ğŸ“¸ Block Design
<p align="center"> <img src="https://github.com/user-attachments/assets/4d9dc7db-beca-43ff-a09d-b0afaa13319d" width="800"/> </p> <p align="center"> <img src="https://github.com/user-attachments/assets/f43510b4-618e-4216-a0a8-e6bc26982d3d" width="380"/> <img src="https://github.com/user-attachments/assets/b3a71f4e-2e61-49ee-b58c-ded47299bd49" width="380"/> </p>

This project implements a high-performance TCP Perf Server on Zynq-7020, integrating:

lwIP RAW TCP perf server (iperf-compatible)

AXI DMA S2MM streaming directly into DDR3

PL burst generator (64-bit AXI-Stream)

GPIO-based cycle timing

TTC timer profiling

The system achieves ~390 MB/s sustained DDR write throughput at FCLK0 = 142.857 MHz, using a 1,048,576-beat Ã— 64-bit AXI-Stream burst.

ğŸ”§ System Overview
âœ” ARM Cortex-A9 (PS) Responsibilities

TCP/IP networking

iperf traffic & statistics

DMA configuration

Timing capture & reporting

âœ” Programmable Logic (PL) Responsibilities

Generates 64-bit AXI-Stream data

Streams 1M beats per burst

Captures cycle-accurate timestamps

Drives AXI DMA â†’ DDR3 through HP0

â­ Key Capabilities

TCP Perf Server on port 5001

940â€“950 Mbit/s TCP throughput (Gigabit line-rate)

~390 MB/s DDR3 write throughput via DMA

Precise PL cycle counter for timing

TTC timer for cross-verification

64-bit AXI Stream for maximum throughput

ğŸ§© Block Design Summary
Peripheral	Description
Zynq PS (Cortex-A9)	Runs lwIP RAW TCP perf server
AXI DMA (S2MM)	High-speed streaming to DDR
FCLK0 = 142.857 MHz	Clock for PL generator & DMA
AXI HP0 Port	High-bandwidth DDR3 access
TTC Timer	Tick-based timing profiling
AXI GPIO (Trigger / Start / End)	Timing handshake
PL AXI-Stream Generator	Sends 1M beats â†’ DMA â†’ DDR
Reset Controller	Synchronizes PS â†” PL resets
ğŸš€ Performance Summary
Metric	Value
DDR3 Write Speed	â‰ˆ 390 MB/s
DMA Width	64-bit (8 bytes/beat)
Burst Size	1,048,576 beats (8 MB)
PL Clock (FCLK0)	142.857 MHz
TCP Throughput	~940 Mbit/s (iperf max)
CPU Usage	Low